# Reading F:/FPGA/Modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do FSK2_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Copying F:/FPGA/Modelsim/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:/FPGA/Modelsim/win64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:37 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 16:37:37 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:38 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 16:37:38 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:38 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 16:37:38 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:39 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 16:37:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:39 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 16:37:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:40 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 16:37:40 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:40 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 16:37:40 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:40 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 16:37:40 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:40 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 16:37:40 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:40 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 16:37:40 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:41 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 16:37:41 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:41 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 16:37:41 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:41 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 16:37:41 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:41 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 16:37:41 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:37:41 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2_tx
# 
# Top level modules:
# 	tb_fsk2_tx
# End time: 16:37:41 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim -gui "+altera" -l msim_transcript -do "FSK2_run_msim_rtl_verilog.do" 
# Start time: 16:37:41 on Feb 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Error: (vopt-13130) Failed to find design unit work.tb_fsk2.
# 
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FSK2_run_msim_rtl_verilog.do PAUSED at line 47
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:20 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 16:38:20 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 16:38:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 16:38:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 16:38:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:22 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 16:38:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:22 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 16:38:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:38:23 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 16:38:23 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftiws4i5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftiws4i5
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:57 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 16:44:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:57 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 16:44:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:57 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 16:44:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 16:44:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:58 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 16:44:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 16:44:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 16:44:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 16:44:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 16:44:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 16:44:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:44:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 16:44:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:45:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 16:45:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:45:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 16:45:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:45:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 16:45:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:45:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 16:45:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 16:45:03 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# An error occured loading layout Simulate.
# can't read "tbX(tbf21)": no such element in array
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftmb4ymd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftmb4ymd
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 16:48:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 16:48:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 16:48:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:47 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 16:48:47 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:47 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 16:48:47 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:48 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 16:48:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:48 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 16:48:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:48 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 16:48:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:48 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 16:48:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:48 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 16:48:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 16:48:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 16:48:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 16:48:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 16:48:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:48:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 16:48:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 16:48:49 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftazx4hj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftazx4hj
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:56 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 16:51:56 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:56 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 16:51:56 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:56 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 16:51:56 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:57 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 16:51:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:57 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 16:51:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 16:51:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 16:51:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 16:51:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 16:51:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 16:51:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 16:51:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 16:51:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 16:51:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 16:51:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 16:51:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 16:52:00 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft5iga9z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft5iga9z
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 16:54:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 16:54:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 16:54:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 16:54:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:54 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 16:54:54 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:54 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 16:54:54 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:54 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 16:54:54 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:54 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 16:54:54 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:55 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 16:54:55 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:55 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 16:54:55 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:55 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 16:54:55 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:55 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 16:54:55 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:55 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 16:54:55 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:55 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 16:54:55 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:54:55 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 16:54:55 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 16:54:56 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftiz2jni".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftiz2jni
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:07 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:00:07 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:07 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:00:07 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:07 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:00:07 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:07 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:00:08 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:08 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:00:08 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:00:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:00:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:00:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:00:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:00:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:00:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:00:10 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:10 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:00:10 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:10 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:00:10 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:10 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:00:10 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:00:11 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftbnr467".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftbnr467
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:56 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:01:56 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:56 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:01:56 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:57 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:01:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:57 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:01:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:57 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:01:58 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:01:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:01:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:01:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:01:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:01:59 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:01:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:01:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:01:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:01:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:01:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:01:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:02:00 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftvziwit".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvziwit
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:07 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:03:07 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:07 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:03:07 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:07 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:03:07 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:08 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:03:08 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:08 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:03:08 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:03:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:03:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:03:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:03:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:03:09 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:09 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:03:10 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:10 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:03:10 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:10 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:03:10 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:10 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:03:10 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:10 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:03:10 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:03:11 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft8s45mz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft8s45mz
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:29 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:03:29 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:03:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:03:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:03:31 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:31 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:03:31 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:03:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:03:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:03:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:03:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:03:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:03:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:33 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:03:33 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:33 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:03:33 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:33 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:03:33 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:33 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:03:33 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:03:35 on Feb 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftx1i0xy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftx1i0xy
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:37 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:09:37 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:37 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:09:37 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:37 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:09:37 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:38 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:09:38 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:38 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:09:38 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:39 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:09:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:39 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:09:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:39 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:09:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:39 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:09:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:39 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:09:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:39 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:09:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:39 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:09:39 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:40 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:09:40 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:40 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:09:40 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:40 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:09:40 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:09:40 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftq7kwwi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftq7kwwi
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:19 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:14:19 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:19 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:14:19 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:20 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:14:20 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:20 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:14:20 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:21 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:14:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:14:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:14:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:14:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:22 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:14:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:22 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:14:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:22 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:14:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:22 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:14:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:22 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:14:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:22 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:14:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:14:22 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:14:22 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:14:23 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlfth1kx0s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfth1kx0s
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:29 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:17:29 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:17:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:17:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:17:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:31 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:17:31 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:31 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:17:31 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:31 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:17:32 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:17:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:17:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:17:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:17:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:17:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:17:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:32 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:17:32 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:17:33 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:17:33 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:17:33 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftm56hgq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftm56hgq
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
# Causality operation skipped due to absence of debug database file
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:26 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:27:26 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:26 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:27:26 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:26 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:27:26 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:27 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:27:27 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:27 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:27:27 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:27:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:27:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:27:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:27:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:27:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:27:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:29 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:27:29 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:29 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:27:29 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:29 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:27:29 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:27:29 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:27:29 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:27:30 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlfthhq1mw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthhq1mw
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:29:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:29:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:29:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:29:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:50 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 17:29:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 17:29:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:29:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 17:29:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 17:29:52 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft558yfm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft558yfm
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
run
run
run
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:15 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:03:15 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:16 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:03:16 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:16 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:03:16 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:16 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:03:17 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:17 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:03:17 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:17 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:03:17 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:18 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:03:18 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:18 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# ** Error: (vlog-13069) F:/FPGA/Project/FSK2/rtl/fsk2_rx.v(2): near "#": syntax error, unexpected '#'.
# 
# End time: 18:03:18 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/FPGA/Modelsim/win64/vlog failed.
# Error in macro ./FSK2_run_msim_rtl_verilog.do line 37
# F:/FPGA/Modelsim/win64/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}"
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:34 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:03:34 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:34 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:03:34 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:34 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:03:34 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:35 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:03:35 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:35 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:03:35 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:35 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:03:36 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:03:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# ** Error: F:/FPGA/Project/FSK2/rtl/fsk2_rx.v(65): Register is illegal in left-hand side of continuous assignment
# End time: 18:03:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/FPGA/Modelsim/win64/vlog failed.
# Error in macro ./FSK2_run_msim_rtl_verilog.do line 37
# F:/FPGA/Modelsim/win64/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}"
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:03:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:03:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:03:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:03:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:51 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:03:52 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:03:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:03:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:03:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:03:53 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:03:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:03:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:03:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:03:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:03:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:03:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:03:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:03:54 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft1s0r7t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft1s0r7t
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:33 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:07:34 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:34 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:07:34 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:34 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:07:34 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:34 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:07:35 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:35 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:07:35 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:35 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:07:35 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:36 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:07:36 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:07:37 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftjjhb06".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjjhb06
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:43 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:08:43 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:43 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:08:43 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:44 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:08:44 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:44 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:08:44 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:45 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:08:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:08:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:08:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:08:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:08:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:08:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:08:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:08:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:08:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:08:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:08:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:08:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:08:47 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft2dc3g3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft2dc3g3
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
run
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:42 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:18:42 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:43 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:18:43 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:43 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:18:43 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:43 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:18:44 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:44 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:18:44 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:44 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:18:44 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:18:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:18:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:18:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:18:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:18:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:18:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:18:45 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:45 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:18:46 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:18:46 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:18:46 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:18:46 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftvaqysg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvaqysg
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:21:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:21:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:15 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:21:15 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:15 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:21:15 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:16 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:21:16 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:16 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:21:16 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:16 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:21:16 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:16 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:21:16 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:16 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:21:17 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:17 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:21:17 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:17 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:21:17 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:17 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:21:17 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:17 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:21:17 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:17 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:21:17 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:21:17 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:21:17 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:21:18 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft8xsc5i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft8xsc5i
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
run
run
run
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:27:47 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:27:47 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:27:47 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:27:47 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:27:47 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:27:47 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:27:48 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:27:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:27:48 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:27:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:27:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:27:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:27:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:27:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:27:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# ** Error: (vlog-13069) F:/FPGA/Project/FSK2/rtl/fsk2_rx.v(65): near ")": syntax error, unexpected ')'.
# 
# End time: 18:27:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/FPGA/Modelsim/win64/vlog failed.
# Error in macro ./FSK2_run_msim_rtl_verilog.do line 37
# F:/FPGA/Modelsim/win64/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}"
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:48 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:28:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:48 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:28:48 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:28:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:49 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:28:49 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:50 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:28:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:28:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:28:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:28:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:28:51 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:28:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:28:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:28:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:28:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:28:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:28:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:28:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:28:52 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft067xym".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft067xym
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:31:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:31:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:28 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:31:28 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:29 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:31:29 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:29 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:31:29 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:31:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:31:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:31:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:31:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:31:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:30 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:31:30 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:31 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:31:31 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:31 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:31:31 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:31 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:31:31 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:31:31 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:31:31 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:31:32 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftia3snv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftia3snv
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
run
run
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:18 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:37:18 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:18 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:37:18 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:19 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:37:19 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:19 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:37:19 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:20 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:37:20 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:20 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:37:20 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:20 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:37:20 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:20 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:37:20 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:20 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:37:21 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:37:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:37:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:37:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:37:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:37:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:37:21 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:37:21 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:37:22 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft6ng65j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft6ng65j
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:11 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:39:11 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:12 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:39:12 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:12 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:39:12 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:12 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:39:13 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:13 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:39:13 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:13 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:39:13 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:39:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:39:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:39:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:39:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:39:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:39:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:39:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:14 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:39:14 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:39:15 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:39:15 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:39:15 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlft45vhrr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft45vhrr
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
run
run
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:44:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:50 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:44:50 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:44:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:51 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:44:51 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:51 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:44:52 on Feb 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:44:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:44:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:44:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:52 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:44:52 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:44:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:44:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:44:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:44:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:44:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:53 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:44:53 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:44:54 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftdhqaec".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftdhqaec
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
do FSK2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:47:57 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:47:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {f:/fpga/quartus/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:47:57 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver f:/fpga/quartus/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:47:57 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {f:/fpga/quartus/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:47:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver f:/fpga/quartus/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:47:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:47:58 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:47:58 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:47:59 on Feb 28,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver f:/fpga/quartus/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 18:47:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# 
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:47:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/fpga/quartus/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:47:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is KOSHM@1137578.
# 
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is KOSHM@1137578.
# 
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:47:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v 
# -- Compiling module fir_lowpassfilter
# 
# Top level modules:
# 	fir_lowpassfilter
# End time: 18:47:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_rx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:47:59 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_rx.v 
# -- Compiling module fsk2_rx
# 
# Top level modules:
# 	fsk2_rx
# End time: 18:47:59 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:48:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2.v 
# -- Compiling module fsk2
# 
# Top level modules:
# 	fsk2
# End time: 18:48:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:48:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v 
# -- Compiling module full_wave_rectifier
# 
# Top level modules:
# 	full_wave_rectifier
# End time: 18:48:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/fsk2_tx.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:48:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/fsk2_tx.v 
# -- Compiling module fsk2_tx
# 
# Top level modules:
# 	fsk2_tx
# End time: 18:48:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/rtl {F:/FPGA/Project/FSK2/rtl/dds_sine.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:48:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/rtl" F:/FPGA/Project/FSK2/rtl/dds_sine.v 
# -- Compiling module dds_sine
# 
# Top level modules:
# 	dds_sine
# End time: 18:48:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:48:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16" F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v 
# -- Compiling module sine_lut_1024x16
# 
# Top level modules:
# 	sine_lut_1024x16
# End time: 18:48:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20 {F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:48:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20" F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 
# -- Compiling module mult_x16_h8_xh20
# 
# Top level modules:
# 	mult_x16_h8_xh20
# End time: 18:48:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim {F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:48:00 on Feb 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA/Project/FSK2/quartus_prj/../sim" F:/FPGA/Project/FSK2/quartus_prj/../sim/tb_fsk2.v 
# -- Compiling module tb_fsk2
# 
# Top level modules:
# 	tb_fsk2
# End time: 18:48:00 on Feb 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fsk2
# vsim 
# Start time: 18:48:01 on Feb 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: KOSHM  Hostname: 1137578  ProcessID: 38964
# 
#           Attempting to use alternate WLF file "./wlftdjt9jk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftdjt9jk
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_rx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
run
run
run
run
run
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/full_wave_rectifier_inst/*
add wave -position insertpoint sim:/tb_fsk2/fsk2_inst/fsk2_tx_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# 
# Loading work.tb_fsk2(fast)
# Loading work.fsk2(fast)
# Loading work.fsk2_tx(fast)
# Loading work.dds_sine(fast)
# Loading work.sine_lut_1024x16(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.dds_sine(fast__1)
# Loading work.full_wave_rectifier(fast)
# Loading work.fir_lowpassfilter(fast)
# Loading work.mult_x16_h8_xh20(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.fsk2_rx(fast)
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_1MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3015) F:/FPGA/Project/FSK2/rtl/dds_sine.v(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'rden'. The port definition is at: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fsk2_tx_inst/sine_lut_2MHz_inst/sine_lut_1024x16_inst File: F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[0]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[1]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[2]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[3]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[4]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[5]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[6]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[7]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[8]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[9]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[10]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[11]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[12]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[13]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[14]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[15]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[16]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[17]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[18]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[19]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[20]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[21]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[22]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[23]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[24]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[25]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[26]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[27]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[28]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[29]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[30]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v(53): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_fsk2/fsk2_inst/fir_lowpassfilter_inst1/xh_mul0to31[31]/mult_x16_h8_xh20_inst/lpm_mult_component File: f:/fpga/quartus/quartus/eda/sim_lib/220model.v
run
run
run
run
run
run
run
run
