<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="AmbiqMicro" />
    <title>Apollo4p AUDADC</title>
    <link href="../resources/tabs.css" rel="stylesheet" type="text/css" />
    <link href="../resources/bootstrap.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="../resources/jquery.js"></script>
    <script type="text/javascript" src="../resources/dynsections.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css" />
    <link href="../resources/customdoxygen.css" rel="stylesheet" type="text/css" />
</head>

<body>
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectlogo">
                            <img alt="Logo" src="../resources/am_logo.png" />
                        </td>
                        <td style="padding-left: 0.5em;">
                            <div id="projectname">Apollo4p  Register Documentation &#160;<span id="projectnumber">R4.4.1</span></div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part -->
        <div id="navrow1" class="tabs">
            <ul class="tablist">
                <li class="current"><a href="../index.html"><span>Main&#160;Page</span></a>
                </li>
        </div>
        </li>
        </ul>
    </div>
    </div>
    <!-- top -->
    <!-- window showing the filter options -->
    <div class="header">
        <div class="headertitle">
            <div class="title">AUDADC - Audio Analog Digital Converter Control</div>
        </div>
    </div>
    <!--header-->
    <body>
        <br>
        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 class="panel-title"> AUDADC Register Index</h3>
            </div>
            <div class="panel-body">
                <table>
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000000:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFG" target="_self">CFG - Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000004:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#STAT" target="_self">STAT - AUDADC Power Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000008:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SWT" target="_self">SWT - Software trigger</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000000C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SL0CFG" target="_self">SL0CFG - Slot 0 Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000010:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SL1CFG" target="_self">SL1CFG - Slot 1 Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000014:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SL2CFG" target="_self">SL2CFG - Slot 2 Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000018:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SL3CFG" target="_self">SL3CFG - Slot 3 Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000001C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SL4CFG" target="_self">SL4CFG - Slot 4 Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000020:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SL5CFG" target="_self">SL5CFG - Slot 5 Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000024:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SL6CFG" target="_self">SL6CFG - Slot 6 Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000028:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SL7CFG" target="_self">SL7CFG - Slot 7 Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000002C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WULIM" target="_self">WULIM - Window Comparator Upper Limits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000030:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WLLIM" target="_self">WLLIM - Window Comparator Lower Limits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000034:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SCWLIM" target="_self">SCWLIM - Scale Window Comparator Limits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000038:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FIFO" target="_self">FIFO - AUDADC FIFO Sample and Meta Data</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000003C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FIFOPR" target="_self">FIFOPR - AUDADC FIFO Sample and Meta Data - Destructive Read</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000040:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INTTRIGTIMER" target="_self">INTTRIGTIMER - AUDADC-Internal Repeating Trigger Timer Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000044:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FIFOSTAT" target="_self">FIFOSTAT - AUDADC FIFO Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000048:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DATAOFFSET" target="_self">DATAOFFSET - ERROR: reg_brief VALUE MISSING</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000060:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ZXCFG" target="_self">ZXCFG - Zero Crossing Comparator Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000064:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ZXLIM" target="_self">ZXLIM - Zero Crossing Comparator Limits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000068:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#GAINCFG" target="_self">GAINCFG - PGA Gain Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000006C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#GAIN" target="_self">GAIN - PGA Gain Codes</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000A4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SATCFG" target="_self">SATCFG - Saturation Comparator Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000A8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SATLIM" target="_self">SATLIM - Saturation Comparator Limits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000AC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SATMAX" target="_self">SATMAX - Saturation Comparator Event Counter Limits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000B0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SATCLR" target="_self">SATCLR - Clear Saturation Event Counter</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000200:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INTEN" target="_self">INTEN - AUDADC Interrupts: Enable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000204:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INTSTAT" target="_self">INTSTAT - AUDADC Interrupts: Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000208:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INTCLR" target="_self">INTCLR - AUDADC Interrupts: Clear</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000020C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INTSET" target="_self">INTSET - AUDADC Interrupts: Set</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000240:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DMATRIGEN" target="_self">DMATRIGEN - DMA Trigger Enable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000244:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DMATRIGSTAT" target="_self">DMATRIGSTAT - DMA Trigger Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000280:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DMACFG" target="_self">DMACFG - DMA Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000288:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DMATOTCOUNT" target="_self">DMATOTCOUNT - DMA Total Transfer Count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000028C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DMATARGADDR" target="_self">DMATARGADDR - DMA Target Address</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000290:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DMASTAT" target="_self">DMASTAT - DMA Status</a>
                        </td>
                    </tr>

                </table>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFG" class="panel-title">CFG - Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210000</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The Audio ADC Configuration Register contains the software control for selecting the clock frequency used for the SAR conversions, the trigger polarity, the trigger select, the reference voltage select, the low power mode, the operating mode (single scan per trigger vs. repeating mode) and AUDADC enable.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">CLKSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">RPTTRIGSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">TRIGPOL
                                <br>0x0</td>

                            <td align="center" colspan="3">TRIGSEL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SAMPMODE
                                <br>0x0</td>

                            <td align="center" colspan="1">DFIFORDEN
                                <br>0x0</td>

                            <td align="center" colspan="7">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CKMODE
                                <br>0x0</td>

                            <td align="center" colspan="1">LPMODE
                                <br>0x0</td>

                            <td align="center" colspan="1">RPTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:26</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25:24</td>
                            <td>CLKSEL</td>
                            <td>RW</td>
                            <td>Select the source and frequency for the AUDADC clock.This field should be left as is because HFRC_48MHz is the only clock selection and it is selected by default. All values enumerated below as 'RSVD' are undefined. The AUDADC controller automatically shuts off the clock in its low power modes. When setting ADCEN to '0', CLKSEL should remain set to 0x0 or 0x1 for proper power down sequencing.<br><br>
                                 OFF                  = 0x0 - Off mode. The HFRC, HFRC2, or high frequency XTAL clock must be selected for the AUDADC to function. The AUDADC controller automatically shuts off the clock in its low power modes. When setting ADCEN to '0', the CLKSEL should remain set to one of the two clock selects for proper power down sequencing.<br>
                             HFRC_48MHz           = 0x1 - HFRC Clock<br>
                             XTALHS_24MHz         = 0x2 - High frequency XTAL (nominally 24.567 MHz, but can vary depending on which XTAL is selected)<br>
                             HFRC2_48MHz          = 0x3 - HFRC2 Clock</td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>RPTTRIGSEL</td>
                            <td>RW</td>
                            <td>This bit selects which periodic trigger to use with RPTEN = 1.<br><br>
                                 TMR                  = 0x0 - Trigger from on-chip timer.<br>
                             INT                  = 0x1 - Trigger from AUDADC-internal timer.</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>TRIGPOL</td>
                            <td>RW</td>
                            <td>This bit selects the AUDADC trigger polarity for external off chip triggers.<br><br>
                                 RISING_EDGE          = 0x0 - Trigger on rising edge.<br>
                             FALLING_EDGE         = 0x1 - Trigger on falling edge.</td>
                        </tr>

                        <tr>
                            <td>18:16</td>
                            <td>TRIGSEL</td>
                            <td>RW</td>
                            <td>Select the AUDADC trigger source.<br><br>
                                 EXT0                 = 0x0 - Off chip External Trigger0 (ADC_ET0)<br>
                             EXT1                 = 0x1 - Off chip External Trigger1 (ADC_ET1)<br>
                             EXT2                 = 0x2 - Off chip External Trigger2 (ADC_ET2)<br>
                             EXT3                 = 0x3 - Off chip External Trigger3 (ADC_ET3)<br>
                             VCOMP                = 0x4 - Voltage Comparator Output<br>
                             SWT                  = 0x7 - Software Trigger</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>SAMPMODE</td>
                            <td>RW</td>
                            <td>Audio ADC sampling mode.  Changes to this control bit are applied when the audio ADC is not performing conversions.  This is the only control bit which is properly synchronized to AUDADC operation.<br><br>
                                 LP                   = 0x0 - Max of 2 low-gain PGA channels configured on slots 0 and 2.  In this mode, slots 1 and 3, if enabled, will still consume time but not perform conversions.<br>
                             MED                  = 0x1 - Max of 2 low-gain and 2 high-gain PGA channels.  In this mode, conversions will be performed on all enabled slots 0 through 3.</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>DFIFORDEN</td>
                            <td>RW</td>
                            <td>Destructive FIFO Read Enable. Setting this will enable FIFO pop upon reading the FIFOPR register.<br><br>
                                 DIS                  = 0x0 - Destructive Reads are prevented. Reads to the FIFOPR register will not POP an entry off the FIFO.<br>
                             EN                   = 0x1 - Reads to the FIFOPR registger will automatically pop an entry off the FIFO.</td>
                        </tr>

                        <tr>
                            <td>11:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>CKMODE</td>
                            <td>RW</td>
                            <td>Clock mode register<br><br>
                                 LPCKMODE             = 0x0 - Disable the clock between scans for LPMODE0. Set LPCKMODE to 0x1 while configuring the AUDADC.<br>
                             LLCKMODE             = 0x1 - Low Latency Clock Mode. When set, HFRC and the adc_clk will remain on while in functioning in LPMODE0.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>LPMODE</td>
                            <td>RW</td>
                            <td>Select power mode to enter between active scans.<br><br>
                                 MODE0                = 0x0 - Low Power Mode 0. Leaves the AUDADC fully powered between scans with minimum latency between a trigger event and sample data collection.<br>
                             MODE1                = 0x1 - Low Power Mode 1. Powers down all circuity and clocks associated with the AUDADC until the next trigger event. Between scans, the reference buffer requires up to 50us of delay from a scan trigger event before the conversion will commence while operating in this mode.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>RPTEN</td>
                            <td>RW</td>
                            <td>This bit enables Repeating Scan Mode.<br><br>
                                 SINGLE_SCAN          = 0x0 - In Single Scan Mode, the AUDADC will complete a single scan upon each trigger event.<br>
                             REPEATING_SCAN       = 0x1 - In Repeating Scan Mode, the AUDADC will complete its first scan upon the initial trigger event and all subsequent scans will occur at regular intervals defined by the configuration programmed for the CTTMRA3 timer or the AUDADC-internal timer (see the RPTTRIGSEL field) until the timer is disabled or the AUDADC is disabled. When disabling the AUDADC (setting ADCEN to '0'), the RPTEN bit should be cleared.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>ADCEN</td>
                            <td>RW</td>
                            <td>This bit enables the AUDADC module. While the AUDADC is enabled, the ADCCFG and SLOT Configuration regsiter settings must remain stable and unchanged. All configuration register settings, slot configuration settings and window comparison settings should be written prior to setting the ADCEN bit to '1'.<br><br>
                                 DIS                  = 0x0 - Disable the AUDADC module.<br>
                             EN                   = 0x1 - Enable the AUDADC module.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="STAT" class="panel-title">STAT - AUDADC Power Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210004</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register indicates the basic power status for the AUDADC. For detailed power status, see the power control power status register. AUDADC power mode 0 indicates the AUDADC is in its full power state and is ready to process scans. AUDADC Power mode 1 indicates the AUDADC enabled and in a low power state.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWDSTAT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWDSTAT</td>
                            <td>RO</td>
                            <td>Indicates the power-status of the AUDADC.<br><br>
                                 ON                   = 0x0 - Powered on.<br>
                             POWERED_DOWN         = 0x1 - AUDADC Low Power Mode 1.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SWT" class="panel-title">SWT - Software trigger</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210008</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register enables initiating an AUDADC scan through software.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">SWT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>SWT</td>
                            <td>RW</td>
                            <td>Writing 0x37 to this register generates a software trigger.<br><br>
                                 GEN_SW_TRIGGER       = 0x37 - Writing this value generates a software trigger.<br>
                             NO_SW_TRIGGER        = 0x0 - Default value.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SL0CFG" class="panel-title">SL0CFG - Slot 0 Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4021000C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Slot 0 Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">ADSEL0
                                <br>0x0</td>

                            <td align="center" colspan="6">TRKCYC0
                                <br>0x0</td>

                            <td align="center" colspan="2">PRMODE0
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">CHSEL0
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEN0
                                <br>0x0</td>

                            <td align="center" colspan="1">SLEN0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:24</td>
                            <td>ADSEL0</td>
                            <td>RW</td>
                            <td>Select the number of measurements to average in the accumulate divide module for this slot.<br><br>
                                 AVG_1_MSRMT          = 0x0 - Average in 1 measurement in the accumulate divide module for this slot.<br>
                             AVG_2_MSRMTS         = 0x1 - Average in 2 measurements in the accumulate divide module for this slot.<br>
                             AVG_4_MSRMTS         = 0x2 - Average in 4 measurements in the accumulate divide module for this slot.<br>
                             AVG_8_MSRMT          = 0x3 - Average in 8 measurements in the accumulate divide module for this slot.<br>
                             AVG_16_MSRMTS        = 0x4 - Average in 16 measurements in the accumulate divide module for this slot.<br>
                             AVG_32_MSRMTS        = 0x5 - Average in 32 measurements in the accumulate divide module for this slot.<br>
                             AVG_64_MSRMTS        = 0x6 - Average in 64 measurements in the accumulate divide module for this slot.<br>
                             AVG_128_MSRMTS       = 0x7 - Average in 128 measurements in the accumulate divide module for this slot.</td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>TRKCYC0</td>
                            <td>RW</td>
                            <td>Set additional input signal sampling/tracking time to the specified number of AUDADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>PRMODE0</td>
                            <td>RW</td>
                            <td>Set the Precision Mode For Slot 0.<br><br>
                                 P12B0                = 0x0 - 12-bit precision mode<br>
                             P12B1                = 0x1 - 12-bit precision mode<br>
                             P10B                 = 0x2 - 10-bit precision mode<br>
                             P8B                  = 0x3 - 8-bit precision mode</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>CHSEL0</td>
                            <td>RW</td>
                            <td>Select one of the 14 channel inputs for this slot.<br><br>
                                 SE0                  = 0x0 - PGA channel A0 output<br>
                             SE1                  = 0x1 - PGA channel A1 output<br>
                             SE2                  = 0x2 - PGA channel B0 output<br>
                             SE3                  = 0x3 - PGA channel B1 output</td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>WCEN0</td>
                            <td>RW</td>
                            <td>This bit enables the window compare function for slot 0.<br><br>
                                 WCEN                 = 0x1 - Enable the window compare for slot 0.<br>
                             WCDIS                = 0x0 - Disable the window compare for slot 0.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SLEN0</td>
                            <td>RW</td>
                            <td>This bit enables slot 0 for AUDADC conversions.<br><br>
                                 SLEN                 = 0x1 - Enable slot 0 for AUDADC conversions.<br>
                             SLDIS                = 0x0 - Disable slot 0 for AUDADC conversions.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SL1CFG" class="panel-title">SL1CFG - Slot 1 Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210010</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Slot 1 Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">ADSEL1
                                <br>0x0</td>

                            <td align="center" colspan="6">TRKCYC1
                                <br>0x0</td>

                            <td align="center" colspan="2">PRMODE1
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">CHSEL1
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEN1
                                <br>0x0</td>

                            <td align="center" colspan="1">SLEN1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:24</td>
                            <td>ADSEL1</td>
                            <td>RW</td>
                            <td>Select the number of measurements to average in the accumulate divide module for this slot.<br><br>
                                 AVG_1_MSRMT          = 0x0 - Average in 1 measurement in the accumulate divide module for this slot.<br>
                             AVG_2_MSRMTS         = 0x1 - Average in 2 measurements in the accumulate divide module for this slot.<br>
                             AVG_4_MSRMTS         = 0x2 - Average in 4 measurements in the accumulate divide module for this slot.<br>
                             AVG_8_MSRMT          = 0x3 - Average in 8 measurements in the accumulate divide module for this slot.<br>
                             AVG_16_MSRMTS        = 0x4 - Average in 16 measurements in the accumulate divide module for this slot.<br>
                             AVG_32_MSRMTS        = 0x5 - Average in 32 measurements in the accumulate divide module for this slot.<br>
                             AVG_64_MSRMTS        = 0x6 - Average in 64 measurements in the accumulate divide module for this slot.<br>
                             AVG_128_MSRMTS       = 0x7 - Average in 128 measurements in the accumulate divide module for this slot.</td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>TRKCYC1</td>
                            <td>RW</td>
                            <td>Set additional input signal sampling/tracking time to the specified number of AUDADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>PRMODE1</td>
                            <td>RW</td>
                            <td>Set the Precision Mode For Slot 1.<br><br>
                                 P12B0                = 0x0 - 12-bit precision mode<br>
                             P12B1                = 0x1 - 12-bit precision mode<br>
                             P10B                 = 0x2 - 10-bit precision mode<br>
                             P8B                  = 0x3 - 8-bit precision mode</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>CHSEL1</td>
                            <td>RW</td>
                            <td>Select one of the 14 channel inputs for this slot.<br><br>
                                 SE0                  = 0x0 - PGA channel A0 output<br>
                             SE1                  = 0x1 - PGA channel A1 output<br>
                             SE2                  = 0x2 - PGA channel B0 output<br>
                             SE3                  = 0x3 - PGA channel B1 output</td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>WCEN1</td>
                            <td>RW</td>
                            <td>This bit enables the window compare function for slot 1.<br><br>
                                 WCEN                 = 0x1 - Enable the window compare for slot 1.<br>
                             WCDIS                = 0x0 - Disable the window compare for slot 1.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SLEN1</td>
                            <td>RW</td>
                            <td>This bit enables slot 1 for AUDADC conversions.<br><br>
                                 SLEN                 = 0x1 - Enable slot 1 for AUDADC conversions.<br>
                             SLDIS                = 0x0 - Disable slot 1 for AUDADC conversions.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SL2CFG" class="panel-title">SL2CFG - Slot 2 Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210014</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Slot 2 Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">ADSEL2
                                <br>0x0</td>

                            <td align="center" colspan="6">TRKCYC2
                                <br>0x0</td>

                            <td align="center" colspan="2">PRMODE2
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">CHSEL2
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEN2
                                <br>0x0</td>

                            <td align="center" colspan="1">SLEN2
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:24</td>
                            <td>ADSEL2</td>
                            <td>RW</td>
                            <td>Select the number of measurements to average in the accumulate divide module for this slot.<br><br>
                                 AVG_1_MSRMT          = 0x0 - Average in 1 measurement in the accumulate divide module for this slot.<br>
                             AVG_2_MSRMTS         = 0x1 - Average in 2 measurements in the accumulate divide module for this slot.<br>
                             AVG_4_MSRMTS         = 0x2 - Average in 4 measurements in the accumulate divide module for this slot.<br>
                             AVG_8_MSRMT          = 0x3 - Average in 8 measurements in the accumulate divide module for this slot.<br>
                             AVG_16_MSRMTS        = 0x4 - Average in 16 measurements in the accumulate divide module for this slot.<br>
                             AVG_32_MSRMTS        = 0x5 - Average in 32 measurements in the accumulate divide module for this slot.<br>
                             AVG_64_MSRMTS        = 0x6 - Average in 64 measurements in the accumulate divide module for this slot.<br>
                             AVG_128_MSRMTS       = 0x7 - Average in 128 measurements in the accumulate divide module for this slot.</td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>TRKCYC2</td>
                            <td>RW</td>
                            <td>Set additional input signal sampling/tracking time to the specified number of AUDADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>PRMODE2</td>
                            <td>RW</td>
                            <td>Set the Precision Mode For Slot 2.<br><br>
                                 P12B0                = 0x0 - 12-bit precision mode<br>
                             P12B1                = 0x1 - 12-bit precision mode<br>
                             P10B                 = 0x2 - 10-bit precision mode<br>
                             P8B                  = 0x3 - 8-bit precision mode</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>CHSEL2</td>
                            <td>RW</td>
                            <td>Select one of the 14 channel inputs for this slot.<br><br>
                                 SE0                  = 0x0 - PGA channel A0 output<br>
                             SE1                  = 0x1 - PGA channel A1 output<br>
                             SE2                  = 0x2 - PGA channel B0 output<br>
                             SE3                  = 0x3 - PGA channel B1 output</td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>WCEN2</td>
                            <td>RW</td>
                            <td>This bit enables the window compare function for slot 2.<br><br>
                                 WCEN                 = 0x1 - Enable the window compare for slot 2.<br>
                             WCDIS                = 0x0 - Disable the window compare for slot 2.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SLEN2</td>
                            <td>RW</td>
                            <td>This bit enables slot 2 for AUDADC conversions.<br><br>
                                 SLEN                 = 0x1 - Enable slot 2 for AUDADC conversions.<br>
                             SLDIS                = 0x0 - Disable slot 2 for AUDADC conversions.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SL3CFG" class="panel-title">SL3CFG - Slot 3 Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210018</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Slot 3 Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">ADSEL3
                                <br>0x0</td>

                            <td align="center" colspan="6">TRKCYC3
                                <br>0x0</td>

                            <td align="center" colspan="2">PRMODE3
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">CHSEL3
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEN3
                                <br>0x0</td>

                            <td align="center" colspan="1">SLEN3
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:24</td>
                            <td>ADSEL3</td>
                            <td>RW</td>
                            <td>Select the number of measurements to average in the accumulate divide module for this slot.<br><br>
                                 AVG_1_MSRMT          = 0x0 - Average in 1 measurement in the accumulate divide module for this slot.<br>
                             AVG_2_MSRMTS         = 0x1 - Average in 2 measurements in the accumulate divide module for this slot.<br>
                             AVG_4_MSRMTS         = 0x2 - Average in 4 measurements in the accumulate divide module for this slot.<br>
                             AVG_8_MSRMT          = 0x3 - Average in 8 measurements in the accumulate divide module for this slot.<br>
                             AVG_16_MSRMTS        = 0x4 - Average in 16 measurements in the accumulate divide module for this slot.<br>
                             AVG_32_MSRMTS        = 0x5 - Average in 32 measurements in the accumulate divide module for this slot.<br>
                             AVG_64_MSRMTS        = 0x6 - Average in 64 measurements in the accumulate divide module for this slot.<br>
                             AVG_128_MSRMTS       = 0x7 - Average in 128 measurements in the accumulate divide module for this slot.</td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>TRKCYC3</td>
                            <td>RW</td>
                            <td>Set additional input signal sampling/tracking time to the specified number of AUDADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>PRMODE3</td>
                            <td>RW</td>
                            <td>Set the Precision Mode For Slot 3.<br><br>
                                 P12B0                = 0x0 - 12-bit precision mode<br>
                             P12B1                = 0x1 - 12-bit precision mode<br>
                             P10B                 = 0x2 - 10-bit precision mode<br>
                             P8B                  = 0x3 - 8-bit precision mode</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>CHSEL3</td>
                            <td>RW</td>
                            <td>Select one of the 14 channel inputs for this slot.<br><br>
                                 SE0                  = 0x0 - PGA channel A0 output<br>
                             SE1                  = 0x1 - PGA channel A1 output<br>
                             SE2                  = 0x2 - PGA channel B0 output<br>
                             SE3                  = 0x3 - PGA channel B1 output</td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>WCEN3</td>
                            <td>RW</td>
                            <td>This bit enables the window compare function for slot 3.<br><br>
                                 WCEN                 = 0x1 - Enable the window compare for slot 3.<br>
                             WCDIS                = 0x0 - Disable the window compare for slot 3.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SLEN3</td>
                            <td>RW</td>
                            <td>This bit enables slot 3 for AUDADC conversions.<br><br>
                                 SLEN                 = 0x1 - Enable slot 3 for AUDADC conversions.<br>
                             SLDIS                = 0x0 - Disable slot 3 for AUDADC conversions.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SL4CFG" class="panel-title">SL4CFG - Slot 4 Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4021001C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Slot 4 Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">ADSEL4
                                <br>0x0</td>

                            <td align="center" colspan="6">TRKCYC4
                                <br>0x0</td>

                            <td align="center" colspan="2">PRMODE4
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">CHSEL4
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEN4
                                <br>0x0</td>

                            <td align="center" colspan="1">SLEN4
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:24</td>
                            <td>ADSEL4</td>
                            <td>RW</td>
                            <td>Select the number of measurements to average in the accumulate divide module for this slot.<br><br>
                                 AVG_1_MSRMT          = 0x0 - Average in 1 measurement in the accumulate divide module for this slot.<br>
                             AVG_2_MSRMTS         = 0x1 - Average in 2 measurements in the accumulate divide module for this slot.<br>
                             AVG_4_MSRMTS         = 0x2 - Average in 4 measurements in the accumulate divide module for this slot.<br>
                             AVG_8_MSRMT          = 0x3 - Average in 8 measurements in the accumulate divide module for this slot.<br>
                             AVG_16_MSRMTS        = 0x4 - Average in 16 measurements in the accumulate divide module for this slot.<br>
                             AVG_32_MSRMTS        = 0x5 - Average in 32 measurements in the accumulate divide module for this slot.<br>
                             AVG_64_MSRMTS        = 0x6 - Average in 64 measurements in the accumulate divide module for this slot.<br>
                             AVG_128_MSRMTS       = 0x7 - Average in 128 measurements in the accumulate divide module for this slot.</td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>TRKCYC4</td>
                            <td>RW</td>
                            <td>Set additional input signal sampling/tracking time to the specified number of AUDADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>PRMODE4</td>
                            <td>RW</td>
                            <td>Set the Precision Mode For Slot 4.<br><br>
                                 P12B0                = 0x0 - 12-bit precision mode<br>
                             P12B1                = 0x1 - 12-bit precision mode<br>
                             P10B                 = 0x2 - 10-bit precision mode<br>
                             P8B                  = 0x3 - 8-bit precision mode</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>CHSEL4</td>
                            <td>RW</td>
                            <td>Select one of the 14 channel inputs for this slot.<br><br>
                                 SE0                  = 0x0 - PGA channel A0 output<br>
                             SE1                  = 0x1 - PGA channel A1 output<br>
                             SE2                  = 0x2 - PGA channel B0 output<br>
                             SE3                  = 0x3 - PGA channel B1 output</td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>WCEN4</td>
                            <td>RW</td>
                            <td>This bit enables the window compare function for slot 4.<br><br>
                                 WCEN                 = 0x1 - Enable the window compare for slot 4.<br>
                             WCDIS                = 0x0 - Disable the window compare for slot 4.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SLEN4</td>
                            <td>RW</td>
                            <td>This bit enables slot 4 for AUDADC conversions.<br><br>
                                 SLEN                 = 0x1 - Enable slot 4 for AUDADC conversions.<br>
                             SLDIS                = 0x0 - Disable slot 4 for AUDADC conversions.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SL5CFG" class="panel-title">SL5CFG - Slot 5 Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210020</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Slot 5 Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">ADSEL5
                                <br>0x0</td>

                            <td align="center" colspan="6">TRKCYC5
                                <br>0x0</td>

                            <td align="center" colspan="2">PRMODE5
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">CHSEL5
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEN5
                                <br>0x0</td>

                            <td align="center" colspan="1">SLEN5
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:24</td>
                            <td>ADSEL5</td>
                            <td>RW</td>
                            <td>Select the number of measurements to average in the accumulate divide module for this slot.<br><br>
                                 AVG_1_MSRMT          = 0x0 - Average in 1 measurement in the accumulate divide module for this slot.<br>
                             AVG_2_MSRMTS         = 0x1 - Average in 2 measurements in the accumulate divide module for this slot.<br>
                             AVG_4_MSRMTS         = 0x2 - Average in 4 measurements in the accumulate divide module for this slot.<br>
                             AVG_8_MSRMT          = 0x3 - Average in 8 measurements in the accumulate divide module for this slot.<br>
                             AVG_16_MSRMTS        = 0x4 - Average in 16 measurements in the accumulate divide module for this slot.<br>
                             AVG_32_MSRMTS        = 0x5 - Average in 32 measurements in the accumulate divide module for this slot.<br>
                             AVG_64_MSRMTS        = 0x6 - Average in 64 measurements in the accumulate divide module for this slot.<br>
                             AVG_128_MSRMTS       = 0x7 - Average in 128 measurements in the accumulate divide module for this slot.</td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>TRKCYC5</td>
                            <td>RW</td>
                            <td>Set additional input signal sampling/tracking time to the specified number of AUDADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>PRMODE5</td>
                            <td>RW</td>
                            <td>Set the Precision Mode For Slot 5.<br><br>
                                 P12B0                = 0x0 - 12-bit precision mode<br>
                             P12B1                = 0x1 - 12-bit precision mode<br>
                             P10B                 = 0x2 - 10-bit precision mode<br>
                             P8B                  = 0x3 - 8-bit precision mode</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>CHSEL5</td>
                            <td>RW</td>
                            <td>Select one of the 14 channel inputs for this slot.<br><br>
                                 SE0                  = 0x0 - PGA channel A0 output<br>
                             SE1                  = 0x1 - PGA channel A1 output<br>
                             SE2                  = 0x2 - PGA channel B0 output<br>
                             SE3                  = 0x3 - PGA channel B1 output</td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>WCEN5</td>
                            <td>RW</td>
                            <td>This bit enables the window compare function for slot 5.<br><br>
                                 WCEN                 = 0x1 - Enable the window compare for slot 5.<br>
                             WCDIS                = 0x0 - Disable the window compare for slot 5.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SLEN5</td>
                            <td>RW</td>
                            <td>This bit enables slot 5 for AUDADC conversions.<br><br>
                                 SLEN                 = 0x1 - Enable slot 5 for AUDADC conversions.<br>
                             SLDIS                = 0x0 - Disable slot 5 for AUDADC conversions.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SL6CFG" class="panel-title">SL6CFG - Slot 6 Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210024</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Slot 6 Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">ADSEL6
                                <br>0x0</td>

                            <td align="center" colspan="6">TRKCYC6
                                <br>0x0</td>

                            <td align="center" colspan="2">PRMODE6
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">CHSEL6
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEN6
                                <br>0x0</td>

                            <td align="center" colspan="1">SLEN6
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:24</td>
                            <td>ADSEL6</td>
                            <td>RW</td>
                            <td>Select the number of measurements to average in the accumulate divide module for this slot.<br><br>
                                 AVG_1_MSRMT          = 0x0 - Average in 1 measurement in the accumulate divide module for this slot.<br>
                             AVG_2_MSRMTS         = 0x1 - Average in 2 measurements in the accumulate divide module for this slot.<br>
                             AVG_4_MSRMTS         = 0x2 - Average in 4 measurements in the accumulate divide module for this slot.<br>
                             AVG_8_MSRMT          = 0x3 - Average in 8 measurements in the accumulate divide module for this slot.<br>
                             AVG_16_MSRMTS        = 0x4 - Average in 16 measurements in the accumulate divide module for this slot.<br>
                             AVG_32_MSRMTS        = 0x5 - Average in 32 measurements in the accumulate divide module for this slot.<br>
                             AVG_64_MSRMTS        = 0x6 - Average in 64 measurements in the accumulate divide module for this slot.<br>
                             AVG_128_MSRMTS       = 0x7 - Average in 128 measurements in the accumulate divide module for this slot.</td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>TRKCYC6</td>
                            <td>RW</td>
                            <td>Set additional input signal sampling/tracking time to the specified number of AUDADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>PRMODE6</td>
                            <td>RW</td>
                            <td>Set the Precision Mode For Slot 6.<br><br>
                                 P12B0                = 0x0 - 12-bit precision mode<br>
                             P12B1                = 0x1 - 12-bit precision mode<br>
                             P10B                 = 0x2 - 10-bit precision mode<br>
                             P8B                  = 0x3 - 8-bit precision mode</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>CHSEL6</td>
                            <td>RW</td>
                            <td>Select one of the 14 channel inputs for this slot.<br><br>
                                 SE0                  = 0x0 - PGA channel A0 output<br>
                             SE1                  = 0x1 - PGA channel A1 output<br>
                             SE2                  = 0x2 - PGA channel B0 output<br>
                             SE3                  = 0x3 - PGA channel B1 output</td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>WCEN6</td>
                            <td>RW</td>
                            <td>This bit enables the window compare function for slot 6.<br><br>
                                 WCEN                 = 0x1 - Enable the window compare for slot 6.<br>
                             WCDIS                = 0x0 - Disable the window compare for slot 6.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SLEN6</td>
                            <td>RW</td>
                            <td>This bit enables slot 6 for AUDADC conversions.<br><br>
                                 SLEN                 = 0x1 - Enable slot 6 for AUDADC conversions.<br>
                             SLDIS                = 0x0 - Disable slot 6 for AUDADC conversions.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SL7CFG" class="panel-title">SL7CFG - Slot 7 Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210028</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Slot 7 Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">ADSEL7
                                <br>0x0</td>

                            <td align="center" colspan="6">TRKCYC7
                                <br>0x0</td>

                            <td align="center" colspan="2">PRMODE7
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">CHSEL7
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEN7
                                <br>0x0</td>

                            <td align="center" colspan="1">SLEN7
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:24</td>
                            <td>ADSEL7</td>
                            <td>RW</td>
                            <td>Select the number of measurements to average in the accumulate divide module for this slot.<br><br>
                                 AVG_1_MSRMT          = 0x0 - Average in 1 measurement in the accumulate divide module for this slot.<br>
                             AVG_2_MSRMTS         = 0x1 - Average in 2 measurements in the accumulate divide module for this slot.<br>
                             AVG_4_MSRMTS         = 0x2 - Average in 4 measurements in the accumulate divide module for this slot.<br>
                             AVG_8_MSRMT          = 0x3 - Average in 8 measurements in the accumulate divide module for this slot.<br>
                             AVG_16_MSRMTS        = 0x4 - Average in 16 measurements in the accumulate divide module for this slot.<br>
                             AVG_32_MSRMTS        = 0x5 - Average in 32 measurements in the accumulate divide module for this slot.<br>
                             AVG_64_MSRMTS        = 0x6 - Average in 64 measurements in the accumulate divide module for this slot.<br>
                             AVG_128_MSRMTS       = 0x7 - Average in 128 measurements in the accumulate divide module for this slot.</td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>TRKCYC7</td>
                            <td>RW</td>
                            <td>Set additional input signal sampling/tracking time to the specified number of AUDADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>PRMODE7</td>
                            <td>RW</td>
                            <td>Set the Precision Mode For Slot 7.<br><br>
                                 P12B0                = 0x0 - 12-bit precision mode<br>
                             P12B1                = 0x1 - 12-bit precision mode<br>
                             P10B                 = 0x2 - 10-bit precision mode<br>
                             P8B                  = 0x3 - 8-bit precision mode</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>CHSEL7</td>
                            <td>RW</td>
                            <td>Select one of the 14 channel inputs for this slot.<br><br>
                                 SE0                  = 0x0 - PGA channel A0 output<br>
                             SE1                  = 0x1 - PGA channel A1 output<br>
                             SE2                  = 0x2 - PGA channel B0 output<br>
                             SE3                  = 0x3 - PGA channel B1 output</td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>WCEN7</td>
                            <td>RW</td>
                            <td>This bit enables the window compare function for slot 7.<br><br>
                                 WCEN                 = 0x1 - Enable the window compare for slot 7.<br>
                             WCDIS                = 0x0 - Disable the window compare for slot 7.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SLEN7</td>
                            <td>RW</td>
                            <td>This bit enables slot 7 for AUDADC conversions.<br><br>
                                 SLEN                 = 0x1 - Enable slot 7 for AUDADC conversions.<br>
                             SLDIS                = 0x0 - Disable slot 7 for AUDADC conversions.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WULIM" class="panel-title">WULIM - Window Comparator Upper Limits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4021002C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Window Comparator Upper Limits</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="20">ULIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:0</td>
                            <td>ULIM</td>
                            <td>RW</td>
                            <td>Sets the upper limit for the window comparator.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WLLIM" class="panel-title">WLLIM - Window Comparator Lower Limits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210030</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Window Comparator Lower Limits</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="20">LLIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:0</td>
                            <td>LLIM</td>
                            <td>RW</td>
                            <td>Sets the lower limit for the window comparator.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SCWLIM" class="panel-title">SCWLIM - Scale Window Comparator Limits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210034</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Scale Window Comparator Limits</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SCWLIMEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SCWLIMEN</td>
                            <td>RW</td>
                            <td>Scale the window limits compare values per precision mode. When set to 0x0 (default), the values in the 20-bit limits registers will compare directly with the FIFO values regardless of the precision mode the slot is configured to. When set to 0x1, the compare values will be divided by the difference in precision bits while performing the window limit comparisons.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FIFO" class="panel-title">FIFO - AUDADC FIFO Sample and Meta Data</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210038</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The AUDADC FIFO Register contains up to 2 samples for a single channel (high and low gain PGA samples), each sample up to 12-bits.  It also contains meta data in the form of which audio channel the sample(s) are from along with the PGA gain code for that sample pair.  When no data is present, FIFO entry reads back as all 1s (0xFFFFFFFF).</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">HGDATA
                                <br>0x0</td>

                            <td align="center" colspan="1">MIC
                                <br>0x0</td>

                            <td align="center" colspan="3">METAHI
                                <br>0x0</td>

                            <td align="center" colspan="12">LGDATA
                                <br>0x0</td>

                            <td align="center" colspan="4">METALO
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>HGDATA</td>
                            <td>RO</td>
                            <td>High-gain PGA sample data<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>MIC</td>
                            <td>RO</td>
                            <td>Which audio channel this data is from encoded as int(slot number/2).  In other words, this is 1 if data is from slots 2 or 3, or 0 if from slots 0 or 1.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:16</td>
                            <td>METAHI</td>
                            <td>RO</td>
                            <td>Meta data about this sample which represents the upper 3 bits of the PGA gain code<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:4</td>
                            <td>LGDATA</td>
                            <td>RO</td>
                            <td>Low-gain PGA sample data<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>METALO</td>
                            <td>RO</td>
                            <td>Meta data about this sample which represents the lower 4 bits of the PGA gain code<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FIFOPR" class="panel-title">FIFOPR - AUDADC FIFO Sample and Meta Data - Destructive Read</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4021003C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This is a pop-on-read mirrored copy of the ADCFIFO register with the only difference being that reading this register will result in a simultaneous FIFO POP which is also achieved by writing to the ADCFIFO Register. Note: The DFIFORDEN bit must be set in the CFG register for the the destructive read to be enabled.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">HGDATAPR
                                <br>0x0</td>

                            <td align="center" colspan="1">MICPR
                                <br>0x0</td>

                            <td align="center" colspan="3">METAHIPR
                                <br>0x0</td>

                            <td align="center" colspan="12">LGDATAPR
                                <br>0x0</td>

                            <td align="center" colspan="4">METALOPR
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>HGDATAPR</td>
                            <td>RO</td>
                            <td>High-gain PGA sample data<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>MICPR</td>
                            <td>RO</td>
                            <td>Which audio channel this data is from encoded as int(slot number/2).  In other words, this is 1 if data is from slots 2 or 3, or 0 if from slots 0 or 1.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:16</td>
                            <td>METAHIPR</td>
                            <td>RO</td>
                            <td>Meta data about this sample which represents the upper 3 bits of the PGA gain code<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:4</td>
                            <td>LGDATAPR</td>
                            <td>RO</td>
                            <td>Low-gain PGA sample data<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>METALOPR</td>
                            <td>RO</td>
                            <td>Meta data about this sample which represents the lower 4 bits of the PGA gain code<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INTTRIGTIMER" class="panel-title">INTTRIGTIMER - AUDADC-Internal Repeating Trigger Timer Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210040</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>AUDADC-Internal Repeating Trigger Timer Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">TIMEREN
                                <br>0x0</td>

                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">CLKDIV
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">TIMERMAX
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>TIMEREN</td>
                            <td>RW</td>
                            <td>AUDADC-internal trigger timer enable.<br><br>
                                 DIS                  = 0x0 - Disable the AUDADC-internal trigger timer.<br>
                             EN                   = 0x1 - Enable the AUDADC-internal trigger timer.</td>
                        </tr>

                        <tr>
                            <td>30:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:16</td>
                            <td>CLKDIV</td>
                            <td>RW</td>
                            <td>Configure number of divide-by-2 of clock source as input to trigger counter. (Max value of 5.)  A value of 0 in this register would not divide down the AUDADC input clock. A value of 1 would divide the AUDADC input clock frequency by 2. A value of 5 would divide the AUDADC input clock frequency by 2^5 = 32. To update this value, first disable the INTTRIGTIMER by setting TIMEREN to DIS, change CLKDIV, and then reenable it INTTRIGTIMER by setting TIMEREN to EN again.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>TIMERMAX</td>
                            <td>RW</td>
                            <td>Trigger counter count max, used as initial condition to trigger. Also used repeatedly each time counter reaches it to restart trigger timer at zero. To update this value, first disable the INTTRIGTIMER by setting TIMEREN to DIS, change TIMERMAX, and then reenable it INTTRIGTIMER by setting TIMEREN to EN again.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FIFOSTAT" class="panel-title">FIFOSTAT - AUDADC FIFO Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210044</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register contains status of the data FIFO.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">FIFOCNT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>FIFOCNT</td>
                            <td>RO</td>
                            <td>Number of valid entries in the AUDADC FIFO.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DATAOFFSET" class="panel-title">DATAOFFSET - ERROR: reg_brief VALUE MISSING</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210048</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>ERROR: reg_brief VALUE MISSING</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="19">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="13">OFFSET
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:0</td>
                            <td>OFFSET</td>
                            <td>RW</td>
                            <td>Add this signed offset to data before being written to the FIFO.  This enables the user to convert unsigned samples to signed or remove a DC offset on the samples.  Note that this does NOT affect the comparator limits, which still operate on original unsigned samples.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ZXCFG" class="panel-title">ZXCFG - Zero Crossing Comparator Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210060</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Zero Crossing Comparator Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCHANSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>ZXCHANSEL</td>
                            <td>RW</td>
                            <td>Select which slots to use for zero crossing measurement.  0 enables zero crossing detection on slots 0 and 2.  1 enables zero crossing detection on slots 1 and 3.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>ZXEN</td>
                            <td>RW</td>
                            <td>Enable the ZX comparator<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ZXLIM" class="panel-title">ZXLIM - Zero Crossing Comparator Limits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210064</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Zero Crossing Comparator Limits</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">UZXC
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">LZXC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:16</td>
                            <td>UZXC</td>
                            <td>RW</td>
                            <td>Sets the upper integer sample limit for the ZX comparator.  Note that these values are raw AUDADC values whose bounds are specified by PRMODE but not maniupulated by accumulate/divide logic.  Therefore, there is no oversampling and no binary point in this value.  Samples must enter the range between UZXC and LZXC in order for a zero crossing to be recognized.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:0</td>
                            <td>LZXC</td>
                            <td>RW</td>
                            <td>Sets the lower integer sample limit for the ZX comparator.  Note that these values are raw AUDADC values whose bounds are specified by PRMODE but not maniupulated by accumulate/divide logic.  Therefore, there is no oversampling and no binary point in this value.  Samples must enter the range between UZXC and LZXC in order for a zero crossing to be recognized.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="GAINCFG" class="panel-title">GAINCFG - PGA Gain Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210068</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PGA Gain Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">UPDATEMODE
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACTRLEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>UPDATEMODE</td>
                            <td>RW</td>
                            <td>PGA update mode<br><br>
                                 IMMED                = 0x0 - Immediate update mode.  Once gain is written, it is immediately encoded and provided to the PGA.<br>
                             ZX                   = 0x1 - Update gain only at detected zero crossing as configured by ZX registers.</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PGACTRLEN</td>
                            <td>RW</td>
                            <td>Enable PGA gain updates.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="GAIN" class="panel-title">GAIN - PGA Gain Codes</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4021006C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PGA Gain Codes</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">HGBDELTA
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">LGB
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">HGADELTA
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">LGA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30:24</td>
                            <td>HGBDELTA</td>
                            <td>RW</td>
                            <td>Specifies the high gain code (0 to 60 decimal specifies 0 dB to 30.0 dB in half-dB increments) as the delta from the LGB field for channel B (slot 3).  Note that HGBDELTA must be LE (24 - LGB) dB.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22:16</td>
                            <td>LGB</td>
                            <td>RW</td>
                            <td>Specifies the low gain code (0 to 60 decimal specifies -6.0 dB to 24.0 dB in half-dB increments) for channel B (slot 2).<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:8</td>
                            <td>HGADELTA</td>
                            <td>RW</td>
                            <td>Specifies the high gain code (0 to 60 decimal specifies 0 dB to 30.0 dB in half-dB increments) as the delta from the LGA field for channel A (slot 1).  Note that HGADELTA must be LE (24 - LGA) dB.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>LGA</td>
                            <td>RW</td>
                            <td>Specifies the low gain code (0 to 60 decimal specifies -6.0 dB to 24.0 dB in half-dB increments) for channel A (slot 0).<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SATCFG" class="panel-title">SATCFG - Saturation Comparator Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x402100A4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Saturation Comparator Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCHANSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SATEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>SATCHANSEL</td>
                            <td>RW</td>
                            <td>Select which slots to use for saturation measurement.  0 enables saturation on slots 0 and 2.  1 enables saturation on slots 1 and 3.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SATEN</td>
                            <td>RW</td>
                            <td>Enable the saturation comparator<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SATLIM" class="panel-title">SATLIM - Saturation Comparator Limits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x402100A8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Saturation Comparator Limits</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">USATC
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">LSATC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:16</td>
                            <td>USATC</td>
                            <td>RW</td>
                            <td>Sets the upper integer sample limit for the saturation comparator.  Note that these values are raw AUDADC values whose bounds are specified by PRMODE but not manipulated by accumulate/divide logic.  Therefore, there is no oversampling and no binary point in this value.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:0</td>
                            <td>LSATC</td>
                            <td>RW</td>
                            <td>Sets the lower integer sample limit for the saturation comparator.  Note that these values are raw AUDADC values whose bounds are specified by PRMODE but not manipulated by accumulate/divide logic.  Therefore, there is no oversampling and no binary point in this value.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SATMAX" class="panel-title">SATMAX - Saturation Comparator Event Counter Limits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x402100AC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Saturation Comparator Event Counter Limits</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">SATCBMAX
                                <br>0x1</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">SATCAMAX
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:16</td>
                            <td>SATCBMAX</td>
                            <td>RW</td>
                            <td>Sets the number of saturation events that may occur before a SATCB interrupt occurs.  Once this interrupt occurs, the saturation event counter must be cleared by writing the SATCLR register.  A value of 0 is invalid and will cause the saturation interrupt to assert immediately.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:0</td>
                            <td>SATCAMAX</td>
                            <td>RW</td>
                            <td>Sets the number of saturation events that may occur before a SATCA interrupt occurs.  Once this interrupt occurs, the saturation event counter must be cleared by writing the SATCLR register.  A value of 0 is invalid and will cause the saturation interrupt to assert immediately.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SATCLR" class="panel-title">SATCLR - Clear Saturation Event Counter</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x402100B0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Clears the saturation event counter registers</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCBCLR
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCACLR
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SATCBCLR</td>
                            <td>WO</td>
                            <td>Clear saturation event counter register for channel B (slots 2 or 3, depending on SATCHANSEL)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SATCACLR</td>
                            <td>WO</td>
                            <td>Clear saturation event counter register for channel A (slots 0 or 1, depending on SATCHANSEL)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INTEN" class="panel-title">INTEN - AUDADC Interrupts: Enable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210200</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Set bits in this register to allow this module to generate the corresponding interrupt.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="20">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCB
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCA
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCB
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCA
                                <br>0x0</td>

                            <td align="center" colspan="1">DERR
                                <br>0x0</td>

                            <td align="center" colspan="1">DCMP
                                <br>0x0</td>

                            <td align="center" colspan="1">WCINC
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEXC
                                <br>0x0</td>

                            <td align="center" colspan="1">FIFOOVR2
                                <br>0x0</td>

                            <td align="center" colspan="1">FIFOOVR1
                                <br>0x0</td>

                            <td align="center" colspan="1">SCNCMP
                                <br>0x0</td>

                            <td align="center" colspan="1">CNVCMP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>SATCB</td>
                            <td>RW</td>
                            <td>Saturation - Channel B (Slots 2 or 3)<br><br>
                                 SATCBINT             = 0x1 - Saturation, as specified by SAT configuration registers, occurred on either slot 2 or 3 (channel B)<br>
                             NONSATCBINT          = 0x0 - No-Saturation</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>SATCA</td>
                            <td>RW</td>
                            <td>Saturation - Channel A (Slots 0 or 1)<br><br>
                                 SATCAINT             = 0x1 - Saturation, as specified by SAT configuration registers, occurred on either slot 0 or 1 (channel A)<br>
                             NONSATCAINT          = 0x0 - No Saturation</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>ZXCB</td>
                            <td>RW</td>
                            <td>Zero Crossing - Channel B (Slots 2 or 3)<br><br>
                                 ZXCBINT              = 0x1 - Zero Crossing, as specified by ZX configuration registers, occurred on either slot 2 or 3 (channel B)<br>
                             NONZXCBINT           = 0x0 - Non Zero Crossing</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>ZXCA</td>
                            <td>RW</td>
                            <td>Zero Crossing - Channel A (Slots 0 or 1)<br><br>
                                 ZXCAINT              = 0x1 - Zero Crossing, as specified by ZX configuration registers, occurred on either slot 0 or 1 (channel A)<br>
                             NONZXCAINT           = 0x0 - Non Zero Crossing</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>DERR</td>
                            <td>RW</td>
                            <td>DMA Error Condition<br><br>
                                 DMAERROR             = 0x1 - DMA Error Condition Occurred<br>
                             NODMAERROR           = 0x0 - DMA Error Condition did not Occurred</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>DCMP</td>
                            <td>RW</td>
                            <td>DMA Transfer Complete<br><br>
                                 DMACOMPLETE          = 0x1 - DMA Completed a transfer<br>
                             DMAON                = 0x0 - DMA completion is pending or not triggered.</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>WCINC</td>
                            <td>RW</td>
                            <td>Window comparator voltage incursion interrupt.<br><br>
                                 WCINCINT             = 0x1 - Window comparator voltage incursion interrupt.<br>
                             WCINCNOINT           = 0x0 - Not a Window comparator voltage incursion interrupt.</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>WCEXC</td>
                            <td>RW</td>
                            <td>Window comparator voltage excursion interrupt.<br><br>
                                 WCEXCINT             = 0x1 - Window comparator voltage excursion interrupt.<br>
                             WCEXCNOINT           = 0x0 - Not a Window comparator voltage excursion interrupt.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>FIFOOVR2</td>
                            <td>RW</td>
                            <td>FIFO 100 percent full interrupt.<br><br>
                                 FIFOFULLINT          = 0x1 - FIFO 100 percent full interrupt.<br>
                             FIFOFULLNOINT        = 0x0 - Not a FIFO 100 percent full interrupt.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>FIFOOVR1</td>
                            <td>RW</td>
                            <td>FIFO 75 percent full interrupt.<br><br>
                                 FIFO75INT            = 0x1 - FIFO 75 percent full interrupt.<br>
                             FIFO75NOINT          = 0x0 - Not FIFO 75 percent full interrupt.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SCNCMP</td>
                            <td>RW</td>
                            <td>AUDADC scan complete interrupt.<br><br>
                                 SCNCMPINT            = 0x1 - AUDADC scan complete interrupt.<br>
                             SCNCMPNOINT          = 0x0 - No AUDADC scan complete interrupt.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>CNVCMP</td>
                            <td>RW</td>
                            <td>AUDADC conversion complete interrupt.<br><br>
                                 CNVCMPINT            = 0x1 - AUDADC conversion complete interrupt.<br>
                             CNVCMPNOINT          = 0x0 - No AUDADC conversion complete interrupt.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INTSTAT" class="panel-title">INTSTAT - AUDADC Interrupts: Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210204</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Read bits from this register to discover the cause of a recent interrupt.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="20">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCB
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCA
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCB
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCA
                                <br>0x0</td>

                            <td align="center" colspan="1">DERR
                                <br>0x0</td>

                            <td align="center" colspan="1">DCMP
                                <br>0x0</td>

                            <td align="center" colspan="1">WCINC
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEXC
                                <br>0x0</td>

                            <td align="center" colspan="1">FIFOOVR2
                                <br>0x0</td>

                            <td align="center" colspan="1">FIFOOVR1
                                <br>0x0</td>

                            <td align="center" colspan="1">SCNCMP
                                <br>0x0</td>

                            <td align="center" colspan="1">CNVCMP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>SATCB</td>
                            <td>RW</td>
                            <td>Saturation - Channel B (Slots 2 or 3)<br><br>
                                 SATCBINT             = 0x1 - Saturation, as specified by SAT configuration registers, occurred on either slot 2 or 3 (channel B)<br>
                             NONSATCBINT          = 0x0 - No-Saturation</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>SATCA</td>
                            <td>RW</td>
                            <td>Saturation - Channel A (Slots 0 or 1)<br><br>
                                 SATCAINT             = 0x1 - Saturation, as specified by SAT configuration registers, occurred on either slot 0 or 1 (channel A)<br>
                             NONSATCAINT          = 0x0 - No Saturation</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>ZXCB</td>
                            <td>RW</td>
                            <td>Zero Crossing - Channel B (Slots 2 or 3)<br><br>
                                 ZXCBINT              = 0x1 - Zero Crossing, as specified by ZX configuration registers, occurred on either slot 2 or 3 (channel B)<br>
                             NONZXCBINT           = 0x0 - Non Zero Crossing</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>ZXCA</td>
                            <td>RW</td>
                            <td>Zero Crossing - Channel A (Slots 0 or 1)<br><br>
                                 ZXCAINT              = 0x1 - Zero Crossing, as specified by ZX configuration registers, occurred on either slot 0 or 1 (channel A)<br>
                             NONZXCAINT           = 0x0 - Non Zero Crossing</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>DERR</td>
                            <td>RW</td>
                            <td>DMA Error Condition<br><br>
                                 DMAERROR             = 0x1 - DMA Error Condition Occurred<br>
                             NODMAERROR           = 0x0 - DMA Error Condition did not Occurred</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>DCMP</td>
                            <td>RW</td>
                            <td>DMA Transfer Complete<br><br>
                                 DMACOMPLETE          = 0x1 - DMA Completed a transfer<br>
                             DMAON                = 0x0 - DMA completion is pending or not triggered.</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>WCINC</td>
                            <td>RW</td>
                            <td>Window comparator voltage incursion interrupt.<br><br>
                                 WCINCINT             = 0x1 - Window comparator voltage incursion interrupt.<br>
                             WCINCNOINT           = 0x0 - Not a Window comparator voltage incursion interrupt.</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>WCEXC</td>
                            <td>RW</td>
                            <td>Window comparator voltage excursion interrupt.<br><br>
                                 WCEXCINT             = 0x1 - Window comparator voltage excursion interrupt.<br>
                             WCEXCNOINT           = 0x0 - Not a Window comparator voltage excursion interrupt.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>FIFOOVR2</td>
                            <td>RW</td>
                            <td>FIFO 100 percent full interrupt.<br><br>
                                 FIFOFULLINT          = 0x1 - FIFO 100 percent full interrupt.<br>
                             FIFOFULLNOINT        = 0x0 - Not a FIFO 100 percent full interrupt.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>FIFOOVR1</td>
                            <td>RW</td>
                            <td>FIFO 75 percent full interrupt.<br><br>
                                 FIFO75INT            = 0x1 - FIFO 75 percent full interrupt.<br>
                             FIFO75NOINT          = 0x0 - Not FIFO 75 percent full interrupt.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SCNCMP</td>
                            <td>RW</td>
                            <td>AUDADC scan complete interrupt.<br><br>
                                 SCNCMPINT            = 0x1 - AUDADC scan complete interrupt.<br>
                             SCNCMPNOINT          = 0x0 - No AUDADC scan complete interrupt.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>CNVCMP</td>
                            <td>RW</td>
                            <td>AUDADC conversion complete interrupt.<br><br>
                                 CNVCMPINT            = 0x1 - AUDADC conversion complete interrupt.<br>
                             CNVCMPNOINT          = 0x0 - No AUDADC conversion complete interrupt.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INTCLR" class="panel-title">INTCLR - AUDADC Interrupts: Clear</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210208</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Write a 1 to a bit in this register to clear the interrupt status associated with that bit.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="20">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCB
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCA
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCB
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCA
                                <br>0x0</td>

                            <td align="center" colspan="1">DERR
                                <br>0x0</td>

                            <td align="center" colspan="1">DCMP
                                <br>0x0</td>

                            <td align="center" colspan="1">WCINC
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEXC
                                <br>0x0</td>

                            <td align="center" colspan="1">FIFOOVR2
                                <br>0x0</td>

                            <td align="center" colspan="1">FIFOOVR1
                                <br>0x0</td>

                            <td align="center" colspan="1">SCNCMP
                                <br>0x0</td>

                            <td align="center" colspan="1">CNVCMP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>SATCB</td>
                            <td>RW</td>
                            <td>Saturation - Channel B (Slots 2 or 3)<br><br>
                                 SATCBINT             = 0x1 - Saturation, as specified by SAT configuration registers, occurred on either slot 2 or 3 (channel B)<br>
                             NONSATCBINT          = 0x0 - No-Saturation</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>SATCA</td>
                            <td>RW</td>
                            <td>Saturation - Channel A (Slots 0 or 1)<br><br>
                                 SATCAINT             = 0x1 - Saturation, as specified by SAT configuration registers, occurred on either slot 0 or 1 (channel A)<br>
                             NONSATCAINT          = 0x0 - No Saturation</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>ZXCB</td>
                            <td>RW</td>
                            <td>Zero Crossing - Channel B (Slots 2 or 3)<br><br>
                                 ZXCBINT              = 0x1 - Zero Crossing, as specified by ZX configuration registers, occurred on either slot 2 or 3 (channel B)<br>
                             NONZXCBINT           = 0x0 - Non Zero Crossing</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>ZXCA</td>
                            <td>RW</td>
                            <td>Zero Crossing - Channel A (Slots 0 or 1)<br><br>
                                 ZXCAINT              = 0x1 - Zero Crossing, as specified by ZX configuration registers, occurred on either slot 0 or 1 (channel A)<br>
                             NONZXCAINT           = 0x0 - Non Zero Crossing</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>DERR</td>
                            <td>RW</td>
                            <td>DMA Error Condition<br><br>
                                 DMAERROR             = 0x1 - DMA Error Condition Occurred<br>
                             NODMAERROR           = 0x0 - DMA Error Condition did not Occurred</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>DCMP</td>
                            <td>RW</td>
                            <td>DMA Transfer Complete<br><br>
                                 DMACOMPLETE          = 0x1 - DMA Completed a transfer<br>
                             DMAON                = 0x0 - DMA completion is pending or not triggered.</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>WCINC</td>
                            <td>RW</td>
                            <td>Window comparator voltage incursion interrupt.<br><br>
                                 WCINCINT             = 0x1 - Window comparator voltage incursion interrupt.<br>
                             WCINCNOINT           = 0x0 - Not a Window comparator voltage incursion interrupt.</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>WCEXC</td>
                            <td>RW</td>
                            <td>Window comparator voltage excursion interrupt.<br><br>
                                 WCEXCINT             = 0x1 - Window comparator voltage excursion interrupt.<br>
                             WCEXCNOINT           = 0x0 - Not a Window comparator voltage excursion interrupt.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>FIFOOVR2</td>
                            <td>RW</td>
                            <td>FIFO 100 percent full interrupt.<br><br>
                                 FIFOFULLINT          = 0x1 - FIFO 100 percent full interrupt.<br>
                             FIFOFULLNOINT        = 0x0 - Not a FIFO 100 percent full interrupt.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>FIFOOVR1</td>
                            <td>RW</td>
                            <td>FIFO 75 percent full interrupt.<br><br>
                                 FIFO75INT            = 0x1 - FIFO 75 percent full interrupt.<br>
                             FIFO75NOINT          = 0x0 - Not FIFO 75 percent full interrupt.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SCNCMP</td>
                            <td>RW</td>
                            <td>AUDADC scan complete interrupt.<br><br>
                                 SCNCMPINT            = 0x1 - AUDADC scan complete interrupt.<br>
                             SCNCMPNOINT          = 0x0 - No AUDADC scan complete interrupt.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>CNVCMP</td>
                            <td>RW</td>
                            <td>AUDADC conversion complete interrupt.<br><br>
                                 CNVCMPINT            = 0x1 - AUDADC conversion complete interrupt.<br>
                             CNVCMPNOINT          = 0x0 - No AUDADC conversion complete interrupt.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INTSET" class="panel-title">INTSET - AUDADC Interrupts: Set</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4021020C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes).</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="20">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCB
                                <br>0x0</td>

                            <td align="center" colspan="1">SATCA
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCB
                                <br>0x0</td>

                            <td align="center" colspan="1">ZXCA
                                <br>0x0</td>

                            <td align="center" colspan="1">DERR
                                <br>0x0</td>

                            <td align="center" colspan="1">DCMP
                                <br>0x0</td>

                            <td align="center" colspan="1">WCINC
                                <br>0x0</td>

                            <td align="center" colspan="1">WCEXC
                                <br>0x0</td>

                            <td align="center" colspan="1">FIFOOVR2
                                <br>0x0</td>

                            <td align="center" colspan="1">FIFOOVR1
                                <br>0x0</td>

                            <td align="center" colspan="1">SCNCMP
                                <br>0x0</td>

                            <td align="center" colspan="1">CNVCMP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>SATCB</td>
                            <td>RW</td>
                            <td>Saturation - Channel B (Slots 2 or 3)<br><br>
                                 SATCBINT             = 0x1 - Saturation, as specified by SAT configuration registers, occurred on either slot 2 or 3 (channel B)<br>
                             NONSATCBINT          = 0x0 - No-Saturation</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>SATCA</td>
                            <td>RW</td>
                            <td>Saturation - Channel A (Slots 0 or 1)<br><br>
                                 SATCAINT             = 0x1 - Saturation, as specified by SAT configuration registers, occurred on either slot 0 or 1 (channel A)<br>
                             NONSATCAINT          = 0x0 - No Saturation</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>ZXCB</td>
                            <td>RW</td>
                            <td>Zero Crossing - Channel B (Slots 2 or 3)<br><br>
                                 ZXCBINT              = 0x1 - Zero Crossing, as specified by ZX configuration registers, occurred on either slot 2 or 3 (channel B)<br>
                             NONZXCBINT           = 0x0 - Non Zero Crossing</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>ZXCA</td>
                            <td>RW</td>
                            <td>Zero Crossing - Channel A (Slots 0 or 1)<br><br>
                                 ZXCAINT              = 0x1 - Zero Crossing, as specified by ZX configuration registers, occurred on either slot 0 or 1 (channel A)<br>
                             NONZXCAINT           = 0x0 - Non Zero Crossing</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>DERR</td>
                            <td>RW</td>
                            <td>DMA Error Condition<br><br>
                                 DMAERROR             = 0x1 - DMA Error Condition Occurred<br>
                             NODMAERROR           = 0x0 - DMA Error Condition did not Occurred</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>DCMP</td>
                            <td>RW</td>
                            <td>DMA Transfer Complete<br><br>
                                 DMACOMPLETE          = 0x1 - DMA Completed a transfer<br>
                             DMAON                = 0x0 - DMA completion is pending or not triggered.</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>WCINC</td>
                            <td>RW</td>
                            <td>Window comparator voltage incursion interrupt.<br><br>
                                 WCINCINT             = 0x1 - Window comparator voltage incursion interrupt.<br>
                             WCINCNOINT           = 0x0 - Not a Window comparator voltage incursion interrupt.</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>WCEXC</td>
                            <td>RW</td>
                            <td>Window comparator voltage excursion interrupt.<br><br>
                                 WCEXCINT             = 0x1 - Window comparator voltage excursion interrupt.<br>
                             WCEXCNOINT           = 0x0 - Not a Window comparator voltage excursion interrupt.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>FIFOOVR2</td>
                            <td>RW</td>
                            <td>FIFO 100 percent full interrupt.<br><br>
                                 FIFOFULLINT          = 0x1 - FIFO 100 percent full interrupt.<br>
                             FIFOFULLNOINT        = 0x0 - Not a FIFO 100 percent full interrupt.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>FIFOOVR1</td>
                            <td>RW</td>
                            <td>FIFO 75 percent full interrupt.<br><br>
                                 FIFO75INT            = 0x1 - FIFO 75 percent full interrupt.<br>
                             FIFO75NOINT          = 0x0 - Not FIFO 75 percent full interrupt.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SCNCMP</td>
                            <td>RW</td>
                            <td>AUDADC scan complete interrupt.<br><br>
                                 SCNCMPINT            = 0x1 - AUDADC scan complete interrupt.<br>
                             SCNCMPNOINT          = 0x0 - No AUDADC scan complete interrupt.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>CNVCMP</td>
                            <td>RW</td>
                            <td>AUDADC conversion complete interrupt.<br><br>
                                 CNVCMPINT            = 0x1 - AUDADC conversion complete interrupt.<br>
                             CNVCMPNOINT          = 0x0 - No AUDADC conversion complete interrupt.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DMATRIGEN" class="panel-title">DMATRIGEN - DMA Trigger Enable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210240</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DMA Trigger Enable</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DFIFOFULL
                                <br>0x0</td>

                            <td align="center" colspan="1">DFIFO75
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DFIFOFULL</td>
                            <td>RW</td>
                            <td>Trigger DMA upon FIFO 100 percent Full<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DFIFO75</td>
                            <td>RW</td>
                            <td>Trigger DMA upon FIFO 75 percent Full<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DMATRIGSTAT" class="panel-title">DMATRIGSTAT - DMA Trigger Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210244</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DMA Trigger Status</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DFULLSTAT
                                <br>0x0</td>

                            <td align="center" colspan="1">D75STAT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DFULLSTAT</td>
                            <td>RO</td>
                            <td>Triggered DMA from FIFO 100 percent Full<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>D75STAT</td>
                            <td>RO</td>
                            <td>Triggered DMA from FIFO 75 percent Full<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DMACFG" class="panel-title">DMACFG - DMA Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210280</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DMA Configuration</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DPWROFF
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD17
                                <br>0x0</td>

                            <td align="center" colspan="7">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DMADYNPRI
                                <br>0x0</td>

                            <td align="center" colspan="1">DMAPRI
                                <br>0x0</td>

                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DMADIR
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DMAEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>DPWROFF</td>
                            <td>RW</td>
                            <td>Power Off the AUDADC System upon DMACPL.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>RSVD17</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>DMADYNPRI</td>
                            <td>RW</td>
                            <td>Enables dynamic priority based on FIFO fullness. When FIFO is full, priority is automatically set to HIGH. Otherwise, DMAPRI is used.<br><br>
                                 DIS                  = 0x0 - Disable dynamic priority (use DMAPRI setting only)<br>
                             EN                   = 0x1 - Enable dynamic priority</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>DMAPRI</td>
                            <td>RW</td>
                            <td>Sets the Priority of the DMA request<br><br>
                                 LOW                  = 0x0 - Low Priority (service as best effort)<br>
                             HIGH                 = 0x1 - High Priority (service immediately)</td>
                        </tr>

                        <tr>
                            <td>7:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>DMADIR</td>
                            <td>RO</td>
                            <td>Direction<br><br>
                                 P2M                  = 0x0 - Peripheral to Memory (SRAM) transaction<br>
                             M2P                  = 0x1 - Memory to Peripheral transaction</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DMAEN</td>
                            <td>RW</td>
                            <td>DMA Enable<br><br>
                                 DIS                  = 0x0 - Disable DMA Function<br>
                             EN                   = 0x1 - Enable DMA Function</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DMATOTCOUNT" class="panel-title">DMATOTCOUNT - DMA Total Transfer Count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210288</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DMA Total Transfer Count</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="14">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="16">TOTCOUNT
                                <br>0x0</td>

                            <td align="center" colspan="2">BTOTCOUNT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:18</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:2</td>
                            <td>TOTCOUNT</td>
                            <td>RW</td>
                            <td>Total Transfer Count<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>BTOTCOUNT</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DMATARGADDR" class="panel-title">DMATARGADDR - DMA Target Address</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4021028C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DMA Target Address</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">UTARGADDR
                                <br>0x1</td>

                            <td align="center" colspan="28">LTARGADDR
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>UTARGADDR</td>
                            <td>RO</td>
                            <td>SRAM Target<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:0</td>
                            <td>LTARGADDR</td>
                            <td>RW</td>
                            <td>DMA Target Address<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DMASTAT" class="panel-title">DMASTAT - DMA Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40210290</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DMA Status</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="29">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DMAERR
                                <br>0x0</td>

                            <td align="center" colspan="1">DMACPL
                                <br>0x0</td>

                            <td align="center" colspan="1">DMATIP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>DMAERR</td>
                            <td>RW</td>
                            <td>DMA Error<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DMACPL</td>
                            <td>RW</td>
                            <td>DMA Transfer Complete<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DMATIP</td>
                            <td>RW</td>
                            <td>DMA Transfer In Progress<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

    </body>

    <hr size="1">
    <body>
        <div id="footer" align="right">
            <small>
                AmbiqSuite Register Documentation&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="../resources/ambiqmicro_logo.png" alt="Ambiq Micro"/></a>&nbsp&nbsp Copyright &copy; 2023&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>

