<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RMDCT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rm.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rm.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rm.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rm.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rm.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rm.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rm.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rm.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rm.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rm.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rm_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rm_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rm_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rm_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rm_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rm_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rm_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rm_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rm_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tf_dct_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tf_dct_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tf_dct_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1427651078" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1427651077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427700777" xil_pn:in_ck="1619090094867887355" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1427700774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D1_DCT8.vhd"/>
      <outfile xil_pn:name="reg8_32/reg8_32.vhd"/>
      <outfile xil_pn:name="reg8_32/register/register.vhd"/>
      <outfile xil_pn:name="reg8_32_en/reg32_en.vhd"/>
      <outfile xil_pn:name="reg8_32_en/reg8_32_en.vhd"/>
      <outfile xil_pn:name="stage0/stage0.vhd"/>
      <outfile xil_pn:name="stage1/stage1.vhd"/>
      <outfile xil_pn:name="stage2/butterfly/butterfly.vhd"/>
      <outfile xil_pn:name="stage2/rotate1/rotate1.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/AddSub.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/BShifter23.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/BShifter23_Left.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/encoder.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/Multiplier/FPMul.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/rotate2.vhd"/>
      <outfile xil_pn:name="stage2/stage2.vhd"/>
      <outfile xil_pn:name="stage3/stage3.vhd"/>
      <outfile xil_pn:name="tf_dct.v"/>
    </transform>
    <transform xil_pn:end_ts="1427651078" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1869020525651114271" xil_pn:start_ts="1427651078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427651078" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3244237757102016341" xil_pn:start_ts="1427651078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427651078" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1771560708081147668" xil_pn:start_ts="1427651078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1427700777" xil_pn:in_ck="1619090094867887355" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1427700777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="D1_DCT8.vhd"/>
      <outfile xil_pn:name="reg8_32/reg8_32.vhd"/>
      <outfile xil_pn:name="reg8_32/register/register.vhd"/>
      <outfile xil_pn:name="reg8_32_en/reg32_en.vhd"/>
      <outfile xil_pn:name="reg8_32_en/reg8_32_en.vhd"/>
      <outfile xil_pn:name="stage0/stage0.vhd"/>
      <outfile xil_pn:name="stage1/stage1.vhd"/>
      <outfile xil_pn:name="stage2/butterfly/butterfly.vhd"/>
      <outfile xil_pn:name="stage2/rotate1/rotate1.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/AddSub.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/BShifter23.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/BShifter23_Left.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/encoder.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/Multiplier/FPMul.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/rotate2.vhd"/>
      <outfile xil_pn:name="stage2/stage2.vhd"/>
      <outfile xil_pn:name="stage3/stage3.vhd"/>
      <outfile xil_pn:name="tf_dct.v"/>
    </transform>
    <transform xil_pn:end_ts="1427713542" xil_pn:in_ck="1619090094867887355" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4517066878450544870" xil_pn:start_ts="1427713528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tf_dct_beh.prj"/>
      <outfile xil_pn:name="tf_dct_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1427716799" xil_pn:in_ck="-2668835807897108605" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5553104684697869555" xil_pn:start_ts="1427716799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tf_dct_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1420505103" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1420505103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420505180" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5168896074102562995" xil_pn:start_ts="1420505180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
