Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    WIN-EMSL2UK4DFL
Date:        Tue Aug 27 00:11:23 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch adder8bit00_adder8bit0_synplify.tcl
ProductType: synplify_pro




Copied C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr to C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\backup\adder8bit00_adder8bit0.srr
log file: "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Tue Aug 27 00:11:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr to C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srf
log file: "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr"
Running: adder8bit0 in foreground

Running proj_1|adder8bit0

Running: compile (Compile) on proj_1|adder8bit0
# Tue Aug 27 00:11:25 2019

Running: compile_flow (Compile Process) on proj_1|adder8bit0
# Tue Aug 27 00:11:25 2019

Running: compiler (Compile Input) on proj_1|adder8bit0
# Tue Aug 27 00:11:25 2019
Copied C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\synwork\adder8bit00_adder8bit0_comp.srs to C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srs

compiler completed
# Tue Aug 27 00:11:29 2019

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|adder8bit0
# Tue Aug 27 00:11:29 2019

multi_srs_gen completed
# Tue Aug 27 00:11:31 2019

Return Code: 0
Run Time:00h:00m:02s
Copied C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\synwork\adder8bit00_adder8bit0_mult.srs to C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srs
Copied C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr to C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srf
Complete: Compile Process on proj_1|adder8bit0

Running: premap (Pre-mapping) on proj_1|adder8bit0
# Tue Aug 27 00:11:31 2019

premap completed with warnings
# Tue Aug 27 00:11:33 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|adder8bit0

Running: map (Map) on proj_1|adder8bit0
# Tue Aug 27 00:11:33 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|adder8bit0
# Tue Aug 27 00:11:33 2019
Copied C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\synwork\adder8bit00_adder8bit0_m.srm to C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srm

fpga_mapper completed
# Tue Aug 27 00:11:37 2019

Return Code: 0
Run Time:00h:00m:04s
Complete: Map on proj_1|adder8bit0
Copied C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr to C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srf
Complete: Logic Synthesis on proj_1|adder8bit0
TCL script complete: "adder8bit00_adder8bit0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\proj_1.prj
batch mode default:no
