# do doFile.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:19 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:20:19 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:19 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:20:19 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:19 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:20:19 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Fetch_tb 
# Start time: 03:20:20 on Dec 20,2024
# ** Error: (vsim-3170) Could not find 'Fetch_tb'.
#         Searched libraries:
#             F:/Engineering/Archeticture/project/Fetch/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./doFile.do PAUSED at line 8
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:35 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:20:35 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:36 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:20:36 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:36 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:20:36 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 03:20:20 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:12 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:21:12 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:12 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:21:12 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:12 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:21:12 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:21:14 on Dec 20,2024, Elapsed time: 0:00:54
# Errors: 1, Warnings: 2
# vsim Instruction_Stage_TB 
# Start time: 03:21:14 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
write format memory mem.do
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:55 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:22:55 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:55 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:22:55 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:55 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:22:55 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:22:58 on Dec 20,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 2
# vsim Instruction_Stage_TB 
# Start time: 03:22:58 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
mem load -filltype value -filldata 0000000000000001 -fillradix symbolic /instruction_stage_tb/uut/U_IM/dataMemory(1)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:30 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:27:30 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:30 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:27:30 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:31 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:27:31 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:27:33 on Dec 20,2024, Elapsed time: 0:04:35
# Errors: 0, Warnings: 2
# vsim Instruction_Stage_TB 
# Start time: 03:27:33 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:33 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:28:33 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:33 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:28:33 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:33 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# ** Error: Fetch_tb.vhd(71): (vcom-1484) Unknown formal identifier "pc".
# ** Error: Fetch_tb.vhd(94): VHDL Compiler exiting
# End time: 03:28:33 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 Fetch_tb.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:49 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:28:49 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:49 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:28:49 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:49 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:28:49 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:28:51 on Dec 20,2024, Elapsed time: 0:01:18
# Errors: 5, Warnings: 2
# vsim Instruction_Stage_TB 
# Start time: 03:28:51 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:50 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:30:50 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:50 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:30:50 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:50 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:30:50 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:30:52 on Dec 20,2024, Elapsed time: 0:02:01
# Errors: 0, Warnings: 2
# vsim Instruction_Stage_TB 
# Start time: 03:30:52 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:52 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:31:52 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:52 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:31:52 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:52 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:31:52 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:31:54 on Dec 20,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 03:31:54 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:32 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:32:32 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:32 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:32:32 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:32 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:32:32 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:32:34 on Dec 20,2024, Elapsed time: 0:00:40
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 03:32:34 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:11 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:37:11 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:11 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:37:11 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:11 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:37:11 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:37:13 on Dec 20,2024, Elapsed time: 0:04:39
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 03:37:13 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:06 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:38:07 on Dec 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:07 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:38:07 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:07 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:38:07 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:38:08 on Dec 20,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 03:38:08 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:38:56 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:38:56 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:38:56 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:38:58 on Dec 20,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 03:38:58 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:14 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:42:14 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:14 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# ** Error: TopLevelFetchStage.vhd(61): Cannot read output "instruction".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: TopLevelFetchStage.vhd(62): Cannot read output "instruction".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: TopLevelFetchStage.vhd(65): Cannot read output "instruction".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: TopLevelFetchStage.vhd(106): VHDL Compiler exiting
# End time: 03:42:14 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 TopLevelFetchStage.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:06 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:43:06 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:06 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:43:06 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:06 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:43:06 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:43:09 on Dec 20,2024, Elapsed time: 0:04:11
# Errors: 7, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 03:43:09 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:46:47 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:46:48 on Dec 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:46:48 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:46:48 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:46:48 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:46:48 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:46:50 on Dec 20,2024, Elapsed time: 0:03:41
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 03:46:50 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /instruction_stage_tb/uut/U_IM
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:21 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:50:21 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:21 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:50:21 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:21 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:50:21 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:50:26 on Dec 20,2024, Elapsed time: 0:03:36
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 03:50:26 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:31 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:53:31 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:31 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:53:31 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:31 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:53:31 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:53:33 on Dec 20,2024, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 03:53:34 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:03 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:55:03 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:03 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:55:03 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:03 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:55:03 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:55:05 on Dec 20,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 03:55:05 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:03 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:56:03 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:03 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:56:03 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:03 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:56:03 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:56:05 on Dec 20,2024, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 03:56:05 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:52 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:58:52 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:52 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:58:52 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:52 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:58:52 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:58:54 on Dec 20,2024, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 03:58:54 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:13 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:01:13 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:13 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:01:13 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:13 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:01:13 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:01:16 on Dec 20,2024, Elapsed time: 0:02:22
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 04:01:16 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:02:55 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:02:56 on Dec 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:02:56 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:02:56 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:02:56 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:02:56 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:02:58 on Dec 20,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 04:02:58 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:03:23 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:03:23 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:03:23 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:03:23 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:03:23 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:03:23 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:03:25 on Dec 20,2024, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 04:03:25 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:08:50 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:08:51 on Dec 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:08:51 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:08:51 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:08:51 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:08:51 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:08:53 on Dec 20,2024, Elapsed time: 0:05:28
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 04:08:53 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:11:00 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:11:01 on Dec 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:11:01 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:11:01 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:11:01 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:11:01 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:11:04 on Dec 20,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 04:11:04 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:22 on Dec 20,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:13:23 on Dec 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:23 on Dec 20,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:13:23 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:23 on Dec 20,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:13:23 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:13:25 on Dec 20,2024, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 04:13:25 on Dec 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading work.instruction_memory(behavior)
run
run
# End time: 04:14:12 on Dec 20,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
