# Simultaneously Switching Noise (SSN) Report
# Version: 1.0
# Created on: Tue Aug  6 16:39:20 2024
# Result Name: 
# Project Name: firFilter
# Project Family: Zynq UltraScale+
# Part: xczu7ev-ffvc1156
# Temperature Grade: extended
# SSN Data Version: Production
# Package Version: PRODUCTION 1.2 10/30/2017
# Package Pin Delay Version: PRODUCTION 1.0 9/2/2016

IO Bank,VCCO,Signal Name,Pin Number,IO Standard,Slew Rate,Drive (mA),OUTPUT_IMPEDANCE, PRE_EMPHASIS,LVDS_PRE_EMPHASIS,OFFCHIP_TERM,Remaining Margin (%),Result, Notes
88,1.8,outY[0],D6,LVCMOS18,SLOW,12,,,,FP_VTT_50,73.1,PASS,
88,1.8,outY[1],D5,LVCMOS18,SLOW,12,,,,FP_VTT_50,69.8,PASS,
88,1.8,outY[2],B5,LVCMOS18,SLOW,12,,,,FP_VTT_50,71.0,PASS,
88,1.8,outY[3],A5,LVCMOS18,SLOW,12,,,,FP_VTT_50,73.3,PASS,
88,1.8,outY[4],F5,LVCMOS18,SLOW,12,,,,FP_VTT_50,71.4,PASS,
88,1.8,outY[5],F4,LVCMOS18,SLOW,12,,,,FP_VTT_50,70.8,PASS,
88,1.8,outY[6],D4,LVCMOS18,SLOW,12,,,,FP_VTT_50,65.4,PASS,
88,1.8,outY[7],C4,LVCMOS18,SLOW,12,,,,FP_VTT_50,65.0,PASS,
88,1.8,outY[8],B4,LVCMOS18,SLOW,12,,,,FP_VTT_50,68.5,PASS,
88,1.8,outY[9],C3,LVCMOS18,SLOW,12,,,,FP_VTT_50,63.1,PASS,
88,1.8,outY[10],B3,LVCMOS18,SLOW,12,,,,FP_VTT_50,67.2,PASS,
88,1.8,outY[11],D2,LVCMOS18,SLOW,12,,,,FP_VTT_50,66.6,PASS,
88,1.8,outY[12],C2,LVCMOS18,SLOW,12,,,,FP_VTT_50,67.5,PASS,
88,1.8,outY[13],E3,LVCMOS18,SLOW,12,,,,FP_VTT_50,68.8,PASS,
88,1.8,outY[14],E2,LVCMOS18,SLOW,12,,,,FP_VTT_50,70.8,PASS,
88,1.8,outY[15],A3,LVCMOS18,SLOW,12,,,,FP_VTT_50,76.4,PASS,


# Reference Links
# Safe to Ignore SSN Failure on MIG Designs - https://support.xilinx.com/s/article/36141
# SSN Mitigation Strategy - http://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf#search=%22SSO%22
# Off-chip Terminations - http://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf#search=%22SSO%22
# Valid Property Combinations for Output Ports - http://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf#search=%22 1-49 %22
