Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/aes_256_encrypt_testbench_isim_beh.exe -prj C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/aes_256_encrypt_testbench_beh.prj work.aes_256_encrypt_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/aes_256_package.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/mix_column_aux.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/key_scheduler_256.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/top_key_scheduler_256.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/sub_byte.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/shift_rows.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/mix_column.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/add_round_key.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/aes_256_encrypt.vhd" into library work
Parsing VHDL file "C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/aes_256_encrypt_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package aes_256_package
Compiling architecture behavioral of entity add_round_key [add_round_key_default]
Compiling architecture behavioral of entity sub_byte [sub_byte_default]
Compiling architecture behavioral of entity shift_rows [shift_rows_default]
Compiling architecture behavioral of entity mix_column_aux [mix_column_aux_default]
Compiling architecture behavioral of entity mix_column [mix_column_default]
Compiling architecture behavioral of entity key_scheduler_256 [key_scheduler_256_default]
Compiling architecture behavioral of entity top_key_scheduler_256 [top_key_scheduler_256_default]
Compiling architecture behavioral of entity aes_256_encrypt [aes_256_encrypt_default]
Compiling architecture behavior of entity aes_256_encrypt_testbench
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable C:/Users/Anizetho/Documents/Github/AES-256_VHDL/AES_256/aes_256_encrypt_testbench_isim_beh.exe
Fuse Memory Usage: 35592 KB
Fuse CPU Usage: 593 ms
