

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 10:57:52 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.055 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 4 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i9 %p_Val2_4 to i10" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %p_Val2_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 7 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.71ns)   --->   "%ret_V_6 = sub i10 %lhs_V_1, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 8 'sub' 'ret_V_6' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 9 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %p_Val2_s to i12" [firmware/myproject.cpp:50]   --->   Operation 10 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %shl_ln to i12" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i12 0, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 13 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_3 = sub i12 %sub_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 14 'sub' 'r_V_3' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %ret_V_6, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 15 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i13 %lhs_V to i14" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%ret_V_7 = add i14 %sext_ln728, 952" [firmware/myproject.cpp:50]   --->   Operation 17 'add' 'ret_V_7' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_7, i32 6, i32 13)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V = sext i9 %p_Val2_s to i10" [firmware/myproject.cpp:51]   --->   Operation 19 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = sub i10 24, %r_V" [firmware/myproject.cpp:51]   --->   Operation 20 'sub' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i10 %ret_V, 56" [firmware/myproject.cpp:51]   --->   Operation 21 'add' 'ret_V_3' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %r_V_3, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 22 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln1192 = add i15 %lhs_V_2, 752" [firmware/myproject.cpp:53]   --->   Operation 23 'add' 'add_ln1192' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i15 %add_ln1192 to i29" [firmware/myproject.cpp:53]   --->   Operation 24 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%ret_V_9 = add i29 %sext_ln1192_2, -134217728" [firmware/myproject.cpp:53]   --->   Operation 25 'add' 'ret_V_9' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i29.i32.i32(i29 %ret_V_9, i32 24, i32 28)" [firmware/myproject.cpp:53]   --->   Operation 26 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !282"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !288"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !294"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !300"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !306"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !312"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 36 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i8 %tmp to i9" [firmware/myproject.cpp:50]   --->   Operation 37 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %sext_ln708)" [firmware/myproject.cpp:50]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i10 %ret_V_3 to i17" [firmware/myproject.cpp:51]   --->   Operation 39 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.70ns)   --->   "%r_V_2 = mul i17 %sext_ln1118_2, 57" [firmware/myproject.cpp:51]   --->   Operation 40 'mul' 'r_V_2' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i17 %r_V_2 to i27" [firmware/myproject.cpp:51]   --->   Operation 41 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %r_V_2, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 42 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i20 %tmp_1 to i27" [firmware/myproject.cpp:51]   --->   Operation 43 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.80ns)   --->   "%sub_ln1192 = sub i27 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 44 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1192_3)   --->   "%shl_ln1192 = shl i27 %sub_ln1192, 3" [firmware/myproject.cpp:51]   --->   Operation 45 'shl' 'shl_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln1192_3 = sub i27 0, %shl_ln1192" [firmware/myproject.cpp:51]   --->   Operation 46 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i27 %sub_ln1192, %sub_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 47 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_8 = add i27 %add_ln1192_2, -1835008" [firmware/myproject.cpp:51]   --->   Operation 48 'add' 'ret_V_8' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i27.i32.i32(i27 %ret_V_8, i32 18, i32 26)" [firmware/myproject.cpp:51]   --->   Operation 49 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 -7)" [firmware/myproject.cpp:52]   --->   Operation 51 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i5 %tmp_2 to i9" [firmware/myproject.cpp:53]   --->   Operation 52 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 -8)" [firmware/myproject.cpp:54]   --->   Operation 54 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000]
p_Val2_4           (partselect    ) [ 000]
p_Val2_1           (partselect    ) [ 000]
lhs_V_1            (sext          ) [ 000]
sext_ln703_1       (sext          ) [ 000]
ret_V_6            (sub           ) [ 000]
p_Val2_s           (partselect    ) [ 000]
sext_ln1118        (sext          ) [ 000]
shl_ln             (bitconcatenate) [ 000]
sext_ln1118_1      (sext          ) [ 000]
sub_ln1118         (sub           ) [ 000]
r_V_3              (sub           ) [ 000]
lhs_V              (bitconcatenate) [ 000]
sext_ln728         (sext          ) [ 000]
ret_V_7            (add           ) [ 000]
tmp                (partselect    ) [ 011]
r_V                (sext          ) [ 000]
ret_V              (sub           ) [ 000]
ret_V_3            (add           ) [ 011]
lhs_V_2            (bitconcatenate) [ 000]
add_ln1192         (add           ) [ 000]
sext_ln1192_2      (sext          ) [ 000]
ret_V_9            (add           ) [ 000]
tmp_2              (partselect    ) [ 011]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
spectopmodule_ln0  (spectopmodule ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln32 (specinterface ) [ 000]
specpipeline_ln33  (specpipeline  ) [ 000]
sext_ln708         (sext          ) [ 000]
write_ln50         (write         ) [ 000]
sext_ln1118_2      (sext          ) [ 000]
r_V_2              (mul           ) [ 000]
sext_ln1192        (sext          ) [ 000]
tmp_1              (bitconcatenate) [ 000]
sext_ln1192_1      (sext          ) [ 000]
sub_ln1192         (sub           ) [ 000]
shl_ln1192         (shl           ) [ 000]
sub_ln1192_3       (sub           ) [ 000]
add_ln1192_2       (add           ) [ 000]
ret_V_8            (add           ) [ 000]
trunc_ln708_2      (partselect    ) [ 000]
write_ln51         (write         ) [ 000]
write_ln52         (write         ) [ 000]
sext_ln708_1       (sext          ) [ 000]
write_ln53         (write         ) [ 000]
write_ln54         (write         ) [ 000]
ret_ln56           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i144P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i9P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i17.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="x_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="144" slack="0"/>
<pin id="106" dir="0" index="1" bw="144" slack="0"/>
<pin id="107" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln50_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln51_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="9" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln52_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln53_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln54_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="9" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_Val2_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="144" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="9" slack="0"/>
<pin id="152" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_Val2_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="144" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="0" index="3" bw="7" slack="0"/>
<pin id="162" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="lhs_V_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln703_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="ret_V_6_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Val2_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="144" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="0" index="3" bw="9" slack="0"/>
<pin id="186" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln1118_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="9" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln1118_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln1118_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="r_V_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="9" slack="0"/>
<pin id="216" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="lhs_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln728_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="ret_V_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="14" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="0" index="3" bw="5" slack="0"/>
<pin id="242" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="r_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ret_V_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="lhs_V_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="15" slack="0"/>
<pin id="265" dir="0" index="1" bw="12" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln1192_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="15" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="0"/>
<pin id="274" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln1192_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="15" slack="0"/>
<pin id="279" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ret_V_9_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="15" slack="0"/>
<pin id="283" dir="0" index="1" bw="28" slack="0"/>
<pin id="284" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="29" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln708_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln1118_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="1"/>
<pin id="303" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="r_V_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln1192_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="0"/>
<pin id="312" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="20" slack="0"/>
<pin id="316" dir="0" index="1" bw="17" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln1192_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="20" slack="0"/>
<pin id="324" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sub_ln1192_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="0"/>
<pin id="328" dir="0" index="1" bw="20" slack="0"/>
<pin id="329" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln1192_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="21" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1192/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln1192_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="24" slack="0"/>
<pin id="341" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln1192_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="21" slack="0"/>
<pin id="346" dir="0" index="1" bw="26" slack="0"/>
<pin id="347" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="ret_V_8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="27" slack="0"/>
<pin id="352" dir="0" index="1" bw="22" slack="0"/>
<pin id="353" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln708_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="27" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln708_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="376" class="1005" name="ret_V_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="1"/>
<pin id="383" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="82" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="82" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="82" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="100" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="102" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="104" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="104" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="170"><net_src comp="147" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="157" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="104" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="181" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="191" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="175" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="181" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="213" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="84" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="86" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="310" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="88" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="90" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="326" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="94" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="96" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="98" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="366"><net_src comp="356" pin="4"/><net_sink comp="117" pin=2"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="374"><net_src comp="237" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="379"><net_src comp="257" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="384"><net_src comp="287" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="367" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {2 }
	Port: y_1_V | {2 }
	Port: y_2_V | {2 }
	Port: y_3_V | {2 }
	Port: y_4_V | {2 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		lhs_V_1 : 1
		sext_ln703_1 : 1
		ret_V_6 : 2
		sext_ln1118 : 1
		shl_ln : 1
		sext_ln1118_1 : 2
		sub_ln1118 : 3
		r_V_3 : 4
		lhs_V : 3
		sext_ln728 : 4
		ret_V_7 : 5
		tmp : 6
		r_V : 1
		ret_V : 2
		ret_V_3 : 3
		lhs_V_2 : 5
		add_ln1192 : 6
		sext_ln1192_2 : 7
		ret_V_9 : 8
		tmp_2 : 9
	State 2
		write_ln50 : 1
		r_V_2 : 1
		sext_ln1192 : 2
		tmp_1 : 2
		sext_ln1192_1 : 3
		sub_ln1192 : 4
		shl_ln1192 : 5
		sub_ln1192_3 : 5
		add_ln1192_2 : 6
		ret_V_8 : 7
		trunc_ln708_2 : 8
		write_ln51 : 9
		write_ln53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_7_fu_231     |    0    |    0    |    20   |
|          |      ret_V_3_fu_257     |    0    |    0    |    27   |
|    add   |    add_ln1192_fu_271    |    0    |    0    |    22   |
|          |      ret_V_9_fu_281     |    0    |    0    |    35   |
|          |   add_ln1192_2_fu_344   |    0    |    0    |    27   |
|          |      ret_V_8_fu_350     |    0    |    0    |    27   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_6_fu_175     |    0    |    0    |    16   |
|          |    sub_ln1118_fu_207    |    0    |    0    |    27   |
|    sub   |       r_V_3_fu_213      |    0    |    0    |    27   |
|          |       ret_V_fu_251      |    0    |    0    |    27   |
|          |    sub_ln1192_fu_326    |    0    |    0    |    27   |
|          |   sub_ln1192_3_fu_338   |    0    |    0    |    31   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       r_V_2_fu_304      |    0    |    0    |    62   |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_104  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_110 |    0    |    0    |    0    |
|          | write_ln51_write_fu_117 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_124 |    0    |    0    |    0    |
|          | write_ln53_write_fu_132 |    0    |    0    |    0    |
|          | write_ln54_write_fu_139 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     p_Val2_4_fu_147     |    0    |    0    |    0    |
|          |     p_Val2_1_fu_157     |    0    |    0    |    0    |
|partselect|     p_Val2_s_fu_181     |    0    |    0    |    0    |
|          |        tmp_fu_237       |    0    |    0    |    0    |
|          |       tmp_2_fu_287      |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_356  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      lhs_V_1_fu_167     |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_171   |    0    |    0    |    0    |
|          |    sext_ln1118_fu_191   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_203  |    0    |    0    |    0    |
|          |    sext_ln728_fu_227    |    0    |    0    |    0    |
|   sext   |        r_V_fu_247       |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_277  |    0    |    0    |    0    |
|          |    sext_ln708_fu_297    |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_301  |    0    |    0    |    0    |
|          |    sext_ln1192_fu_310   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_322  |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_367   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_195      |    0    |    0    |    0    |
|bitconcatenate|       lhs_V_fu_219      |    0    |    0    |    0    |
|          |      lhs_V_2_fu_263     |    0    |    0    |    0    |
|          |       tmp_1_fu_314      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |    shl_ln1192_fu_332    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   375   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|ret_V_3_reg_376|   10   |
| tmp_2_reg_381 |    5   |
|  tmp_reg_371  |    8   |
+---------------+--------+
|     Total     |   23   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   375  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   23   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   23   |   375  |
+-----------+--------+--------+--------+
