git clone --depth 1 --no-tags https://github.com/solvex123/cross_bar_rtl_configurable_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/275315854
git clone --depth 1 --no-tags https://github.com/mahdifarzadi/CA_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/276190443
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DIC_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/276331115
git clone --depth 1 --no-tags https://github.com/hou602630036/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/276046770
git clone --depth 1 --no-tags https://github.com/rmital589/FitBit-.git f:/verilog_sva_gh_scraper/data/full_repos/276812588
git clone --depth 1 --no-tags https://github.com/ETU-Lake/aes_engine.git f:/verilog_sva_gh_scraper/data/full_repos/277299074
git clone --depth 1 --no-tags https://github.com/HerlockSholmesm/floating_point_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/276348419
git clone --depth 1 --no-tags https://github.com/anupamakandala12/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/276373897
git clone --depth 1 --no-tags https://github.com/KamyarNasiri/pipelined-FUM_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/277547858
git clone --depth 1 --no-tags https://github.com/misomochi/108-2-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/277758045
git clone --depth 1 --no-tags https://github.com/Jackzhuyi/clock.git f:/verilog_sva_gh_scraper/data/full_repos/277706649
git clone --depth 1 --no-tags https://github.com/swastishreya/Building-Cache-From-Scratch.git f:/verilog_sva_gh_scraper/data/full_repos/275651777
git clone --depth 1 --no-tags https://github.com/MuzzzammilMia/VerilogAlarm.git f:/verilog_sva_gh_scraper/data/full_repos/275585609
git clone --depth 1 --no-tags https://github.com/shao-rj-jack/SlidePuzzle.git f:/verilog_sva_gh_scraper/data/full_repos/276244726
git clone --depth 1 --no-tags https://github.com/Hagemokurama/Rohanbalar-.git f:/verilog_sva_gh_scraper/data/full_repos/276156658
git clone --depth 1 --no-tags https://github.com/liyg1998/readxlsx.git f:/verilog_sva_gh_scraper/data/full_repos/276344396
git clone --depth 1 --no-tags https://github.com/HasinduGajanayake/Risk-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/275869160
git clone --depth 1 --no-tags https://github.com/xl86305955/DIC-HW5-SOBEL.git f:/verilog_sva_gh_scraper/data/full_repos/276053508
git clone --depth 1 --no-tags https://github.com/mertuzgul/Very-Simple-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/276076588
git clone --depth 1 --no-tags https://github.com/mv123453715/CCU_2019_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/276082610
git clone --depth 1 --no-tags https://github.com/andreeastoica2212/Arithmetic-Logic-Unit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/276070891
git clone --depth 1 --no-tags https://github.com/ccccHAnnn/2020_SummerCamp.git f:/verilog_sva_gh_scraper/data/full_repos/280059141
git clone --depth 1 --no-tags https://github.com/amirhmi/MIPS-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/276846532
git clone --depth 1 --no-tags https://github.com/HardSnap/hardsnap_ip.git f:/verilog_sva_gh_scraper/data/full_repos/276831459
git clone --depth 1 --no-tags https://github.com/s9101880/Basic-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/279500050
git clone --depth 1 --no-tags https://github.com/livebinary/S_AES.git f:/verilog_sva_gh_scraper/data/full_repos/280841535
git clone --depth 1 --no-tags https://github.com/livebinary/S_AES_CRYPTO_SYSTEM.git f:/verilog_sva_gh_scraper/data/full_repos/280874187
git clone --depth 1 --no-tags https://github.com/vostolaza/Lab09.git f:/verilog_sva_gh_scraper/data/full_repos/280970934
git clone --depth 1 --no-tags https://github.com/vostolaza/Lab08.git f:/verilog_sva_gh_scraper/data/full_repos/280955967
git clone --depth 1 --no-tags https://github.com/hassanmirokhani/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/279871660
git clone --depth 1 --no-tags https://github.com/hunterkilltree/Project_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/280575207
git clone --depth 1 --no-tags https://github.com/djtorch26/Drag-Race-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/278000734
git clone --depth 1 --no-tags https://github.com/vish4321/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/277885760
git clone --depth 1 --no-tags https://github.com/UfimtsevMatvey/TIS-100-Verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/277268882
git clone --depth 1 --no-tags https://github.com/rmital589/Subtractor-.git f:/verilog_sva_gh_scraper/data/full_repos/276811667
git clone --depth 1 --no-tags https://github.com/snmarathe/16-stage-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/279232981
git clone --depth 1 --no-tags https://github.com/M-Faheem-Nasir/Adder.git f:/verilog_sva_gh_scraper/data/full_repos/281330962
git clone --depth 1 --no-tags https://github.com/1Allison/Vertibi-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/283421088
git clone --depth 1 --no-tags https://github.com/maheshbhatk/UART.git f:/verilog_sva_gh_scraper/data/full_repos/282840408
git clone --depth 1 --no-tags https://github.com/alirezasalamat/CA_CA4.git f:/verilog_sva_gh_scraper/data/full_repos/283131310
git clone --depth 1 --no-tags https://github.com/zhzhqian/eecs150_labs.git f:/verilog_sva_gh_scraper/data/full_repos/283788005
git clone --depth 1 --no-tags https://github.com/Anna-McCartain/Microprocessor_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/282226753
git clone --depth 1 --no-tags https://github.com/Doctor-Song/FPGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/282570978
git clone --depth 1 --no-tags https://github.com/kgokarn/logic_obfuscation.git f:/verilog_sva_gh_scraper/data/full_repos/282046429
git clone --depth 1 --no-tags https://github.com/pmackle/Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/282118314
git clone --depth 1 --no-tags https://github.com/mfkiwl/32-bit-Parallel-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/280130213
git clone --depth 1 --no-tags https://github.com/GinnyCosine/CO_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/275080512
git clone --depth 1 --no-tags https://github.com/johnMamish/verilog-crash-course.git f:/verilog_sva_gh_scraper/data/full_repos/277386612
git clone --depth 1 --no-tags https://github.com/anvitakodru/alarmclock.git f:/verilog_sva_gh_scraper/data/full_repos/276888105
git clone --depth 1 --no-tags https://github.com/bandogora/basicray.git f:/verilog_sva_gh_scraper/data/full_repos/282015570
git clone --depth 1 --no-tags https://github.com/titansarus/DSD_Project.git f:/verilog_sva_gh_scraper/data/full_repos/282070284
git clone --depth 1 --no-tags https://github.com/mBernathPiccolotto/projects.git f:/verilog_sva_gh_scraper/data/full_repos/281715787
git clone --depth 1 --no-tags https://github.com/sarit-b100/VGA-Snake-game.git f:/verilog_sva_gh_scraper/data/full_repos/281643915
git clone --depth 1 --no-tags https://github.com/mkw18/MiniComputer.git f:/verilog_sva_gh_scraper/data/full_repos/283536351
git clone --depth 1 --no-tags https://github.com/pdhairya48/Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/283546482
git clone --depth 1 --no-tags https://github.com/aadarshk81/Tic-Tac-Toe.git f:/verilog_sva_gh_scraper/data/full_repos/282474340
git clone --depth 1 --no-tags https://github.com/h20190119/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/276911109
git clone --depth 1 --no-tags https://github.com/citiral/fpga_gb.git f:/verilog_sva_gh_scraper/data/full_repos/278706389
git clone --depth 1 --no-tags https://github.com/gamjagoon/learn_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/277770892
git clone --depth 1 --no-tags https://github.com/yangxt65535/CPU_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/278053377
git clone --depth 1 --no-tags https://github.com/JacekGreniger/DE1_SOC_VGA_SDRAM_OV7670.git f:/verilog_sva_gh_scraper/data/full_repos/280235029
git clone --depth 1 --no-tags https://github.com/shahsaumya00/Google-Pagerank-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/282657526
git clone --depth 1 --no-tags https://github.com/Houlx/RISCV-Kappa3.git f:/verilog_sva_gh_scraper/data/full_repos/275516240
git clone --depth 1 --no-tags https://github.com/SwethaManickavasagam/Verilog-Full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/280180995
git clone --depth 1 --no-tags https://github.com/bibhupadt/Approximate-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/279126887
git clone --depth 1 --no-tags https://github.com/Kelvinyu1117/verilog-snippet.git f:/verilog_sva_gh_scraper/data/full_repos/278991711
git clone --depth 1 --no-tags https://github.com/nalithlakshan/Image-Downsampling-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/275545446
git clone --depth 1 --no-tags https://github.com/Computer-Architecture-I-UIS/formal-workshop-team_jose.git f:/verilog_sva_gh_scraper/data/full_repos/276500467
git clone --depth 1 --no-tags https://github.com/rmital589/BCD-Counter-.git f:/verilog_sva_gh_scraper/data/full_repos/276812454
git clone --depth 1 --no-tags https://github.com/Hotwater17/Single_Stage_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/275677400
git clone --depth 1 --no-tags https://github.com/pratikghodke24/singleCycleMips.git f:/verilog_sva_gh_scraper/data/full_repos/279783998
git clone --depth 1 --no-tags https://github.com/Txxx926/LX2020.git f:/verilog_sva_gh_scraper/data/full_repos/279257397
git clone --depth 1 --no-tags https://github.com/huutoan1304/m0.git f:/verilog_sva_gh_scraper/data/full_repos/276139420
git clone --depth 1 --no-tags https://github.com/linqinluli/SJTU-CS145.git f:/verilog_sva_gh_scraper/data/full_repos/278966139
git clone --depth 1 --no-tags https://github.com/Miguellamacarrasco/arqui09.git f:/verilog_sva_gh_scraper/data/full_repos/278955031
git clone --depth 1 --no-tags https://github.com/abuslang/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/278959334
git clone --depth 1 --no-tags https://github.com/priyanshu-m/HDL-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/278885006
git clone --depth 1 --no-tags https://github.com/huynhtrankevin/vgaController.git f:/verilog_sva_gh_scraper/data/full_repos/279127925
git clone --depth 1 --no-tags https://github.com/lTheMightyMl/ComputerArch.git f:/verilog_sva_gh_scraper/data/full_repos/279410312
git clone --depth 1 --no-tags https://github.com/RITIKHARIANI/Queue-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/277790632
git clone --depth 1 --no-tags https://github.com/ivaniusss/MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/280510812
git clone --depth 1 --no-tags https://github.com/Dmml0621/VE370p3.git f:/verilog_sva_gh_scraper/data/full_repos/281309837
git clone --depth 1 --no-tags https://github.com/michaellimyuguang/FPGA-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/281362404
git clone --depth 1 --no-tags https://github.com/Computer-Architecture-I-UIS/formal-workshop-maryteam.git f:/verilog_sva_gh_scraper/data/full_repos/276500402
git clone --depth 1 --no-tags https://github.com/fwalzenbach/sysarch2020.git f:/verilog_sva_gh_scraper/data/full_repos/276370392
git clone --depth 1 --no-tags https://github.com/subash319/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/276640962
git clone --depth 1 --no-tags https://github.com/gbraad/fpga-chip8.git f:/verilog_sva_gh_scraper/data/full_repos/277111532
git clone --depth 1 --no-tags https://github.com/suburaaj/Simulation-and-synthesis-of-Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/277141808
git clone --depth 1 --no-tags https://github.com/nj04707/5_stage_pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/275645523
git clone --depth 1 --no-tags https://github.com/AmmarKhalid123/RISC_V_Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/275633568
git clone --depth 1 --no-tags https://github.com/ridakhann/ComputerArchictecture-FinalProject2020.git f:/verilog_sva_gh_scraper/data/full_repos/275613469
git clone --depth 1 --no-tags https://github.com/serkanaydin/MIPS-Project.git f:/verilog_sva_gh_scraper/data/full_repos/282146980
git clone --depth 1 --no-tags https://github.com/NCKUMaxSnake/DIC_summerTraining.git f:/verilog_sva_gh_scraper/data/full_repos/283378859
git clone --depth 1 --no-tags https://github.com/SanjanaGRao/Fastest-Finger-First.git f:/verilog_sva_gh_scraper/data/full_repos/283408756
git clone --depth 1 --no-tags https://github.com/az419/CPU2020.git f:/verilog_sva_gh_scraper/data/full_repos/282599333
git clone --depth 1 --no-tags https://github.com/AlphaConqueror/HardwareDesign.git f:/verilog_sva_gh_scraper/data/full_repos/282065604
git clone --depth 1 --no-tags https://github.com/qsun19/ETROC_threshold_scan.git f:/verilog_sva_gh_scraper/data/full_repos/278687986
git clone --depth 1 --no-tags https://github.com/type59ty/heterogeneous-multicore-aging-experiment.git f:/verilog_sva_gh_scraper/data/full_repos/276097232
git clone --depth 1 --no-tags https://github.com/canyavuzkurt/Extended-MIPS-lite-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/278621119
git clone --depth 1 --no-tags https://github.com/Hrithik-Sahni/UART-Project.git f:/verilog_sva_gh_scraper/data/full_repos/278377003
