$date
	Sun Oct 23 01:13:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#529562
b11010 &
b11010 %
1$
b11010 !
1"
#529563
0"
#529566
b1101 &
b1101 %
#529570
b101000 &
b101000 %
#529574
b10100 &
b10100 %
#529578
b1010 &
b1010 %
#529582
b101 &
b101 %
#529586
b10000 &
b10000 %
#529590
b1000 &
b1000 %
#529594
b100 &
b100 %
#529598
b10 &
b10 %
#529602
b1 &
b1 %
1#
#529606
b0 &
0#
b0 %
0$
#1486841
b10 !
1"
#1486842
b10 &
b10 %
1$
#1486843
0"
#1486846
b1 &
1#
b1 %
#1486850
b0 &
b0 %
0#
0$
#2557981
b110 !
1"
#2557982
b110 &
b110 %
1$
#2557983
0"
#2557986
b11 &
b11 %
#2557990
b1010 &
b1010 %
#2557994
b101 &
b101 %
#2557998
b10000 &
b10000 %
#2558002
b1000 &
b1000 %
#2558006
b100 &
b100 %
#2558010
b10 &
b10 %
#2558014
b1 &
1#
b1 %
#2558018
b0 &
b0 %
0#
0$
#4500012
