
Keyboard_steamdeck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d24  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001de4  08001de4  00011de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e00  08001e00  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08001e00  08001e00  00011e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001e08  08001e08  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e08  08001e08  00011e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e0c  08001e0c  00011e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  2000000c  08001e1c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08001e1c  00020320  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000072c8  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000182b  00000000  00000000  0002733f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006b8  00000000  00000000  00028b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004ef  00000000  00000000  00029228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000126c0  00000000  00000000  00029717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008b11  00000000  00000000  0003bdd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000707be  00000000  00000000  000448e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000016a4  00000000  00000000  000b50a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000b674c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001dcc 	.word	0x08001dcc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001dcc 	.word	0x08001dcc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 f95e 	bl	800076c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f806 	bl	80004c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f896 	bl	80005e4 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 80004b8:	f000 f86e 	bl	8000598 <MX_USB_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004bc:	e7fe      	b.n	80004bc <main+0x14>
	...

080004c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c0:	b590      	push	{r4, r7, lr}
 80004c2:	b09d      	sub	sp, #116	; 0x74
 80004c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004c6:	2438      	movs	r4, #56	; 0x38
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	0018      	movs	r0, r3
 80004cc:	2338      	movs	r3, #56	; 0x38
 80004ce:	001a      	movs	r2, r3
 80004d0:	2100      	movs	r1, #0
 80004d2:	f001 fc4e 	bl	8001d72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d6:	2324      	movs	r3, #36	; 0x24
 80004d8:	18fb      	adds	r3, r7, r3
 80004da:	0018      	movs	r0, r3
 80004dc:	2314      	movs	r3, #20
 80004de:	001a      	movs	r2, r3
 80004e0:	2100      	movs	r1, #0
 80004e2:	f001 fc46 	bl	8001d72 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004e6:	1d3b      	adds	r3, r7, #4
 80004e8:	0018      	movs	r0, r3
 80004ea:	2320      	movs	r3, #32
 80004ec:	001a      	movs	r2, r3
 80004ee:	2100      	movs	r1, #0
 80004f0:	f001 fc3f 	bl	8001d72 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004f4:	4b26      	ldr	r3, [pc, #152]	; (8000590 <SystemClock_Config+0xd0>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a26      	ldr	r2, [pc, #152]	; (8000594 <SystemClock_Config+0xd4>)
 80004fa:	401a      	ands	r2, r3
 80004fc:	4b24      	ldr	r3, [pc, #144]	; (8000590 <SystemClock_Config+0xd0>)
 80004fe:	2180      	movs	r1, #128	; 0x80
 8000500:	0109      	lsls	r1, r1, #4
 8000502:	430a      	orrs	r2, r1
 8000504:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000506:	0021      	movs	r1, r4
 8000508:	187b      	adds	r3, r7, r1
 800050a:	2222      	movs	r2, #34	; 0x22
 800050c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800050e:	187b      	adds	r3, r7, r1
 8000510:	2201      	movs	r2, #1
 8000512:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000514:	187b      	adds	r3, r7, r1
 8000516:	2210      	movs	r2, #16
 8000518:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800051a:	187b      	adds	r3, r7, r1
 800051c:	2201      	movs	r2, #1
 800051e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2200      	movs	r2, #0
 8000524:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000526:	187b      	adds	r3, r7, r1
 8000528:	0018      	movs	r0, r3
 800052a:	f000 fce3 	bl	8000ef4 <HAL_RCC_OscConfig>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000532:	f000 f8a3 	bl	800067c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000536:	2124      	movs	r1, #36	; 0x24
 8000538:	187b      	adds	r3, r7, r1
 800053a:	220f      	movs	r2, #15
 800053c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2201      	movs	r2, #1
 8000542:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2200      	movs	r2, #0
 800054e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2200      	movs	r2, #0
 8000554:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2100      	movs	r1, #0
 800055a:	0018      	movs	r0, r3
 800055c:	f001 f88e 	bl	800167c <HAL_RCC_ClockConfig>
 8000560:	1e03      	subs	r3, r0, #0
 8000562:	d001      	beq.n	8000568 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000564:	f000 f88a 	bl	800067c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	2240      	movs	r2, #64	; 0x40
 800056c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800056e:	1d3b      	adds	r3, r7, #4
 8000570:	2280      	movs	r2, #128	; 0x80
 8000572:	04d2      	lsls	r2, r2, #19
 8000574:	61da      	str	r2, [r3, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	0018      	movs	r0, r3
 800057a:	f001 fa6d 	bl	8001a58 <HAL_RCCEx_PeriphCLKConfig>
 800057e:	1e03      	subs	r3, r0, #0
 8000580:	d001      	beq.n	8000586 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000582:	f000 f87b 	bl	800067c <Error_Handler>
  }
}
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	46bd      	mov	sp, r7
 800058a:	b01d      	add	sp, #116	; 0x74
 800058c:	bd90      	pop	{r4, r7, pc}
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	40007000 	.word	0x40007000
 8000594:	ffffe7ff 	.word	0xffffe7ff

08000598 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800059c:	4b0f      	ldr	r3, [pc, #60]	; (80005dc <MX_USB_PCD_Init+0x44>)
 800059e:	4a10      	ldr	r2, [pc, #64]	; (80005e0 <MX_USB_PCD_Init+0x48>)
 80005a0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80005a2:	4b0e      	ldr	r3, [pc, #56]	; (80005dc <MX_USB_PCD_Init+0x44>)
 80005a4:	2208      	movs	r2, #8
 80005a6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80005a8:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <MX_USB_PCD_Init+0x44>)
 80005aa:	2202      	movs	r2, #2
 80005ac:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80005ae:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <MX_USB_PCD_Init+0x44>)
 80005b0:	2202      	movs	r2, #2
 80005b2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80005b4:	4b09      	ldr	r3, [pc, #36]	; (80005dc <MX_USB_PCD_Init+0x44>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80005ba:	4b08      	ldr	r3, [pc, #32]	; (80005dc <MX_USB_PCD_Init+0x44>)
 80005bc:	2200      	movs	r2, #0
 80005be:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80005c0:	4b06      	ldr	r3, [pc, #24]	; (80005dc <MX_USB_PCD_Init+0x44>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80005c6:	4b05      	ldr	r3, [pc, #20]	; (80005dc <MX_USB_PCD_Init+0x44>)
 80005c8:	0018      	movs	r0, r3
 80005ca:	f000 fb69 	bl	8000ca0 <HAL_PCD_Init>
 80005ce:	1e03      	subs	r3, r0, #0
 80005d0:	d001      	beq.n	80005d6 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 80005d2:	f000 f853 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000028 	.word	0x20000028
 80005e0:	40005c00 	.word	0x40005c00

080005e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005e4:	b590      	push	{r4, r7, lr}
 80005e6:	b089      	sub	sp, #36	; 0x24
 80005e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ea:	240c      	movs	r4, #12
 80005ec:	193b      	adds	r3, r7, r4
 80005ee:	0018      	movs	r0, r3
 80005f0:	2314      	movs	r3, #20
 80005f2:	001a      	movs	r2, r3
 80005f4:	2100      	movs	r1, #0
 80005f6:	f001 fbbc 	bl	8001d72 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fa:	4b1d      	ldr	r3, [pc, #116]	; (8000670 <MX_GPIO_Init+0x8c>)
 80005fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005fe:	4b1c      	ldr	r3, [pc, #112]	; (8000670 <MX_GPIO_Init+0x8c>)
 8000600:	2101      	movs	r1, #1
 8000602:	430a      	orrs	r2, r1
 8000604:	62da      	str	r2, [r3, #44]	; 0x2c
 8000606:	4b1a      	ldr	r3, [pc, #104]	; (8000670 <MX_GPIO_Init+0x8c>)
 8000608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800060a:	2201      	movs	r2, #1
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000612:	4b17      	ldr	r3, [pc, #92]	; (8000670 <MX_GPIO_Init+0x8c>)
 8000614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000616:	4b16      	ldr	r3, [pc, #88]	; (8000670 <MX_GPIO_Init+0x8c>)
 8000618:	2102      	movs	r1, #2
 800061a:	430a      	orrs	r2, r1
 800061c:	62da      	str	r2, [r3, #44]	; 0x2c
 800061e:	4b14      	ldr	r3, [pc, #80]	; (8000670 <MX_GPIO_Init+0x8c>)
 8000620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000622:	2202      	movs	r2, #2
 8000624:	4013      	ands	r3, r2
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800062a:	193b      	adds	r3, r7, r4
 800062c:	4a11      	ldr	r2, [pc, #68]	; (8000674 <MX_GPIO_Init+0x90>)
 800062e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000630:	193b      	adds	r3, r7, r4
 8000632:	2200      	movs	r2, #0
 8000634:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	193b      	adds	r3, r7, r4
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063c:	193a      	adds	r2, r7, r4
 800063e:	23a0      	movs	r3, #160	; 0xa0
 8000640:	05db      	lsls	r3, r3, #23
 8000642:	0011      	movs	r1, r2
 8000644:	0018      	movs	r0, r3
 8000646:	f000 f9b5 	bl	80009b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB5
                           PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5
 800064a:	193b      	adds	r3, r7, r4
 800064c:	22e7      	movs	r2, #231	; 0xe7
 800064e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000650:	193b      	adds	r3, r7, r4
 8000652:	2200      	movs	r2, #0
 8000654:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	193b      	adds	r3, r7, r4
 8000658:	2200      	movs	r2, #0
 800065a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800065c:	193b      	adds	r3, r7, r4
 800065e:	4a06      	ldr	r2, [pc, #24]	; (8000678 <MX_GPIO_Init+0x94>)
 8000660:	0019      	movs	r1, r3
 8000662:	0010      	movs	r0, r2
 8000664:	f000 f9a6 	bl	80009b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000668:	46c0      	nop			; (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	b009      	add	sp, #36	; 0x24
 800066e:	bd90      	pop	{r4, r7, pc}
 8000670:	40021000 	.word	0x40021000
 8000674:	000007fc 	.word	0x000007fc
 8000678:	50000400 	.word	0x50000400

0800067c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000680:	b672      	cpsid	i
}
 8000682:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000684:	e7fe      	b.n	8000684 <Error_Handler+0x8>
	...

08000688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800068c:	4b07      	ldr	r3, [pc, #28]	; (80006ac <HAL_MspInit+0x24>)
 800068e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000690:	4b06      	ldr	r3, [pc, #24]	; (80006ac <HAL_MspInit+0x24>)
 8000692:	2101      	movs	r1, #1
 8000694:	430a      	orrs	r2, r1
 8000696:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000698:	4b04      	ldr	r3, [pc, #16]	; (80006ac <HAL_MspInit+0x24>)
 800069a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800069c:	4b03      	ldr	r3, [pc, #12]	; (80006ac <HAL_MspInit+0x24>)
 800069e:	2180      	movs	r1, #128	; 0x80
 80006a0:	0549      	lsls	r1, r1, #21
 80006a2:	430a      	orrs	r2, r1
 80006a4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40021000 	.word	0x40021000

080006b0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a06      	ldr	r2, [pc, #24]	; (80006d8 <HAL_PCD_MspInit+0x28>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d106      	bne.n	80006d0 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <HAL_PCD_MspInit+0x2c>)
 80006c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80006c6:	4b05      	ldr	r3, [pc, #20]	; (80006dc <HAL_PCD_MspInit+0x2c>)
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	0409      	lsls	r1, r1, #16
 80006cc:	430a      	orrs	r2, r1
 80006ce:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80006d0:	46c0      	nop			; (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	b002      	add	sp, #8
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40005c00 	.word	0x40005c00
 80006dc:	40021000 	.word	0x40021000

080006e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006e4:	e7fe      	b.n	80006e4 <NMI_Handler+0x4>

080006e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <HardFault_Handler+0x4>

080006ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006f0:	46c0      	nop			; (mov r8, r8)
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006f6:	b580      	push	{r7, lr}
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}

08000700 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000704:	f000 f886 	bl	8000814 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}

0800070e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000718:	480d      	ldr	r0, [pc, #52]	; (8000750 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800071a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 800071c:	f7ff fff7 	bl	800070e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000720:	480c      	ldr	r0, [pc, #48]	; (8000754 <LoopForever+0x6>)
  ldr r1, =_edata
 8000722:	490d      	ldr	r1, [pc, #52]	; (8000758 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000724:	4a0d      	ldr	r2, [pc, #52]	; (800075c <LoopForever+0xe>)
  movs r3, #0
 8000726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000728:	e002      	b.n	8000730 <LoopCopyDataInit>

0800072a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800072a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800072c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800072e:	3304      	adds	r3, #4

08000730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000734:	d3f9      	bcc.n	800072a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000736:	4a0a      	ldr	r2, [pc, #40]	; (8000760 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000738:	4c0a      	ldr	r4, [pc, #40]	; (8000764 <LoopForever+0x16>)
  movs r3, #0
 800073a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800073c:	e001      	b.n	8000742 <LoopFillZerobss>

0800073e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800073e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000740:	3204      	adds	r2, #4

08000742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000744:	d3fb      	bcc.n	800073e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000746:	f001 fb1d 	bl	8001d84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800074a:	f7ff fead 	bl	80004a8 <main>

0800074e <LoopForever>:

LoopForever:
    b LoopForever
 800074e:	e7fe      	b.n	800074e <LoopForever>
   ldr   r0, =_estack
 8000750:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000758:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800075c:	08001e10 	.word	0x08001e10
  ldr r2, =_sbss
 8000760:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000764:	20000320 	.word	0x20000320

08000768 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000768:	e7fe      	b.n	8000768 <ADC1_COMP_IRQHandler>
	...

0800076c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000778:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <HAL_Init+0x3c>)
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <HAL_Init+0x3c>)
 800077e:	2140      	movs	r1, #64	; 0x40
 8000780:	430a      	orrs	r2, r1
 8000782:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000784:	2003      	movs	r0, #3
 8000786:	f000 f811 	bl	80007ac <HAL_InitTick>
 800078a:	1e03      	subs	r3, r0, #0
 800078c:	d003      	beq.n	8000796 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800078e:	1dfb      	adds	r3, r7, #7
 8000790:	2201      	movs	r2, #1
 8000792:	701a      	strb	r2, [r3, #0]
 8000794:	e001      	b.n	800079a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000796:	f7ff ff77 	bl	8000688 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	781b      	ldrb	r3, [r3, #0]
}
 800079e:	0018      	movs	r0, r3
 80007a0:	46bd      	mov	sp, r7
 80007a2:	b002      	add	sp, #8
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	40022000 	.word	0x40022000

080007ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007ac:	b590      	push	{r4, r7, lr}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007b4:	4b14      	ldr	r3, [pc, #80]	; (8000808 <HAL_InitTick+0x5c>)
 80007b6:	681c      	ldr	r4, [r3, #0]
 80007b8:	4b14      	ldr	r3, [pc, #80]	; (800080c <HAL_InitTick+0x60>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	0019      	movs	r1, r3
 80007be:	23fa      	movs	r3, #250	; 0xfa
 80007c0:	0098      	lsls	r0, r3, #2
 80007c2:	f7ff fca1 	bl	8000108 <__udivsi3>
 80007c6:	0003      	movs	r3, r0
 80007c8:	0019      	movs	r1, r3
 80007ca:	0020      	movs	r0, r4
 80007cc:	f7ff fc9c 	bl	8000108 <__udivsi3>
 80007d0:	0003      	movs	r3, r0
 80007d2:	0018      	movs	r0, r3
 80007d4:	f000 f8e1 	bl	800099a <HAL_SYSTICK_Config>
 80007d8:	1e03      	subs	r3, r0, #0
 80007da:	d001      	beq.n	80007e0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007dc:	2301      	movs	r3, #1
 80007de:	e00f      	b.n	8000800 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2b03      	cmp	r3, #3
 80007e4:	d80b      	bhi.n	80007fe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007e6:	6879      	ldr	r1, [r7, #4]
 80007e8:	2301      	movs	r3, #1
 80007ea:	425b      	negs	r3, r3
 80007ec:	2200      	movs	r2, #0
 80007ee:	0018      	movs	r0, r3
 80007f0:	f000 f8be 	bl	8000970 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <HAL_InitTick+0x64>)
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007fa:	2300      	movs	r3, #0
 80007fc:	e000      	b.n	8000800 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007fe:	2301      	movs	r3, #1
}
 8000800:	0018      	movs	r0, r3
 8000802:	46bd      	mov	sp, r7
 8000804:	b003      	add	sp, #12
 8000806:	bd90      	pop	{r4, r7, pc}
 8000808:	20000000 	.word	0x20000000
 800080c:	20000008 	.word	0x20000008
 8000810:	20000004 	.word	0x20000004

08000814 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000818:	4b05      	ldr	r3, [pc, #20]	; (8000830 <HAL_IncTick+0x1c>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	001a      	movs	r2, r3
 800081e:	4b05      	ldr	r3, [pc, #20]	; (8000834 <HAL_IncTick+0x20>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	18d2      	adds	r2, r2, r3
 8000824:	4b03      	ldr	r3, [pc, #12]	; (8000834 <HAL_IncTick+0x20>)
 8000826:	601a      	str	r2, [r3, #0]
}
 8000828:	46c0      	nop			; (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	20000008 	.word	0x20000008
 8000834:	2000031c 	.word	0x2000031c

08000838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  return uwTick;
 800083c:	4b02      	ldr	r3, [pc, #8]	; (8000848 <HAL_GetTick+0x10>)
 800083e:	681b      	ldr	r3, [r3, #0]
}
 8000840:	0018      	movs	r0, r3
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	2000031c 	.word	0x2000031c

0800084c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	0002      	movs	r2, r0
 8000854:	6039      	str	r1, [r7, #0]
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b7f      	cmp	r3, #127	; 0x7f
 8000860:	d828      	bhi.n	80008b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000862:	4a2f      	ldr	r2, [pc, #188]	; (8000920 <__NVIC_SetPriority+0xd4>)
 8000864:	1dfb      	adds	r3, r7, #7
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	b25b      	sxtb	r3, r3
 800086a:	089b      	lsrs	r3, r3, #2
 800086c:	33c0      	adds	r3, #192	; 0xc0
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	589b      	ldr	r3, [r3, r2]
 8000872:	1dfa      	adds	r2, r7, #7
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	0011      	movs	r1, r2
 8000878:	2203      	movs	r2, #3
 800087a:	400a      	ands	r2, r1
 800087c:	00d2      	lsls	r2, r2, #3
 800087e:	21ff      	movs	r1, #255	; 0xff
 8000880:	4091      	lsls	r1, r2
 8000882:	000a      	movs	r2, r1
 8000884:	43d2      	mvns	r2, r2
 8000886:	401a      	ands	r2, r3
 8000888:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	019b      	lsls	r3, r3, #6
 800088e:	22ff      	movs	r2, #255	; 0xff
 8000890:	401a      	ands	r2, r3
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	0018      	movs	r0, r3
 8000898:	2303      	movs	r3, #3
 800089a:	4003      	ands	r3, r0
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008a0:	481f      	ldr	r0, [pc, #124]	; (8000920 <__NVIC_SetPriority+0xd4>)
 80008a2:	1dfb      	adds	r3, r7, #7
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	b25b      	sxtb	r3, r3
 80008a8:	089b      	lsrs	r3, r3, #2
 80008aa:	430a      	orrs	r2, r1
 80008ac:	33c0      	adds	r3, #192	; 0xc0
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008b2:	e031      	b.n	8000918 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008b4:	4a1b      	ldr	r2, [pc, #108]	; (8000924 <__NVIC_SetPriority+0xd8>)
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	0019      	movs	r1, r3
 80008bc:	230f      	movs	r3, #15
 80008be:	400b      	ands	r3, r1
 80008c0:	3b08      	subs	r3, #8
 80008c2:	089b      	lsrs	r3, r3, #2
 80008c4:	3306      	adds	r3, #6
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	18d3      	adds	r3, r2, r3
 80008ca:	3304      	adds	r3, #4
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	1dfa      	adds	r2, r7, #7
 80008d0:	7812      	ldrb	r2, [r2, #0]
 80008d2:	0011      	movs	r1, r2
 80008d4:	2203      	movs	r2, #3
 80008d6:	400a      	ands	r2, r1
 80008d8:	00d2      	lsls	r2, r2, #3
 80008da:	21ff      	movs	r1, #255	; 0xff
 80008dc:	4091      	lsls	r1, r2
 80008de:	000a      	movs	r2, r1
 80008e0:	43d2      	mvns	r2, r2
 80008e2:	401a      	ands	r2, r3
 80008e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	019b      	lsls	r3, r3, #6
 80008ea:	22ff      	movs	r2, #255	; 0xff
 80008ec:	401a      	ands	r2, r3
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	0018      	movs	r0, r3
 80008f4:	2303      	movs	r3, #3
 80008f6:	4003      	ands	r3, r0
 80008f8:	00db      	lsls	r3, r3, #3
 80008fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008fc:	4809      	ldr	r0, [pc, #36]	; (8000924 <__NVIC_SetPriority+0xd8>)
 80008fe:	1dfb      	adds	r3, r7, #7
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	001c      	movs	r4, r3
 8000904:	230f      	movs	r3, #15
 8000906:	4023      	ands	r3, r4
 8000908:	3b08      	subs	r3, #8
 800090a:	089b      	lsrs	r3, r3, #2
 800090c:	430a      	orrs	r2, r1
 800090e:	3306      	adds	r3, #6
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	18c3      	adds	r3, r0, r3
 8000914:	3304      	adds	r3, #4
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	46c0      	nop			; (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	b003      	add	sp, #12
 800091e:	bd90      	pop	{r4, r7, pc}
 8000920:	e000e100 	.word	0xe000e100
 8000924:	e000ed00 	.word	0xe000ed00

08000928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	1e5a      	subs	r2, r3, #1
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	045b      	lsls	r3, r3, #17
 8000938:	429a      	cmp	r2, r3
 800093a:	d301      	bcc.n	8000940 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800093c:	2301      	movs	r3, #1
 800093e:	e010      	b.n	8000962 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000940:	4b0a      	ldr	r3, [pc, #40]	; (800096c <SysTick_Config+0x44>)
 8000942:	687a      	ldr	r2, [r7, #4]
 8000944:	3a01      	subs	r2, #1
 8000946:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000948:	2301      	movs	r3, #1
 800094a:	425b      	negs	r3, r3
 800094c:	2103      	movs	r1, #3
 800094e:	0018      	movs	r0, r3
 8000950:	f7ff ff7c 	bl	800084c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000954:	4b05      	ldr	r3, [pc, #20]	; (800096c <SysTick_Config+0x44>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800095a:	4b04      	ldr	r3, [pc, #16]	; (800096c <SysTick_Config+0x44>)
 800095c:	2207      	movs	r2, #7
 800095e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000960:	2300      	movs	r3, #0
}
 8000962:	0018      	movs	r0, r3
 8000964:	46bd      	mov	sp, r7
 8000966:	b002      	add	sp, #8
 8000968:	bd80      	pop	{r7, pc}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	e000e010 	.word	0xe000e010

08000970 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
 800097a:	210f      	movs	r1, #15
 800097c:	187b      	adds	r3, r7, r1
 800097e:	1c02      	adds	r2, r0, #0
 8000980:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000982:	68ba      	ldr	r2, [r7, #8]
 8000984:	187b      	adds	r3, r7, r1
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	b25b      	sxtb	r3, r3
 800098a:	0011      	movs	r1, r2
 800098c:	0018      	movs	r0, r3
 800098e:	f7ff ff5d 	bl	800084c <__NVIC_SetPriority>
}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	46bd      	mov	sp, r7
 8000996:	b004      	add	sp, #16
 8000998:	bd80      	pop	{r7, pc}

0800099a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	0018      	movs	r0, r3
 80009a6:	f7ff ffbf 	bl	8000928 <SysTick_Config>
 80009aa:	0003      	movs	r3, r0
}
 80009ac:	0018      	movs	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b002      	add	sp, #8
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80009be:	2300      	movs	r3, #0
 80009c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80009ca:	e14f      	b.n	8000c6c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2101      	movs	r1, #1
 80009d2:	697a      	ldr	r2, [r7, #20]
 80009d4:	4091      	lsls	r1, r2
 80009d6:	000a      	movs	r2, r1
 80009d8:	4013      	ands	r3, r2
 80009da:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d100      	bne.n	80009e4 <HAL_GPIO_Init+0x30>
 80009e2:	e140      	b.n	8000c66 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	2203      	movs	r2, #3
 80009ea:	4013      	ands	r3, r2
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d005      	beq.n	80009fc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2203      	movs	r2, #3
 80009f6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d130      	bne.n	8000a5e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	2203      	movs	r2, #3
 8000a08:	409a      	lsls	r2, r3
 8000a0a:	0013      	movs	r3, r2
 8000a0c:	43da      	mvns	r2, r3
 8000a0e:	693b      	ldr	r3, [r7, #16]
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	68da      	ldr	r2, [r3, #12]
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	409a      	lsls	r2, r3
 8000a1e:	0013      	movs	r3, r2
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	693a      	ldr	r2, [r7, #16]
 8000a2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a32:	2201      	movs	r2, #1
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	409a      	lsls	r2, r3
 8000a38:	0013      	movs	r3, r2
 8000a3a:	43da      	mvns	r2, r3
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	4013      	ands	r3, r2
 8000a40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	091b      	lsrs	r3, r3, #4
 8000a48:	2201      	movs	r2, #1
 8000a4a:	401a      	ands	r2, r3
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	409a      	lsls	r2, r3
 8000a50:	0013      	movs	r3, r2
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	2203      	movs	r2, #3
 8000a64:	4013      	ands	r3, r2
 8000a66:	2b03      	cmp	r3, #3
 8000a68:	d017      	beq.n	8000a9a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	68db      	ldr	r3, [r3, #12]
 8000a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	2203      	movs	r2, #3
 8000a76:	409a      	lsls	r2, r3
 8000a78:	0013      	movs	r3, r2
 8000a7a:	43da      	mvns	r2, r3
 8000a7c:	693b      	ldr	r3, [r7, #16]
 8000a7e:	4013      	ands	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	689a      	ldr	r2, [r3, #8]
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	409a      	lsls	r2, r3
 8000a8c:	0013      	movs	r3, r2
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	2b02      	cmp	r3, #2
 8000aa4:	d123      	bne.n	8000aee <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	08da      	lsrs	r2, r3, #3
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	3208      	adds	r2, #8
 8000aae:	0092      	lsls	r2, r2, #2
 8000ab0:	58d3      	ldr	r3, [r2, r3]
 8000ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	2207      	movs	r2, #7
 8000ab8:	4013      	ands	r3, r2
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	220f      	movs	r2, #15
 8000abe:	409a      	lsls	r2, r3
 8000ac0:	0013      	movs	r3, r2
 8000ac2:	43da      	mvns	r2, r3
 8000ac4:	693b      	ldr	r3, [r7, #16]
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	691a      	ldr	r2, [r3, #16]
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	2107      	movs	r1, #7
 8000ad2:	400b      	ands	r3, r1
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	409a      	lsls	r2, r3
 8000ad8:	0013      	movs	r3, r2
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	08da      	lsrs	r2, r3, #3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3208      	adds	r2, #8
 8000ae8:	0092      	lsls	r2, r2, #2
 8000aea:	6939      	ldr	r1, [r7, #16]
 8000aec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	2203      	movs	r2, #3
 8000afa:	409a      	lsls	r2, r3
 8000afc:	0013      	movs	r3, r2
 8000afe:	43da      	mvns	r2, r3
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	2203      	movs	r2, #3
 8000b0c:	401a      	ands	r2, r3
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	409a      	lsls	r2, r3
 8000b14:	0013      	movs	r3, r2
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	685a      	ldr	r2, [r3, #4]
 8000b26:	23c0      	movs	r3, #192	; 0xc0
 8000b28:	029b      	lsls	r3, r3, #10
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	d100      	bne.n	8000b30 <HAL_GPIO_Init+0x17c>
 8000b2e:	e09a      	b.n	8000c66 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b30:	4b54      	ldr	r3, [pc, #336]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000b32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b34:	4b53      	ldr	r3, [pc, #332]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000b36:	2101      	movs	r1, #1
 8000b38:	430a      	orrs	r2, r1
 8000b3a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b3c:	4a52      	ldr	r2, [pc, #328]	; (8000c88 <HAL_GPIO_Init+0x2d4>)
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	089b      	lsrs	r3, r3, #2
 8000b42:	3302      	adds	r3, #2
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	589b      	ldr	r3, [r3, r2]
 8000b48:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	2203      	movs	r2, #3
 8000b4e:	4013      	ands	r3, r2
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	220f      	movs	r2, #15
 8000b54:	409a      	lsls	r2, r3
 8000b56:	0013      	movs	r3, r2
 8000b58:	43da      	mvns	r2, r3
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000b60:	687a      	ldr	r2, [r7, #4]
 8000b62:	23a0      	movs	r3, #160	; 0xa0
 8000b64:	05db      	lsls	r3, r3, #23
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d019      	beq.n	8000b9e <HAL_GPIO_Init+0x1ea>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4a47      	ldr	r2, [pc, #284]	; (8000c8c <HAL_GPIO_Init+0x2d8>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d013      	beq.n	8000b9a <HAL_GPIO_Init+0x1e6>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a46      	ldr	r2, [pc, #280]	; (8000c90 <HAL_GPIO_Init+0x2dc>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d00d      	beq.n	8000b96 <HAL_GPIO_Init+0x1e2>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4a45      	ldr	r2, [pc, #276]	; (8000c94 <HAL_GPIO_Init+0x2e0>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d007      	beq.n	8000b92 <HAL_GPIO_Init+0x1de>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a44      	ldr	r2, [pc, #272]	; (8000c98 <HAL_GPIO_Init+0x2e4>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d101      	bne.n	8000b8e <HAL_GPIO_Init+0x1da>
 8000b8a:	2305      	movs	r3, #5
 8000b8c:	e008      	b.n	8000ba0 <HAL_GPIO_Init+0x1ec>
 8000b8e:	2306      	movs	r3, #6
 8000b90:	e006      	b.n	8000ba0 <HAL_GPIO_Init+0x1ec>
 8000b92:	2303      	movs	r3, #3
 8000b94:	e004      	b.n	8000ba0 <HAL_GPIO_Init+0x1ec>
 8000b96:	2302      	movs	r3, #2
 8000b98:	e002      	b.n	8000ba0 <HAL_GPIO_Init+0x1ec>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e000      	b.n	8000ba0 <HAL_GPIO_Init+0x1ec>
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	2103      	movs	r1, #3
 8000ba4:	400a      	ands	r2, r1
 8000ba6:	0092      	lsls	r2, r2, #2
 8000ba8:	4093      	lsls	r3, r2
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bb0:	4935      	ldr	r1, [pc, #212]	; (8000c88 <HAL_GPIO_Init+0x2d4>)
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	089b      	lsrs	r3, r3, #2
 8000bb6:	3302      	adds	r3, #2
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bbe:	4b37      	ldr	r3, [pc, #220]	; (8000c9c <HAL_GPIO_Init+0x2e8>)
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	43da      	mvns	r2, r3
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	4013      	ands	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685a      	ldr	r2, [r3, #4]
 8000bd2:	2380      	movs	r3, #128	; 0x80
 8000bd4:	035b      	lsls	r3, r3, #13
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	d003      	beq.n	8000be2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000be2:	4b2e      	ldr	r3, [pc, #184]	; (8000c9c <HAL_GPIO_Init+0x2e8>)
 8000be4:	693a      	ldr	r2, [r7, #16]
 8000be6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000be8:	4b2c      	ldr	r3, [pc, #176]	; (8000c9c <HAL_GPIO_Init+0x2e8>)
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	43da      	mvns	r2, r3
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685a      	ldr	r2, [r3, #4]
 8000bfc:	2380      	movs	r3, #128	; 0x80
 8000bfe:	039b      	lsls	r3, r3, #14
 8000c00:	4013      	ands	r3, r2
 8000c02:	d003      	beq.n	8000c0c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c0c:	4b23      	ldr	r3, [pc, #140]	; (8000c9c <HAL_GPIO_Init+0x2e8>)
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000c12:	4b22      	ldr	r3, [pc, #136]	; (8000c9c <HAL_GPIO_Init+0x2e8>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	43da      	mvns	r2, r3
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685a      	ldr	r2, [r3, #4]
 8000c26:	2380      	movs	r3, #128	; 0x80
 8000c28:	029b      	lsls	r3, r3, #10
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	d003      	beq.n	8000c36 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c36:	4b19      	ldr	r3, [pc, #100]	; (8000c9c <HAL_GPIO_Init+0x2e8>)
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c3c:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <HAL_GPIO_Init+0x2e8>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	43da      	mvns	r2, r3
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685a      	ldr	r2, [r3, #4]
 8000c50:	2380      	movs	r3, #128	; 0x80
 8000c52:	025b      	lsls	r3, r3, #9
 8000c54:	4013      	ands	r3, r2
 8000c56:	d003      	beq.n	8000c60 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c60:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <HAL_GPIO_Init+0x2e8>)
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	40da      	lsrs	r2, r3
 8000c74:	1e13      	subs	r3, r2, #0
 8000c76:	d000      	beq.n	8000c7a <HAL_GPIO_Init+0x2c6>
 8000c78:	e6a8      	b.n	80009cc <HAL_GPIO_Init+0x18>
  }
}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b006      	add	sp, #24
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010000 	.word	0x40010000
 8000c8c:	50000400 	.word	0x50000400
 8000c90:	50000800 	.word	0x50000800
 8000c94:	50000c00 	.word	0x50000c00
 8000c98:	50001c00 	.word	0x50001c00
 8000c9c:	40010400 	.word	0x40010400

08000ca0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca2:	b08b      	sub	sp, #44	; 0x2c
 8000ca4:	af06      	add	r7, sp, #24
 8000ca6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d101      	bne.n	8000cb2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e0f0      	b.n	8000e94 <HAL_PCD_Init+0x1f4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4a79      	ldr	r2, [pc, #484]	; (8000e9c <HAL_PCD_Init+0x1fc>)
 8000cb6:	5c9b      	ldrb	r3, [r3, r2]
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d108      	bne.n	8000cd0 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	23aa      	movs	r3, #170	; 0xaa
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f7ff fcf0 	bl	80006b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4a72      	ldr	r2, [pc, #456]	; (8000e9c <HAL_PCD_Init+0x1fc>)
 8000cd4:	2103      	movs	r1, #3
 8000cd6:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f001 f807 	bl	8001cf0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000ce2:	230f      	movs	r3, #15
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	701a      	strb	r2, [r3, #0]
 8000cea:	e049      	b.n	8000d80 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000cec:	200f      	movs	r0, #15
 8000cee:	183b      	adds	r3, r7, r0
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	6879      	ldr	r1, [r7, #4]
 8000cf4:	1c5a      	adds	r2, r3, #1
 8000cf6:	0013      	movs	r3, r2
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	189b      	adds	r3, r3, r2
 8000cfc:	00db      	lsls	r3, r3, #3
 8000cfe:	18cb      	adds	r3, r1, r3
 8000d00:	3301      	adds	r3, #1
 8000d02:	2201      	movs	r2, #1
 8000d04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000d06:	183b      	adds	r3, r7, r0
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	6879      	ldr	r1, [r7, #4]
 8000d0c:	1c5a      	adds	r2, r3, #1
 8000d0e:	0013      	movs	r3, r2
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	189b      	adds	r3, r3, r2
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	183a      	adds	r2, r7, r0
 8000d18:	7812      	ldrb	r2, [r2, #0]
 8000d1a:	545a      	strb	r2, [r3, r1]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000d1c:	183b      	adds	r3, r7, r0
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	6879      	ldr	r1, [r7, #4]
 8000d22:	1c5a      	adds	r2, r3, #1
 8000d24:	0013      	movs	r3, r2
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	189b      	adds	r3, r3, r2
 8000d2a:	00db      	lsls	r3, r3, #3
 8000d2c:	18cb      	adds	r3, r1, r3
 8000d2e:	3303      	adds	r3, #3
 8000d30:	2200      	movs	r2, #0
 8000d32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000d34:	183b      	adds	r3, r7, r0
 8000d36:	781a      	ldrb	r2, [r3, #0]
 8000d38:	6879      	ldr	r1, [r7, #4]
 8000d3a:	0013      	movs	r3, r2
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	189b      	adds	r3, r3, r2
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	18cb      	adds	r3, r1, r3
 8000d44:	3338      	adds	r3, #56	; 0x38
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000d4a:	183b      	adds	r3, r7, r0
 8000d4c:	781a      	ldrb	r2, [r3, #0]
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	0013      	movs	r3, r2
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	189b      	adds	r3, r3, r2
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	18cb      	adds	r3, r1, r3
 8000d5a:	333c      	adds	r3, #60	; 0x3c
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000d60:	183b      	adds	r3, r7, r0
 8000d62:	781a      	ldrb	r2, [r3, #0]
 8000d64:	6879      	ldr	r1, [r7, #4]
 8000d66:	0013      	movs	r3, r2
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	189b      	adds	r3, r3, r2
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	18cb      	adds	r3, r1, r3
 8000d70:	3340      	adds	r3, #64	; 0x40
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d76:	183b      	adds	r3, r7, r0
 8000d78:	781a      	ldrb	r2, [r3, #0]
 8000d7a:	183b      	adds	r3, r7, r0
 8000d7c:	3201      	adds	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
 8000d80:	210f      	movs	r1, #15
 8000d82:	187b      	adds	r3, r7, r1
 8000d84:	781a      	ldrb	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d3ae      	bcc.n	8000cec <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d8e:	187b      	adds	r3, r7, r1
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
 8000d94:	e056      	b.n	8000e44 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000d96:	240f      	movs	r4, #15
 8000d98:	193b      	adds	r3, r7, r4
 8000d9a:	781a      	ldrb	r2, [r3, #0]
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	236a      	movs	r3, #106	; 0x6a
 8000da0:	33ff      	adds	r3, #255	; 0xff
 8000da2:	0019      	movs	r1, r3
 8000da4:	0013      	movs	r3, r2
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	189b      	adds	r3, r3, r2
 8000daa:	00db      	lsls	r3, r3, #3
 8000dac:	18c3      	adds	r3, r0, r3
 8000dae:	185b      	adds	r3, r3, r1
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000db4:	193b      	adds	r3, r7, r4
 8000db6:	781a      	ldrb	r2, [r3, #0]
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	23b4      	movs	r3, #180	; 0xb4
 8000dbc:	0059      	lsls	r1, r3, #1
 8000dbe:	0013      	movs	r3, r2
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	189b      	adds	r3, r3, r2
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	18c3      	adds	r3, r0, r3
 8000dc8:	185b      	adds	r3, r3, r1
 8000dca:	193a      	adds	r2, r7, r4
 8000dcc:	7812      	ldrb	r2, [r2, #0]
 8000dce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000dd0:	193b      	adds	r3, r7, r4
 8000dd2:	781a      	ldrb	r2, [r3, #0]
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	236c      	movs	r3, #108	; 0x6c
 8000dd8:	33ff      	adds	r3, #255	; 0xff
 8000dda:	0019      	movs	r1, r3
 8000ddc:	0013      	movs	r3, r2
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	189b      	adds	r3, r3, r2
 8000de2:	00db      	lsls	r3, r3, #3
 8000de4:	18c3      	adds	r3, r0, r3
 8000de6:	185b      	adds	r3, r3, r1
 8000de8:	2200      	movs	r2, #0
 8000dea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000dec:	193b      	adds	r3, r7, r4
 8000dee:	781a      	ldrb	r2, [r3, #0]
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	23bc      	movs	r3, #188	; 0xbc
 8000df4:	0059      	lsls	r1, r3, #1
 8000df6:	0013      	movs	r3, r2
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	189b      	adds	r3, r3, r2
 8000dfc:	00db      	lsls	r3, r3, #3
 8000dfe:	18c3      	adds	r3, r0, r3
 8000e00:	185b      	adds	r3, r3, r1
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000e06:	193b      	adds	r3, r7, r4
 8000e08:	781a      	ldrb	r2, [r3, #0]
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	23be      	movs	r3, #190	; 0xbe
 8000e0e:	0059      	lsls	r1, r3, #1
 8000e10:	0013      	movs	r3, r2
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	189b      	adds	r3, r3, r2
 8000e16:	00db      	lsls	r3, r3, #3
 8000e18:	18c3      	adds	r3, r0, r3
 8000e1a:	185b      	adds	r3, r3, r1
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000e20:	193b      	adds	r3, r7, r4
 8000e22:	781a      	ldrb	r2, [r3, #0]
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	23c0      	movs	r3, #192	; 0xc0
 8000e28:	0059      	lsls	r1, r3, #1
 8000e2a:	0013      	movs	r3, r2
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	189b      	adds	r3, r3, r2
 8000e30:	00db      	lsls	r3, r3, #3
 8000e32:	18c3      	adds	r3, r0, r3
 8000e34:	185b      	adds	r3, r3, r1
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000e3a:	193b      	adds	r3, r7, r4
 8000e3c:	781a      	ldrb	r2, [r3, #0]
 8000e3e:	193b      	adds	r3, r7, r4
 8000e40:	3201      	adds	r2, #1
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	230f      	movs	r3, #15
 8000e46:	18fb      	adds	r3, r7, r3
 8000e48:	781a      	ldrb	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d3a1      	bcc.n	8000d96 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6818      	ldr	r0, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	466a      	mov	r2, sp
 8000e5a:	0011      	movs	r1, r2
 8000e5c:	001a      	movs	r2, r3
 8000e5e:	3210      	adds	r2, #16
 8000e60:	ca70      	ldmia	r2!, {r4, r5, r6}
 8000e62:	c170      	stmia	r1!, {r4, r5, r6}
 8000e64:	ca30      	ldmia	r2!, {r4, r5}
 8000e66:	c130      	stmia	r1!, {r4, r5}
 8000e68:	6859      	ldr	r1, [r3, #4]
 8000e6a:	689a      	ldr	r2, [r3, #8]
 8000e6c:	68db      	ldr	r3, [r3, #12]
 8000e6e:	f000 ff59 	bl	8001d24 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2224      	movs	r2, #36	; 0x24
 8000e76:	2100      	movs	r1, #0
 8000e78:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a07      	ldr	r2, [pc, #28]	; (8000e9c <HAL_PCD_Init+0x1fc>)
 8000e7e:	2101      	movs	r1, #1
 8000e80:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d103      	bne.n	8000e92 <HAL_PCD_Init+0x1f2>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	f000 f807 	bl	8000ea0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8000e92:	2300      	movs	r3, #0
}
 8000e94:	0018      	movs	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	b005      	add	sp, #20
 8000e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9c:	000002a9 	.word	0x000002a9

08000ea0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	23ba      	movs	r3, #186	; 0xba
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	23b8      	movs	r3, #184	; 0xb8
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	2254      	movs	r2, #84	; 0x54
 8000ec6:	5a9b      	ldrh	r3, [r3, r2]
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	b299      	uxth	r1, r3
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	2254      	movs	r2, #84	; 0x54
 8000ed4:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	2254      	movs	r2, #84	; 0x54
 8000eda:	5a9b      	ldrh	r3, [r3, r2]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	2202      	movs	r2, #2
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	b299      	uxth	r1, r3
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	2254      	movs	r2, #84	; 0x54
 8000ee8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8000eea:	2300      	movs	r3, #0
}
 8000eec:	0018      	movs	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b004      	add	sp, #16
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ef4:	b5b0      	push	{r4, r5, r7, lr}
 8000ef6:	b08a      	sub	sp, #40	; 0x28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d102      	bne.n	8000f08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	f000 fbaf 	bl	8001666 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f08:	4bcf      	ldr	r3, [pc, #828]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	220c      	movs	r2, #12
 8000f0e:	4013      	ands	r3, r2
 8000f10:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f12:	4bcd      	ldr	r3, [pc, #820]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f14:	68da      	ldr	r2, [r3, #12]
 8000f16:	2380      	movs	r3, #128	; 0x80
 8000f18:	025b      	lsls	r3, r3, #9
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2201      	movs	r2, #1
 8000f24:	4013      	ands	r3, r2
 8000f26:	d100      	bne.n	8000f2a <HAL_RCC_OscConfig+0x36>
 8000f28:	e07e      	b.n	8001028 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f2a:	6a3b      	ldr	r3, [r7, #32]
 8000f2c:	2b08      	cmp	r3, #8
 8000f2e:	d007      	beq.n	8000f40 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000f30:	6a3b      	ldr	r3, [r7, #32]
 8000f32:	2b0c      	cmp	r3, #12
 8000f34:	d112      	bne.n	8000f5c <HAL_RCC_OscConfig+0x68>
 8000f36:	69fa      	ldr	r2, [r7, #28]
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	025b      	lsls	r3, r3, #9
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d10d      	bne.n	8000f5c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f40:	4bc1      	ldr	r3, [pc, #772]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	2380      	movs	r3, #128	; 0x80
 8000f46:	029b      	lsls	r3, r3, #10
 8000f48:	4013      	ands	r3, r2
 8000f4a:	d100      	bne.n	8000f4e <HAL_RCC_OscConfig+0x5a>
 8000f4c:	e06b      	b.n	8001026 <HAL_RCC_OscConfig+0x132>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d167      	bne.n	8001026 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	f000 fb85 	bl	8001666 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	2380      	movs	r3, #128	; 0x80
 8000f62:	025b      	lsls	r3, r3, #9
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d107      	bne.n	8000f78 <HAL_RCC_OscConfig+0x84>
 8000f68:	4bb7      	ldr	r3, [pc, #732]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4bb6      	ldr	r3, [pc, #728]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f6e:	2180      	movs	r1, #128	; 0x80
 8000f70:	0249      	lsls	r1, r1, #9
 8000f72:	430a      	orrs	r2, r1
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	e027      	b.n	8000fc8 <HAL_RCC_OscConfig+0xd4>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685a      	ldr	r2, [r3, #4]
 8000f7c:	23a0      	movs	r3, #160	; 0xa0
 8000f7e:	02db      	lsls	r3, r3, #11
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d10e      	bne.n	8000fa2 <HAL_RCC_OscConfig+0xae>
 8000f84:	4bb0      	ldr	r3, [pc, #704]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4baf      	ldr	r3, [pc, #700]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f8a:	2180      	movs	r1, #128	; 0x80
 8000f8c:	02c9      	lsls	r1, r1, #11
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	4bad      	ldr	r3, [pc, #692]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	4bac      	ldr	r3, [pc, #688]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000f98:	2180      	movs	r1, #128	; 0x80
 8000f9a:	0249      	lsls	r1, r1, #9
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	e012      	b.n	8000fc8 <HAL_RCC_OscConfig+0xd4>
 8000fa2:	4ba9      	ldr	r3, [pc, #676]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	4ba8      	ldr	r3, [pc, #672]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000fa8:	49a8      	ldr	r1, [pc, #672]	; (800124c <HAL_RCC_OscConfig+0x358>)
 8000faa:	400a      	ands	r2, r1
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	4ba6      	ldr	r3, [pc, #664]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	2380      	movs	r3, #128	; 0x80
 8000fb4:	025b      	lsls	r3, r3, #9
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	4ba2      	ldr	r3, [pc, #648]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4ba1      	ldr	r3, [pc, #644]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000fc2:	49a3      	ldr	r1, [pc, #652]	; (8001250 <HAL_RCC_OscConfig+0x35c>)
 8000fc4:	400a      	ands	r2, r1
 8000fc6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d015      	beq.n	8000ffc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fc32 	bl	8000838 <HAL_GetTick>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000fd8:	e009      	b.n	8000fee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fda:	f7ff fc2d 	bl	8000838 <HAL_GetTick>
 8000fde:	0002      	movs	r2, r0
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	2b64      	cmp	r3, #100	; 0x64
 8000fe6:	d902      	bls.n	8000fee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	f000 fb3c 	bl	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000fee:	4b96      	ldr	r3, [pc, #600]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	2380      	movs	r3, #128	; 0x80
 8000ff4:	029b      	lsls	r3, r3, #10
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d0ef      	beq.n	8000fda <HAL_RCC_OscConfig+0xe6>
 8000ffa:	e015      	b.n	8001028 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffc:	f7ff fc1c 	bl	8000838 <HAL_GetTick>
 8001000:	0003      	movs	r3, r0
 8001002:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001006:	f7ff fc17 	bl	8000838 <HAL_GetTick>
 800100a:	0002      	movs	r2, r0
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b64      	cmp	r3, #100	; 0x64
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e326      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001018:	4b8b      	ldr	r3, [pc, #556]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	2380      	movs	r3, #128	; 0x80
 800101e:	029b      	lsls	r3, r3, #10
 8001020:	4013      	ands	r3, r2
 8001022:	d1f0      	bne.n	8001006 <HAL_RCC_OscConfig+0x112>
 8001024:	e000      	b.n	8001028 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001026:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2202      	movs	r2, #2
 800102e:	4013      	ands	r3, r2
 8001030:	d100      	bne.n	8001034 <HAL_RCC_OscConfig+0x140>
 8001032:	e08b      	b.n	800114c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800103a:	6a3b      	ldr	r3, [r7, #32]
 800103c:	2b04      	cmp	r3, #4
 800103e:	d005      	beq.n	800104c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001040:	6a3b      	ldr	r3, [r7, #32]
 8001042:	2b0c      	cmp	r3, #12
 8001044:	d13e      	bne.n	80010c4 <HAL_RCC_OscConfig+0x1d0>
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d13b      	bne.n	80010c4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800104c:	4b7e      	ldr	r3, [pc, #504]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2204      	movs	r2, #4
 8001052:	4013      	ands	r3, r2
 8001054:	d004      	beq.n	8001060 <HAL_RCC_OscConfig+0x16c>
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	e302      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001060:	4b79      	ldr	r3, [pc, #484]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	4a7b      	ldr	r2, [pc, #492]	; (8001254 <HAL_RCC_OscConfig+0x360>)
 8001066:	4013      	ands	r3, r2
 8001068:	0019      	movs	r1, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	691b      	ldr	r3, [r3, #16]
 800106e:	021a      	lsls	r2, r3, #8
 8001070:	4b75      	ldr	r3, [pc, #468]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001072:	430a      	orrs	r2, r1
 8001074:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001076:	4b74      	ldr	r3, [pc, #464]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2209      	movs	r2, #9
 800107c:	4393      	bics	r3, r2
 800107e:	0019      	movs	r1, r3
 8001080:	4b71      	ldr	r3, [pc, #452]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001082:	697a      	ldr	r2, [r7, #20]
 8001084:	430a      	orrs	r2, r1
 8001086:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001088:	f000 fc40 	bl	800190c <HAL_RCC_GetSysClockFreq>
 800108c:	0001      	movs	r1, r0
 800108e:	4b6e      	ldr	r3, [pc, #440]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	091b      	lsrs	r3, r3, #4
 8001094:	220f      	movs	r2, #15
 8001096:	4013      	ands	r3, r2
 8001098:	4a6f      	ldr	r2, [pc, #444]	; (8001258 <HAL_RCC_OscConfig+0x364>)
 800109a:	5cd3      	ldrb	r3, [r2, r3]
 800109c:	000a      	movs	r2, r1
 800109e:	40da      	lsrs	r2, r3
 80010a0:	4b6e      	ldr	r3, [pc, #440]	; (800125c <HAL_RCC_OscConfig+0x368>)
 80010a2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80010a4:	4b6e      	ldr	r3, [pc, #440]	; (8001260 <HAL_RCC_OscConfig+0x36c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2513      	movs	r5, #19
 80010aa:	197c      	adds	r4, r7, r5
 80010ac:	0018      	movs	r0, r3
 80010ae:	f7ff fb7d 	bl	80007ac <HAL_InitTick>
 80010b2:	0003      	movs	r3, r0
 80010b4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80010b6:	197b      	adds	r3, r7, r5
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d046      	beq.n	800114c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80010be:	197b      	adds	r3, r7, r5
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	e2d0      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d027      	beq.n	800111a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80010ca:	4b5f      	ldr	r3, [pc, #380]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2209      	movs	r2, #9
 80010d0:	4393      	bics	r3, r2
 80010d2:	0019      	movs	r1, r3
 80010d4:	4b5c      	ldr	r3, [pc, #368]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 80010d6:	697a      	ldr	r2, [r7, #20]
 80010d8:	430a      	orrs	r2, r1
 80010da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010dc:	f7ff fbac 	bl	8000838 <HAL_GetTick>
 80010e0:	0003      	movs	r3, r0
 80010e2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80010e4:	e008      	b.n	80010f8 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010e6:	f7ff fba7 	bl	8000838 <HAL_GetTick>
 80010ea:	0002      	movs	r2, r0
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e2b6      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80010f8:	4b53      	ldr	r3, [pc, #332]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2204      	movs	r2, #4
 80010fe:	4013      	ands	r3, r2
 8001100:	d0f1      	beq.n	80010e6 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001102:	4b51      	ldr	r3, [pc, #324]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	4a53      	ldr	r2, [pc, #332]	; (8001254 <HAL_RCC_OscConfig+0x360>)
 8001108:	4013      	ands	r3, r2
 800110a:	0019      	movs	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	691b      	ldr	r3, [r3, #16]
 8001110:	021a      	lsls	r2, r3, #8
 8001112:	4b4d      	ldr	r3, [pc, #308]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001114:	430a      	orrs	r2, r1
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	e018      	b.n	800114c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800111a:	4b4b      	ldr	r3, [pc, #300]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	4b4a      	ldr	r3, [pc, #296]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001120:	2101      	movs	r1, #1
 8001122:	438a      	bics	r2, r1
 8001124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001126:	f7ff fb87 	bl	8000838 <HAL_GetTick>
 800112a:	0003      	movs	r3, r0
 800112c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800112e:	e008      	b.n	8001142 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001130:	f7ff fb82 	bl	8000838 <HAL_GetTick>
 8001134:	0002      	movs	r2, r0
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	2b02      	cmp	r3, #2
 800113c:	d901      	bls.n	8001142 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800113e:	2303      	movs	r3, #3
 8001140:	e291      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001142:	4b41      	ldr	r3, [pc, #260]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2204      	movs	r2, #4
 8001148:	4013      	ands	r3, r2
 800114a:	d1f1      	bne.n	8001130 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2210      	movs	r2, #16
 8001152:	4013      	ands	r3, r2
 8001154:	d100      	bne.n	8001158 <HAL_RCC_OscConfig+0x264>
 8001156:	e0a1      	b.n	800129c <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001158:	6a3b      	ldr	r3, [r7, #32]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d140      	bne.n	80011e0 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800115e:	4b3a      	ldr	r3, [pc, #232]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	2380      	movs	r3, #128	; 0x80
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	4013      	ands	r3, r2
 8001168:	d005      	beq.n	8001176 <HAL_RCC_OscConfig+0x282>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e277      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001176:	4b34      	ldr	r3, [pc, #208]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	4a3a      	ldr	r2, [pc, #232]	; (8001264 <HAL_RCC_OscConfig+0x370>)
 800117c:	4013      	ands	r3, r2
 800117e:	0019      	movs	r1, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001184:	4b30      	ldr	r3, [pc, #192]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001186:	430a      	orrs	r2, r1
 8001188:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800118a:	4b2f      	ldr	r3, [pc, #188]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	021b      	lsls	r3, r3, #8
 8001190:	0a19      	lsrs	r1, r3, #8
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6a1b      	ldr	r3, [r3, #32]
 8001196:	061a      	lsls	r2, r3, #24
 8001198:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 800119a:	430a      	orrs	r2, r1
 800119c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a2:	0b5b      	lsrs	r3, r3, #13
 80011a4:	3301      	adds	r3, #1
 80011a6:	2280      	movs	r2, #128	; 0x80
 80011a8:	0212      	lsls	r2, r2, #8
 80011aa:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80011ac:	4b26      	ldr	r3, [pc, #152]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	091b      	lsrs	r3, r3, #4
 80011b2:	210f      	movs	r1, #15
 80011b4:	400b      	ands	r3, r1
 80011b6:	4928      	ldr	r1, [pc, #160]	; (8001258 <HAL_RCC_OscConfig+0x364>)
 80011b8:	5ccb      	ldrb	r3, [r1, r3]
 80011ba:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80011bc:	4b27      	ldr	r3, [pc, #156]	; (800125c <HAL_RCC_OscConfig+0x368>)
 80011be:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80011c0:	4b27      	ldr	r3, [pc, #156]	; (8001260 <HAL_RCC_OscConfig+0x36c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2513      	movs	r5, #19
 80011c6:	197c      	adds	r4, r7, r5
 80011c8:	0018      	movs	r0, r3
 80011ca:	f7ff faef 	bl	80007ac <HAL_InitTick>
 80011ce:	0003      	movs	r3, r0
 80011d0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80011d2:	197b      	adds	r3, r7, r5
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d060      	beq.n	800129c <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80011da:	197b      	adds	r3, r7, r5
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	e242      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	69db      	ldr	r3, [r3, #28]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d03f      	beq.n	8001268 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80011e8:	4b17      	ldr	r3, [pc, #92]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4b16      	ldr	r3, [pc, #88]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 80011ee:	2180      	movs	r1, #128	; 0x80
 80011f0:	0049      	lsls	r1, r1, #1
 80011f2:	430a      	orrs	r2, r1
 80011f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f6:	f7ff fb1f 	bl	8000838 <HAL_GetTick>
 80011fa:	0003      	movs	r3, r0
 80011fc:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001200:	f7ff fb1a 	bl	8000838 <HAL_GetTick>
 8001204:	0002      	movs	r2, r0
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b02      	cmp	r3, #2
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e229      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001212:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	2380      	movs	r3, #128	; 0x80
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4013      	ands	r3, r2
 800121c:	d0f0      	beq.n	8001200 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	4a10      	ldr	r2, [pc, #64]	; (8001264 <HAL_RCC_OscConfig+0x370>)
 8001224:	4013      	ands	r3, r2
 8001226:	0019      	movs	r1, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 800122e:	430a      	orrs	r2, r1
 8001230:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001232:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	021b      	lsls	r3, r3, #8
 8001238:	0a19      	lsrs	r1, r3, #8
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6a1b      	ldr	r3, [r3, #32]
 800123e:	061a      	lsls	r2, r3, #24
 8001240:	4b01      	ldr	r3, [pc, #4]	; (8001248 <HAL_RCC_OscConfig+0x354>)
 8001242:	430a      	orrs	r2, r1
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	e029      	b.n	800129c <HAL_RCC_OscConfig+0x3a8>
 8001248:	40021000 	.word	0x40021000
 800124c:	fffeffff 	.word	0xfffeffff
 8001250:	fffbffff 	.word	0xfffbffff
 8001254:	ffffe0ff 	.word	0xffffe0ff
 8001258:	08001de4 	.word	0x08001de4
 800125c:	20000000 	.word	0x20000000
 8001260:	20000004 	.word	0x20000004
 8001264:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001268:	4bbd      	ldr	r3, [pc, #756]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4bbc      	ldr	r3, [pc, #752]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800126e:	49bd      	ldr	r1, [pc, #756]	; (8001564 <HAL_RCC_OscConfig+0x670>)
 8001270:	400a      	ands	r2, r1
 8001272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001274:	f7ff fae0 	bl	8000838 <HAL_GetTick>
 8001278:	0003      	movs	r3, r0
 800127a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800127e:	f7ff fadb 	bl	8000838 <HAL_GetTick>
 8001282:	0002      	movs	r2, r0
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e1ea      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001290:	4bb3      	ldr	r3, [pc, #716]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	2380      	movs	r3, #128	; 0x80
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	4013      	ands	r3, r2
 800129a:	d1f0      	bne.n	800127e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2208      	movs	r2, #8
 80012a2:	4013      	ands	r3, r2
 80012a4:	d036      	beq.n	8001314 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d019      	beq.n	80012e2 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012ae:	4bac      	ldr	r3, [pc, #688]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80012b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012b2:	4bab      	ldr	r3, [pc, #684]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80012b4:	2101      	movs	r1, #1
 80012b6:	430a      	orrs	r2, r1
 80012b8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ba:	f7ff fabd 	bl	8000838 <HAL_GetTick>
 80012be:	0003      	movs	r3, r0
 80012c0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012c4:	f7ff fab8 	bl	8000838 <HAL_GetTick>
 80012c8:	0002      	movs	r2, r0
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e1c7      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80012d6:	4ba2      	ldr	r3, [pc, #648]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80012d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012da:	2202      	movs	r2, #2
 80012dc:	4013      	ands	r3, r2
 80012de:	d0f1      	beq.n	80012c4 <HAL_RCC_OscConfig+0x3d0>
 80012e0:	e018      	b.n	8001314 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012e2:	4b9f      	ldr	r3, [pc, #636]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80012e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012e6:	4b9e      	ldr	r3, [pc, #632]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80012e8:	2101      	movs	r1, #1
 80012ea:	438a      	bics	r2, r1
 80012ec:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ee:	f7ff faa3 	bl	8000838 <HAL_GetTick>
 80012f2:	0003      	movs	r3, r0
 80012f4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012f8:	f7ff fa9e 	bl	8000838 <HAL_GetTick>
 80012fc:	0002      	movs	r2, r0
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e1ad      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800130a:	4b95      	ldr	r3, [pc, #596]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800130c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800130e:	2202      	movs	r2, #2
 8001310:	4013      	ands	r3, r2
 8001312:	d1f1      	bne.n	80012f8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2204      	movs	r2, #4
 800131a:	4013      	ands	r3, r2
 800131c:	d100      	bne.n	8001320 <HAL_RCC_OscConfig+0x42c>
 800131e:	e0ae      	b.n	800147e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001320:	2027      	movs	r0, #39	; 0x27
 8001322:	183b      	adds	r3, r7, r0
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001328:	4b8d      	ldr	r3, [pc, #564]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800132a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800132c:	2380      	movs	r3, #128	; 0x80
 800132e:	055b      	lsls	r3, r3, #21
 8001330:	4013      	ands	r3, r2
 8001332:	d109      	bne.n	8001348 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001334:	4b8a      	ldr	r3, [pc, #552]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001336:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001338:	4b89      	ldr	r3, [pc, #548]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800133a:	2180      	movs	r1, #128	; 0x80
 800133c:	0549      	lsls	r1, r1, #21
 800133e:	430a      	orrs	r2, r1
 8001340:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001342:	183b      	adds	r3, r7, r0
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001348:	4b87      	ldr	r3, [pc, #540]	; (8001568 <HAL_RCC_OscConfig+0x674>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	2380      	movs	r3, #128	; 0x80
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	4013      	ands	r3, r2
 8001352:	d11a      	bne.n	800138a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001354:	4b84      	ldr	r3, [pc, #528]	; (8001568 <HAL_RCC_OscConfig+0x674>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4b83      	ldr	r3, [pc, #524]	; (8001568 <HAL_RCC_OscConfig+0x674>)
 800135a:	2180      	movs	r1, #128	; 0x80
 800135c:	0049      	lsls	r1, r1, #1
 800135e:	430a      	orrs	r2, r1
 8001360:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001362:	f7ff fa69 	bl	8000838 <HAL_GetTick>
 8001366:	0003      	movs	r3, r0
 8001368:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800136c:	f7ff fa64 	bl	8000838 <HAL_GetTick>
 8001370:	0002      	movs	r2, r0
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b64      	cmp	r3, #100	; 0x64
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e173      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800137e:	4b7a      	ldr	r3, [pc, #488]	; (8001568 <HAL_RCC_OscConfig+0x674>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	2380      	movs	r3, #128	; 0x80
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	4013      	ands	r3, r2
 8001388:	d0f0      	beq.n	800136c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	689a      	ldr	r2, [r3, #8]
 800138e:	2380      	movs	r3, #128	; 0x80
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	429a      	cmp	r2, r3
 8001394:	d107      	bne.n	80013a6 <HAL_RCC_OscConfig+0x4b2>
 8001396:	4b72      	ldr	r3, [pc, #456]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001398:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800139a:	4b71      	ldr	r3, [pc, #452]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800139c:	2180      	movs	r1, #128	; 0x80
 800139e:	0049      	lsls	r1, r1, #1
 80013a0:	430a      	orrs	r2, r1
 80013a2:	651a      	str	r2, [r3, #80]	; 0x50
 80013a4:	e031      	b.n	800140a <HAL_RCC_OscConfig+0x516>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d10c      	bne.n	80013c8 <HAL_RCC_OscConfig+0x4d4>
 80013ae:	4b6c      	ldr	r3, [pc, #432]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013b2:	4b6b      	ldr	r3, [pc, #428]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013b4:	496b      	ldr	r1, [pc, #428]	; (8001564 <HAL_RCC_OscConfig+0x670>)
 80013b6:	400a      	ands	r2, r1
 80013b8:	651a      	str	r2, [r3, #80]	; 0x50
 80013ba:	4b69      	ldr	r3, [pc, #420]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013be:	4b68      	ldr	r3, [pc, #416]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013c0:	496a      	ldr	r1, [pc, #424]	; (800156c <HAL_RCC_OscConfig+0x678>)
 80013c2:	400a      	ands	r2, r1
 80013c4:	651a      	str	r2, [r3, #80]	; 0x50
 80013c6:	e020      	b.n	800140a <HAL_RCC_OscConfig+0x516>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689a      	ldr	r2, [r3, #8]
 80013cc:	23a0      	movs	r3, #160	; 0xa0
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d10e      	bne.n	80013f2 <HAL_RCC_OscConfig+0x4fe>
 80013d4:	4b62      	ldr	r3, [pc, #392]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013d8:	4b61      	ldr	r3, [pc, #388]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013da:	2180      	movs	r1, #128	; 0x80
 80013dc:	00c9      	lsls	r1, r1, #3
 80013de:	430a      	orrs	r2, r1
 80013e0:	651a      	str	r2, [r3, #80]	; 0x50
 80013e2:	4b5f      	ldr	r3, [pc, #380]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013e6:	4b5e      	ldr	r3, [pc, #376]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013e8:	2180      	movs	r1, #128	; 0x80
 80013ea:	0049      	lsls	r1, r1, #1
 80013ec:	430a      	orrs	r2, r1
 80013ee:	651a      	str	r2, [r3, #80]	; 0x50
 80013f0:	e00b      	b.n	800140a <HAL_RCC_OscConfig+0x516>
 80013f2:	4b5b      	ldr	r3, [pc, #364]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013f6:	4b5a      	ldr	r3, [pc, #360]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80013f8:	495a      	ldr	r1, [pc, #360]	; (8001564 <HAL_RCC_OscConfig+0x670>)
 80013fa:	400a      	ands	r2, r1
 80013fc:	651a      	str	r2, [r3, #80]	; 0x50
 80013fe:	4b58      	ldr	r3, [pc, #352]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001400:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001402:	4b57      	ldr	r3, [pc, #348]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001404:	4959      	ldr	r1, [pc, #356]	; (800156c <HAL_RCC_OscConfig+0x678>)
 8001406:	400a      	ands	r2, r1
 8001408:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d015      	beq.n	800143e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001412:	f7ff fa11 	bl	8000838 <HAL_GetTick>
 8001416:	0003      	movs	r3, r0
 8001418:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800141a:	e009      	b.n	8001430 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800141c:	f7ff fa0c 	bl	8000838 <HAL_GetTick>
 8001420:	0002      	movs	r2, r0
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	4a52      	ldr	r2, [pc, #328]	; (8001570 <HAL_RCC_OscConfig+0x67c>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e11a      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001430:	4b4b      	ldr	r3, [pc, #300]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001432:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001434:	2380      	movs	r3, #128	; 0x80
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4013      	ands	r3, r2
 800143a:	d0ef      	beq.n	800141c <HAL_RCC_OscConfig+0x528>
 800143c:	e014      	b.n	8001468 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143e:	f7ff f9fb 	bl	8000838 <HAL_GetTick>
 8001442:	0003      	movs	r3, r0
 8001444:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001446:	e009      	b.n	800145c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001448:	f7ff f9f6 	bl	8000838 <HAL_GetTick>
 800144c:	0002      	movs	r2, r0
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	4a47      	ldr	r2, [pc, #284]	; (8001570 <HAL_RCC_OscConfig+0x67c>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d901      	bls.n	800145c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e104      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800145c:	4b40      	ldr	r3, [pc, #256]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800145e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001460:	2380      	movs	r3, #128	; 0x80
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4013      	ands	r3, r2
 8001466:	d1ef      	bne.n	8001448 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001468:	2327      	movs	r3, #39	; 0x27
 800146a:	18fb      	adds	r3, r7, r3
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d105      	bne.n	800147e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001472:	4b3b      	ldr	r3, [pc, #236]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001474:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001476:	4b3a      	ldr	r3, [pc, #232]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001478:	493e      	ldr	r1, [pc, #248]	; (8001574 <HAL_RCC_OscConfig+0x680>)
 800147a:	400a      	ands	r2, r1
 800147c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2220      	movs	r2, #32
 8001484:	4013      	ands	r3, r2
 8001486:	d049      	beq.n	800151c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d026      	beq.n	80014de <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001490:	4b33      	ldr	r3, [pc, #204]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	4b32      	ldr	r3, [pc, #200]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001496:	2101      	movs	r1, #1
 8001498:	430a      	orrs	r2, r1
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	4b30      	ldr	r3, [pc, #192]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800149e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014a0:	4b2f      	ldr	r3, [pc, #188]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80014a2:	2101      	movs	r1, #1
 80014a4:	430a      	orrs	r2, r1
 80014a6:	635a      	str	r2, [r3, #52]	; 0x34
 80014a8:	4b33      	ldr	r3, [pc, #204]	; (8001578 <HAL_RCC_OscConfig+0x684>)
 80014aa:	6a1a      	ldr	r2, [r3, #32]
 80014ac:	4b32      	ldr	r3, [pc, #200]	; (8001578 <HAL_RCC_OscConfig+0x684>)
 80014ae:	2180      	movs	r1, #128	; 0x80
 80014b0:	0189      	lsls	r1, r1, #6
 80014b2:	430a      	orrs	r2, r1
 80014b4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b6:	f7ff f9bf 	bl	8000838 <HAL_GetTick>
 80014ba:	0003      	movs	r3, r0
 80014bc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80014be:	e008      	b.n	80014d2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014c0:	f7ff f9ba 	bl	8000838 <HAL_GetTick>
 80014c4:	0002      	movs	r2, r0
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e0c9      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80014d2:	4b23      	ldr	r3, [pc, #140]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	2202      	movs	r2, #2
 80014d8:	4013      	ands	r3, r2
 80014da:	d0f1      	beq.n	80014c0 <HAL_RCC_OscConfig+0x5cc>
 80014dc:	e01e      	b.n	800151c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80014de:	4b20      	ldr	r3, [pc, #128]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 80014e4:	2101      	movs	r1, #1
 80014e6:	438a      	bics	r2, r1
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	4b23      	ldr	r3, [pc, #140]	; (8001578 <HAL_RCC_OscConfig+0x684>)
 80014ec:	6a1a      	ldr	r2, [r3, #32]
 80014ee:	4b22      	ldr	r3, [pc, #136]	; (8001578 <HAL_RCC_OscConfig+0x684>)
 80014f0:	4922      	ldr	r1, [pc, #136]	; (800157c <HAL_RCC_OscConfig+0x688>)
 80014f2:	400a      	ands	r2, r1
 80014f4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f6:	f7ff f99f 	bl	8000838 <HAL_GetTick>
 80014fa:	0003      	movs	r3, r0
 80014fc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001500:	f7ff f99a 	bl	8000838 <HAL_GetTick>
 8001504:	0002      	movs	r2, r0
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b02      	cmp	r3, #2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e0a9      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001512:	4b13      	ldr	r3, [pc, #76]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2202      	movs	r2, #2
 8001518:	4013      	ands	r3, r2
 800151a:	d1f1      	bne.n	8001500 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001520:	2b00      	cmp	r3, #0
 8001522:	d100      	bne.n	8001526 <HAL_RCC_OscConfig+0x632>
 8001524:	e09e      	b.n	8001664 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001526:	6a3b      	ldr	r3, [r7, #32]
 8001528:	2b0c      	cmp	r3, #12
 800152a:	d100      	bne.n	800152e <HAL_RCC_OscConfig+0x63a>
 800152c:	e077      	b.n	800161e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001532:	2b02      	cmp	r3, #2
 8001534:	d158      	bne.n	80015e8 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001536:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <HAL_RCC_OscConfig+0x66c>)
 800153c:	4910      	ldr	r1, [pc, #64]	; (8001580 <HAL_RCC_OscConfig+0x68c>)
 800153e:	400a      	ands	r2, r1
 8001540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001542:	f7ff f979 	bl	8000838 <HAL_GetTick>
 8001546:	0003      	movs	r3, r0
 8001548:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800154a:	e01b      	b.n	8001584 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800154c:	f7ff f974 	bl	8000838 <HAL_GetTick>
 8001550:	0002      	movs	r2, r0
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	2b02      	cmp	r3, #2
 8001558:	d914      	bls.n	8001584 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800155a:	2303      	movs	r3, #3
 800155c:	e083      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
 800155e:	46c0      	nop			; (mov r8, r8)
 8001560:	40021000 	.word	0x40021000
 8001564:	fffffeff 	.word	0xfffffeff
 8001568:	40007000 	.word	0x40007000
 800156c:	fffffbff 	.word	0xfffffbff
 8001570:	00001388 	.word	0x00001388
 8001574:	efffffff 	.word	0xefffffff
 8001578:	40010000 	.word	0x40010000
 800157c:	ffffdfff 	.word	0xffffdfff
 8001580:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001584:	4b3a      	ldr	r3, [pc, #232]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	049b      	lsls	r3, r3, #18
 800158c:	4013      	ands	r3, r2
 800158e:	d1dd      	bne.n	800154c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001590:	4b37      	ldr	r3, [pc, #220]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	4a37      	ldr	r2, [pc, #220]	; (8001674 <HAL_RCC_OscConfig+0x780>)
 8001596:	4013      	ands	r3, r2
 8001598:	0019      	movs	r1, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015a8:	431a      	orrs	r2, r3
 80015aa:	4b31      	ldr	r3, [pc, #196]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 80015ac:	430a      	orrs	r2, r1
 80015ae:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015b0:	4b2f      	ldr	r3, [pc, #188]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	4b2e      	ldr	r3, [pc, #184]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 80015b6:	2180      	movs	r1, #128	; 0x80
 80015b8:	0449      	lsls	r1, r1, #17
 80015ba:	430a      	orrs	r2, r1
 80015bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015be:	f7ff f93b 	bl	8000838 <HAL_GetTick>
 80015c2:	0003      	movs	r3, r0
 80015c4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015c8:	f7ff f936 	bl	8000838 <HAL_GetTick>
 80015cc:	0002      	movs	r2, r0
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e045      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80015da:	4b25      	ldr	r3, [pc, #148]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	2380      	movs	r3, #128	; 0x80
 80015e0:	049b      	lsls	r3, r3, #18
 80015e2:	4013      	ands	r3, r2
 80015e4:	d0f0      	beq.n	80015c8 <HAL_RCC_OscConfig+0x6d4>
 80015e6:	e03d      	b.n	8001664 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e8:	4b21      	ldr	r3, [pc, #132]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b20      	ldr	r3, [pc, #128]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 80015ee:	4922      	ldr	r1, [pc, #136]	; (8001678 <HAL_RCC_OscConfig+0x784>)
 80015f0:	400a      	ands	r2, r1
 80015f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff f920 	bl	8000838 <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fe:	f7ff f91b 	bl	8000838 <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e02a      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001610:	4b17      	ldr	r3, [pc, #92]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	2380      	movs	r3, #128	; 0x80
 8001616:	049b      	lsls	r3, r3, #18
 8001618:	4013      	ands	r3, r2
 800161a:	d1f0      	bne.n	80015fe <HAL_RCC_OscConfig+0x70a>
 800161c:	e022      	b.n	8001664 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001622:	2b01      	cmp	r3, #1
 8001624:	d101      	bne.n	800162a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e01d      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800162a:	4b11      	ldr	r3, [pc, #68]	; (8001670 <HAL_RCC_OscConfig+0x77c>)
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001630:	69fa      	ldr	r2, [r7, #28]
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	025b      	lsls	r3, r3, #9
 8001636:	401a      	ands	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163c:	429a      	cmp	r2, r3
 800163e:	d10f      	bne.n	8001660 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001640:	69fa      	ldr	r2, [r7, #28]
 8001642:	23f0      	movs	r3, #240	; 0xf0
 8001644:	039b      	lsls	r3, r3, #14
 8001646:	401a      	ands	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800164c:	429a      	cmp	r2, r3
 800164e:	d107      	bne.n	8001660 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001650:	69fa      	ldr	r2, [r7, #28]
 8001652:	23c0      	movs	r3, #192	; 0xc0
 8001654:	041b      	lsls	r3, r3, #16
 8001656:	401a      	ands	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800165c:	429a      	cmp	r2, r3
 800165e:	d001      	beq.n	8001664 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e000      	b.n	8001666 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	0018      	movs	r0, r3
 8001668:	46bd      	mov	sp, r7
 800166a:	b00a      	add	sp, #40	; 0x28
 800166c:	bdb0      	pop	{r4, r5, r7, pc}
 800166e:	46c0      	nop			; (mov r8, r8)
 8001670:	40021000 	.word	0x40021000
 8001674:	ff02ffff 	.word	0xff02ffff
 8001678:	feffffff 	.word	0xfeffffff

0800167c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800167c:	b5b0      	push	{r4, r5, r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d101      	bne.n	8001690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e128      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001690:	4b96      	ldr	r3, [pc, #600]	; (80018ec <HAL_RCC_ClockConfig+0x270>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2201      	movs	r2, #1
 8001696:	4013      	ands	r3, r2
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d91e      	bls.n	80016dc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169e:	4b93      	ldr	r3, [pc, #588]	; (80018ec <HAL_RCC_ClockConfig+0x270>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2201      	movs	r2, #1
 80016a4:	4393      	bics	r3, r2
 80016a6:	0019      	movs	r1, r3
 80016a8:	4b90      	ldr	r3, [pc, #576]	; (80018ec <HAL_RCC_ClockConfig+0x270>)
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	430a      	orrs	r2, r1
 80016ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016b0:	f7ff f8c2 	bl	8000838 <HAL_GetTick>
 80016b4:	0003      	movs	r3, r0
 80016b6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b8:	e009      	b.n	80016ce <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ba:	f7ff f8bd 	bl	8000838 <HAL_GetTick>
 80016be:	0002      	movs	r2, r0
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	4a8a      	ldr	r2, [pc, #552]	; (80018f0 <HAL_RCC_ClockConfig+0x274>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e109      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ce:	4b87      	ldr	r3, [pc, #540]	; (80018ec <HAL_RCC_ClockConfig+0x270>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2201      	movs	r2, #1
 80016d4:	4013      	ands	r3, r2
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	429a      	cmp	r2, r3
 80016da:	d1ee      	bne.n	80016ba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2202      	movs	r2, #2
 80016e2:	4013      	ands	r3, r2
 80016e4:	d009      	beq.n	80016fa <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016e6:	4b83      	ldr	r3, [pc, #524]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	22f0      	movs	r2, #240	; 0xf0
 80016ec:	4393      	bics	r3, r2
 80016ee:	0019      	movs	r1, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	4b7f      	ldr	r3, [pc, #508]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 80016f6:	430a      	orrs	r2, r1
 80016f8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2201      	movs	r2, #1
 8001700:	4013      	ands	r3, r2
 8001702:	d100      	bne.n	8001706 <HAL_RCC_ClockConfig+0x8a>
 8001704:	e089      	b.n	800181a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b02      	cmp	r3, #2
 800170c:	d107      	bne.n	800171e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800170e:	4b79      	ldr	r3, [pc, #484]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	2380      	movs	r3, #128	; 0x80
 8001714:	029b      	lsls	r3, r3, #10
 8001716:	4013      	ands	r3, r2
 8001718:	d120      	bne.n	800175c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e0e1      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b03      	cmp	r3, #3
 8001724:	d107      	bne.n	8001736 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001726:	4b73      	ldr	r3, [pc, #460]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	049b      	lsls	r3, r3, #18
 800172e:	4013      	ands	r3, r2
 8001730:	d114      	bne.n	800175c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e0d5      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	2b01      	cmp	r3, #1
 800173c:	d106      	bne.n	800174c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800173e:	4b6d      	ldr	r3, [pc, #436]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2204      	movs	r2, #4
 8001744:	4013      	ands	r3, r2
 8001746:	d109      	bne.n	800175c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e0ca      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800174c:	4b69      	ldr	r3, [pc, #420]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	2380      	movs	r3, #128	; 0x80
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4013      	ands	r3, r2
 8001756:	d101      	bne.n	800175c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e0c2      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800175c:	4b65      	ldr	r3, [pc, #404]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	2203      	movs	r2, #3
 8001762:	4393      	bics	r3, r2
 8001764:	0019      	movs	r1, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	4b62      	ldr	r3, [pc, #392]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 800176c:	430a      	orrs	r2, r1
 800176e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001770:	f7ff f862 	bl	8000838 <HAL_GetTick>
 8001774:	0003      	movs	r3, r0
 8001776:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b02      	cmp	r3, #2
 800177e:	d111      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001780:	e009      	b.n	8001796 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001782:	f7ff f859 	bl	8000838 <HAL_GetTick>
 8001786:	0002      	movs	r2, r0
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	4a58      	ldr	r2, [pc, #352]	; (80018f0 <HAL_RCC_ClockConfig+0x274>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e0a5      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001796:	4b57      	ldr	r3, [pc, #348]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	220c      	movs	r2, #12
 800179c:	4013      	ands	r3, r2
 800179e:	2b08      	cmp	r3, #8
 80017a0:	d1ef      	bne.n	8001782 <HAL_RCC_ClockConfig+0x106>
 80017a2:	e03a      	b.n	800181a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	2b03      	cmp	r3, #3
 80017aa:	d111      	bne.n	80017d0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017ac:	e009      	b.n	80017c2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ae:	f7ff f843 	bl	8000838 <HAL_GetTick>
 80017b2:	0002      	movs	r2, r0
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	4a4d      	ldr	r2, [pc, #308]	; (80018f0 <HAL_RCC_ClockConfig+0x274>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e08f      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017c2:	4b4c      	ldr	r3, [pc, #304]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	220c      	movs	r2, #12
 80017c8:	4013      	ands	r3, r2
 80017ca:	2b0c      	cmp	r3, #12
 80017cc:	d1ef      	bne.n	80017ae <HAL_RCC_ClockConfig+0x132>
 80017ce:	e024      	b.n	800181a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d11b      	bne.n	8001810 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017d8:	e009      	b.n	80017ee <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017da:	f7ff f82d 	bl	8000838 <HAL_GetTick>
 80017de:	0002      	movs	r2, r0
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	4a42      	ldr	r2, [pc, #264]	; (80018f0 <HAL_RCC_ClockConfig+0x274>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e079      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ee:	4b41      	ldr	r3, [pc, #260]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	220c      	movs	r2, #12
 80017f4:	4013      	ands	r3, r2
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	d1ef      	bne.n	80017da <HAL_RCC_ClockConfig+0x15e>
 80017fa:	e00e      	b.n	800181a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017fc:	f7ff f81c 	bl	8000838 <HAL_GetTick>
 8001800:	0002      	movs	r2, r0
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	4a3a      	ldr	r2, [pc, #232]	; (80018f0 <HAL_RCC_ClockConfig+0x274>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d901      	bls.n	8001810 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e068      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001810:	4b38      	ldr	r3, [pc, #224]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	220c      	movs	r2, #12
 8001816:	4013      	ands	r3, r2
 8001818:	d1f0      	bne.n	80017fc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800181a:	4b34      	ldr	r3, [pc, #208]	; (80018ec <HAL_RCC_ClockConfig+0x270>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2201      	movs	r2, #1
 8001820:	4013      	ands	r3, r2
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	429a      	cmp	r2, r3
 8001826:	d21e      	bcs.n	8001866 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001828:	4b30      	ldr	r3, [pc, #192]	; (80018ec <HAL_RCC_ClockConfig+0x270>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2201      	movs	r2, #1
 800182e:	4393      	bics	r3, r2
 8001830:	0019      	movs	r1, r3
 8001832:	4b2e      	ldr	r3, [pc, #184]	; (80018ec <HAL_RCC_ClockConfig+0x270>)
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	430a      	orrs	r2, r1
 8001838:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800183a:	f7fe fffd 	bl	8000838 <HAL_GetTick>
 800183e:	0003      	movs	r3, r0
 8001840:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001842:	e009      	b.n	8001858 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001844:	f7fe fff8 	bl	8000838 <HAL_GetTick>
 8001848:	0002      	movs	r2, r0
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	4a28      	ldr	r2, [pc, #160]	; (80018f0 <HAL_RCC_ClockConfig+0x274>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d901      	bls.n	8001858 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e044      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001858:	4b24      	ldr	r3, [pc, #144]	; (80018ec <HAL_RCC_ClockConfig+0x270>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2201      	movs	r2, #1
 800185e:	4013      	ands	r3, r2
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	d1ee      	bne.n	8001844 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2204      	movs	r2, #4
 800186c:	4013      	ands	r3, r2
 800186e:	d009      	beq.n	8001884 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001870:	4b20      	ldr	r3, [pc, #128]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	4a20      	ldr	r2, [pc, #128]	; (80018f8 <HAL_RCC_ClockConfig+0x27c>)
 8001876:	4013      	ands	r3, r2
 8001878:	0019      	movs	r1, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68da      	ldr	r2, [r3, #12]
 800187e:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 8001880:	430a      	orrs	r2, r1
 8001882:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2208      	movs	r2, #8
 800188a:	4013      	ands	r3, r2
 800188c:	d00a      	beq.n	80018a4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800188e:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	4a1a      	ldr	r2, [pc, #104]	; (80018fc <HAL_RCC_ClockConfig+0x280>)
 8001894:	4013      	ands	r3, r2
 8001896:	0019      	movs	r1, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	00da      	lsls	r2, r3, #3
 800189e:	4b15      	ldr	r3, [pc, #84]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 80018a0:	430a      	orrs	r2, r1
 80018a2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018a4:	f000 f832 	bl	800190c <HAL_RCC_GetSysClockFreq>
 80018a8:	0001      	movs	r1, r0
 80018aa:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <HAL_RCC_ClockConfig+0x278>)
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	091b      	lsrs	r3, r3, #4
 80018b0:	220f      	movs	r2, #15
 80018b2:	4013      	ands	r3, r2
 80018b4:	4a12      	ldr	r2, [pc, #72]	; (8001900 <HAL_RCC_ClockConfig+0x284>)
 80018b6:	5cd3      	ldrb	r3, [r2, r3]
 80018b8:	000a      	movs	r2, r1
 80018ba:	40da      	lsrs	r2, r3
 80018bc:	4b11      	ldr	r3, [pc, #68]	; (8001904 <HAL_RCC_ClockConfig+0x288>)
 80018be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80018c0:	4b11      	ldr	r3, [pc, #68]	; (8001908 <HAL_RCC_ClockConfig+0x28c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	250b      	movs	r5, #11
 80018c6:	197c      	adds	r4, r7, r5
 80018c8:	0018      	movs	r0, r3
 80018ca:	f7fe ff6f 	bl	80007ac <HAL_InitTick>
 80018ce:	0003      	movs	r3, r0
 80018d0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80018d2:	197b      	adds	r3, r7, r5
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d002      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80018da:	197b      	adds	r3, r7, r5
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	e000      	b.n	80018e2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	0018      	movs	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b004      	add	sp, #16
 80018e8:	bdb0      	pop	{r4, r5, r7, pc}
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	40022000 	.word	0x40022000
 80018f0:	00001388 	.word	0x00001388
 80018f4:	40021000 	.word	0x40021000
 80018f8:	fffff8ff 	.word	0xfffff8ff
 80018fc:	ffffc7ff 	.word	0xffffc7ff
 8001900:	08001de4 	.word	0x08001de4
 8001904:	20000000 	.word	0x20000000
 8001908:	20000004 	.word	0x20000004

0800190c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800190c:	b5b0      	push	{r4, r5, r7, lr}
 800190e:	b08e      	sub	sp, #56	; 0x38
 8001910:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001912:	4b4c      	ldr	r3, [pc, #304]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x138>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001918:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800191a:	230c      	movs	r3, #12
 800191c:	4013      	ands	r3, r2
 800191e:	2b0c      	cmp	r3, #12
 8001920:	d014      	beq.n	800194c <HAL_RCC_GetSysClockFreq+0x40>
 8001922:	d900      	bls.n	8001926 <HAL_RCC_GetSysClockFreq+0x1a>
 8001924:	e07b      	b.n	8001a1e <HAL_RCC_GetSysClockFreq+0x112>
 8001926:	2b04      	cmp	r3, #4
 8001928:	d002      	beq.n	8001930 <HAL_RCC_GetSysClockFreq+0x24>
 800192a:	2b08      	cmp	r3, #8
 800192c:	d00b      	beq.n	8001946 <HAL_RCC_GetSysClockFreq+0x3a>
 800192e:	e076      	b.n	8001a1e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001930:	4b44      	ldr	r3, [pc, #272]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x138>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2210      	movs	r2, #16
 8001936:	4013      	ands	r3, r2
 8001938:	d002      	beq.n	8001940 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800193a:	4b43      	ldr	r3, [pc, #268]	; (8001a48 <HAL_RCC_GetSysClockFreq+0x13c>)
 800193c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800193e:	e07c      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001940:	4b42      	ldr	r3, [pc, #264]	; (8001a4c <HAL_RCC_GetSysClockFreq+0x140>)
 8001942:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001944:	e079      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001946:	4b42      	ldr	r3, [pc, #264]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x144>)
 8001948:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800194a:	e076      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800194c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800194e:	0c9a      	lsrs	r2, r3, #18
 8001950:	230f      	movs	r3, #15
 8001952:	401a      	ands	r2, r3
 8001954:	4b3f      	ldr	r3, [pc, #252]	; (8001a54 <HAL_RCC_GetSysClockFreq+0x148>)
 8001956:	5c9b      	ldrb	r3, [r3, r2]
 8001958:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800195a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800195c:	0d9a      	lsrs	r2, r3, #22
 800195e:	2303      	movs	r3, #3
 8001960:	4013      	ands	r3, r2
 8001962:	3301      	adds	r3, #1
 8001964:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001966:	4b37      	ldr	r3, [pc, #220]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x138>)
 8001968:	68da      	ldr	r2, [r3, #12]
 800196a:	2380      	movs	r3, #128	; 0x80
 800196c:	025b      	lsls	r3, r3, #9
 800196e:	4013      	ands	r3, r2
 8001970:	d01a      	beq.n	80019a8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001974:	61bb      	str	r3, [r7, #24]
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
 800197a:	4a35      	ldr	r2, [pc, #212]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x144>)
 800197c:	2300      	movs	r3, #0
 800197e:	69b8      	ldr	r0, [r7, #24]
 8001980:	69f9      	ldr	r1, [r7, #28]
 8001982:	f7fe fc6d 	bl	8000260 <__aeabi_lmul>
 8001986:	0002      	movs	r2, r0
 8001988:	000b      	movs	r3, r1
 800198a:	0010      	movs	r0, r2
 800198c:	0019      	movs	r1, r3
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	613b      	str	r3, [r7, #16]
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	f7fe fc41 	bl	8000220 <__aeabi_uldivmod>
 800199e:	0002      	movs	r2, r0
 80019a0:	000b      	movs	r3, r1
 80019a2:	0013      	movs	r3, r2
 80019a4:	637b      	str	r3, [r7, #52]	; 0x34
 80019a6:	e037      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80019a8:	4b26      	ldr	r3, [pc, #152]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x138>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2210      	movs	r2, #16
 80019ae:	4013      	ands	r3, r2
 80019b0:	d01a      	beq.n	80019e8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80019b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	2300      	movs	r3, #0
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	4a23      	ldr	r2, [pc, #140]	; (8001a48 <HAL_RCC_GetSysClockFreq+0x13c>)
 80019bc:	2300      	movs	r3, #0
 80019be:	68b8      	ldr	r0, [r7, #8]
 80019c0:	68f9      	ldr	r1, [r7, #12]
 80019c2:	f7fe fc4d 	bl	8000260 <__aeabi_lmul>
 80019c6:	0002      	movs	r2, r0
 80019c8:	000b      	movs	r3, r1
 80019ca:	0010      	movs	r0, r2
 80019cc:	0019      	movs	r1, r3
 80019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d0:	603b      	str	r3, [r7, #0]
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f7fe fc21 	bl	8000220 <__aeabi_uldivmod>
 80019de:	0002      	movs	r2, r0
 80019e0:	000b      	movs	r3, r1
 80019e2:	0013      	movs	r3, r2
 80019e4:	637b      	str	r3, [r7, #52]	; 0x34
 80019e6:	e017      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80019e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ea:	0018      	movs	r0, r3
 80019ec:	2300      	movs	r3, #0
 80019ee:	0019      	movs	r1, r3
 80019f0:	4a16      	ldr	r2, [pc, #88]	; (8001a4c <HAL_RCC_GetSysClockFreq+0x140>)
 80019f2:	2300      	movs	r3, #0
 80019f4:	f7fe fc34 	bl	8000260 <__aeabi_lmul>
 80019f8:	0002      	movs	r2, r0
 80019fa:	000b      	movs	r3, r1
 80019fc:	0010      	movs	r0, r2
 80019fe:	0019      	movs	r1, r3
 8001a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a02:	001c      	movs	r4, r3
 8001a04:	2300      	movs	r3, #0
 8001a06:	001d      	movs	r5, r3
 8001a08:	0022      	movs	r2, r4
 8001a0a:	002b      	movs	r3, r5
 8001a0c:	f7fe fc08 	bl	8000220 <__aeabi_uldivmod>
 8001a10:	0002      	movs	r2, r0
 8001a12:	000b      	movs	r3, r1
 8001a14:	0013      	movs	r3, r2
 8001a16:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a1a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a1c:	e00d      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001a1e:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	0b5b      	lsrs	r3, r3, #13
 8001a24:	2207      	movs	r2, #7
 8001a26:	4013      	ands	r3, r2
 8001a28:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001a2a:	6a3b      	ldr	r3, [r7, #32]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	2280      	movs	r2, #128	; 0x80
 8001a30:	0212      	lsls	r2, r2, #8
 8001a32:	409a      	lsls	r2, r3
 8001a34:	0013      	movs	r3, r2
 8001a36:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a38:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	b00e      	add	sp, #56	; 0x38
 8001a42:	bdb0      	pop	{r4, r5, r7, pc}
 8001a44:	40021000 	.word	0x40021000
 8001a48:	003d0900 	.word	0x003d0900
 8001a4c:	00f42400 	.word	0x00f42400
 8001a50:	007a1200 	.word	0x007a1200
 8001a54:	08001df4 	.word	0x08001df4

08001a58 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001a60:	2017      	movs	r0, #23
 8001a62:	183b      	adds	r3, r7, r0
 8001a64:	2200      	movs	r2, #0
 8001a66:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2220      	movs	r2, #32
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d100      	bne.n	8001a74 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001a72:	e0c7      	b.n	8001c04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a74:	4b93      	ldr	r3, [pc, #588]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001a76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	055b      	lsls	r3, r3, #21
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d109      	bne.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a80:	4b90      	ldr	r3, [pc, #576]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001a82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a84:	4b8f      	ldr	r3, [pc, #572]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001a86:	2180      	movs	r1, #128	; 0x80
 8001a88:	0549      	lsls	r1, r1, #21
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001a8e:	183b      	adds	r3, r7, r0
 8001a90:	2201      	movs	r2, #1
 8001a92:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a94:	4b8c      	ldr	r3, [pc, #560]	; (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	2380      	movs	r3, #128	; 0x80
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d11a      	bne.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aa0:	4b89      	ldr	r3, [pc, #548]	; (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4b88      	ldr	r3, [pc, #544]	; (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8001aa6:	2180      	movs	r1, #128	; 0x80
 8001aa8:	0049      	lsls	r1, r1, #1
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aae:	f7fe fec3 	bl	8000838 <HAL_GetTick>
 8001ab2:	0003      	movs	r3, r0
 8001ab4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab6:	e008      	b.n	8001aca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ab8:	f7fe febe 	bl	8000838 <HAL_GetTick>
 8001abc:	0002      	movs	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b64      	cmp	r3, #100	; 0x64
 8001ac4:	d901      	bls.n	8001aca <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e0f7      	b.n	8001cba <HAL_RCCEx_PeriphCLKConfig+0x262>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aca:	4b7f      	ldr	r3, [pc, #508]	; (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	2380      	movs	r3, #128	; 0x80
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d0f0      	beq.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001ad6:	4b7b      	ldr	r3, [pc, #492]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	23c0      	movs	r3, #192	; 0xc0
 8001adc:	039b      	lsls	r3, r3, #14
 8001ade:	4013      	ands	r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685a      	ldr	r2, [r3, #4]
 8001ae6:	23c0      	movs	r3, #192	; 0xc0
 8001ae8:	039b      	lsls	r3, r3, #14
 8001aea:	4013      	ands	r3, r2
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d013      	beq.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685a      	ldr	r2, [r3, #4]
 8001af6:	23c0      	movs	r3, #192	; 0xc0
 8001af8:	029b      	lsls	r3, r3, #10
 8001afa:	401a      	ands	r2, r3
 8001afc:	23c0      	movs	r3, #192	; 0xc0
 8001afe:	029b      	lsls	r3, r3, #10
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d10a      	bne.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001b04:	4b6f      	ldr	r3, [pc, #444]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	2380      	movs	r3, #128	; 0x80
 8001b0a:	029b      	lsls	r3, r3, #10
 8001b0c:	401a      	ands	r2, r3
 8001b0e:	2380      	movs	r3, #128	; 0x80
 8001b10:	029b      	lsls	r3, r3, #10
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d101      	bne.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e0cf      	b.n	8001cba <HAL_RCCEx_PeriphCLKConfig+0x262>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001b1a:	4b6a      	ldr	r3, [pc, #424]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b1e:	23c0      	movs	r3, #192	; 0xc0
 8001b20:	029b      	lsls	r3, r3, #10
 8001b22:	4013      	ands	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d03b      	beq.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685a      	ldr	r2, [r3, #4]
 8001b30:	23c0      	movs	r3, #192	; 0xc0
 8001b32:	029b      	lsls	r3, r3, #10
 8001b34:	4013      	ands	r3, r2
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d033      	beq.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2220      	movs	r2, #32
 8001b42:	4013      	ands	r3, r2
 8001b44:	d02e      	beq.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001b46:	4b5f      	ldr	r3, [pc, #380]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b4a:	4a60      	ldr	r2, [pc, #384]	; (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b50:	4b5c      	ldr	r3, [pc, #368]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b54:	4b5b      	ldr	r3, [pc, #364]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b56:	2180      	movs	r1, #128	; 0x80
 8001b58:	0309      	lsls	r1, r1, #12
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b5e:	4b59      	ldr	r3, [pc, #356]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b62:	4b58      	ldr	r3, [pc, #352]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b64:	495a      	ldr	r1, [pc, #360]	; (8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8001b66:	400a      	ands	r2, r1
 8001b68:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001b6a:	4b56      	ldr	r3, [pc, #344]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b6c:	68fa      	ldr	r2, [r7, #12]
 8001b6e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001b70:	68fa      	ldr	r2, [r7, #12]
 8001b72:	2380      	movs	r3, #128	; 0x80
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	4013      	ands	r3, r2
 8001b78:	d014      	beq.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7a:	f7fe fe5d 	bl	8000838 <HAL_GetTick>
 8001b7e:	0003      	movs	r3, r0
 8001b80:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b82:	e009      	b.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b84:	f7fe fe58 	bl	8000838 <HAL_GetTick>
 8001b88:	0002      	movs	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	4a51      	ldr	r2, [pc, #324]	; (8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e090      	b.n	8001cba <HAL_RCCEx_PeriphCLKConfig+0x262>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b98:	4b4a      	ldr	r3, [pc, #296]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001b9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d0ef      	beq.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2220      	movs	r2, #32
 8001baa:	4013      	ands	r3, r2
 8001bac:	d01f      	beq.n	8001bee <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	23c0      	movs	r3, #192	; 0xc0
 8001bb4:	029b      	lsls	r3, r3, #10
 8001bb6:	401a      	ands	r2, r3
 8001bb8:	23c0      	movs	r3, #192	; 0xc0
 8001bba:	029b      	lsls	r3, r3, #10
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d10c      	bne.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x182>
 8001bc0:	4b40      	ldr	r3, [pc, #256]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a44      	ldr	r2, [pc, #272]	; (8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	0019      	movs	r1, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685a      	ldr	r2, [r3, #4]
 8001bce:	23c0      	movs	r3, #192	; 0xc0
 8001bd0:	039b      	lsls	r3, r3, #14
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	4b3b      	ldr	r3, [pc, #236]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	4b3a      	ldr	r3, [pc, #232]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001bdc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	23c0      	movs	r3, #192	; 0xc0
 8001be4:	029b      	lsls	r3, r3, #10
 8001be6:	401a      	ands	r2, r3
 8001be8:	4b36      	ldr	r3, [pc, #216]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001bea:	430a      	orrs	r2, r1
 8001bec:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bee:	2317      	movs	r3, #23
 8001bf0:	18fb      	adds	r3, r7, r3
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d105      	bne.n	8001c04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bf8:	4b32      	ldr	r3, [pc, #200]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001bfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bfc:	4b31      	ldr	r3, [pc, #196]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001bfe:	4937      	ldr	r1, [pc, #220]	; (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001c00:	400a      	ands	r2, r1
 8001c02:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d009      	beq.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c0e:	4b2d      	ldr	r3, [pc, #180]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c12:	2203      	movs	r2, #3
 8001c14:	4393      	bics	r3, r2
 8001c16:	0019      	movs	r1, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	4b29      	ldr	r3, [pc, #164]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2202      	movs	r2, #2
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d009      	beq.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c2c:	4b25      	ldr	r3, [pc, #148]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c30:	220c      	movs	r2, #12
 8001c32:	4393      	bics	r3, r2
 8001c34:	0019      	movs	r1, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	4b22      	ldr	r3, [pc, #136]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2204      	movs	r2, #4
 8001c46:	4013      	ands	r3, r2
 8001c48:	d009      	beq.n	8001c5e <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001c4a:	4b1e      	ldr	r3, [pc, #120]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4e:	4a24      	ldr	r2, [pc, #144]	; (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8001c50:	4013      	ands	r3, r2
 8001c52:	0019      	movs	r1, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691a      	ldr	r2, [r3, #16]
 8001c58:	4b1a      	ldr	r3, [pc, #104]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2208      	movs	r2, #8
 8001c64:	4013      	ands	r3, r2
 8001c66:	d009      	beq.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c68:	4b16      	ldr	r3, [pc, #88]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6c:	4a1d      	ldr	r2, [pc, #116]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	0019      	movs	r1, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	695a      	ldr	r2, [r3, #20]
 8001c76:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2240      	movs	r2, #64	; 0x40
 8001c82:	4013      	ands	r3, r2
 8001c84:	d009      	beq.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001c86:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8a:	4a17      	ldr	r2, [pc, #92]	; (8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	0019      	movs	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69da      	ldr	r2, [r3, #28]
 8001c94:	4b0b      	ldr	r3, [pc, #44]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001c96:	430a      	orrs	r2, r1
 8001c98:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2280      	movs	r2, #128	; 0x80
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d009      	beq.n	8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001ca4:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca8:	4a10      	ldr	r2, [pc, #64]	; (8001cec <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8001caa:	4013      	ands	r3, r2
 8001cac:	0019      	movs	r1, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	699a      	ldr	r2, [r3, #24]
 8001cb2:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	0018      	movs	r0, r3
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	b006      	add	sp, #24
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40007000 	.word	0x40007000
 8001ccc:	fffcffff 	.word	0xfffcffff
 8001cd0:	fff7ffff 	.word	0xfff7ffff
 8001cd4:	00001388 	.word	0x00001388
 8001cd8:	ffcfffff 	.word	0xffcfffff
 8001cdc:	efffffff 	.word	0xefffffff
 8001ce0:	fffff3ff 	.word	0xfffff3ff
 8001ce4:	ffffcfff 	.word	0xffffcfff
 8001ce8:	fbffffff 	.word	0xfbffffff
 8001cec:	fff3ffff 	.word	0xfff3ffff

08001cf0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8001cf8:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <USB_DisableGlobalInt+0x30>)
 8001cfa:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2240      	movs	r2, #64	; 0x40
 8001d00:	5a9b      	ldrh	r3, [r3, r2]
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	b292      	uxth	r2, r2
 8001d08:	43d2      	mvns	r2, r2
 8001d0a:	b292      	uxth	r2, r2
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	b299      	uxth	r1, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2240      	movs	r2, #64	; 0x40
 8001d14:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	0018      	movs	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	b004      	add	sp, #16
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	0000bf80 	.word	0x0000bf80

08001d24 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001d24:	b084      	sub	sp, #16
 8001d26:	b590      	push	{r4, r7, lr}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
 8001d2e:	2004      	movs	r0, #4
 8001d30:	2410      	movs	r4, #16
 8001d32:	1900      	adds	r0, r0, r4
 8001d34:	2408      	movs	r4, #8
 8001d36:	46a4      	mov	ip, r4
 8001d38:	44bc      	add	ip, r7
 8001d3a:	4460      	add	r0, ip
 8001d3c:	6001      	str	r1, [r0, #0]
 8001d3e:	6042      	str	r2, [r0, #4]
 8001d40:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2240      	movs	r2, #64	; 0x40
 8001d46:	2101      	movs	r1, #1
 8001d48:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2240      	movs	r2, #64	; 0x40
 8001d4e:	2100      	movs	r1, #0
 8001d50:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2244      	movs	r2, #68	; 0x44
 8001d56:	2100      	movs	r1, #0
 8001d58:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2250      	movs	r2, #80	; 0x50
 8001d5e:	2100      	movs	r1, #0
 8001d60:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	0018      	movs	r0, r3
 8001d66:	46bd      	mov	sp, r7
 8001d68:	b003      	add	sp, #12
 8001d6a:	bc90      	pop	{r4, r7}
 8001d6c:	bc08      	pop	{r3}
 8001d6e:	b004      	add	sp, #16
 8001d70:	4718      	bx	r3

08001d72 <memset>:
 8001d72:	0003      	movs	r3, r0
 8001d74:	1882      	adds	r2, r0, r2
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d100      	bne.n	8001d7c <memset+0xa>
 8001d7a:	4770      	bx	lr
 8001d7c:	7019      	strb	r1, [r3, #0]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	e7f9      	b.n	8001d76 <memset+0x4>
	...

08001d84 <__libc_init_array>:
 8001d84:	b570      	push	{r4, r5, r6, lr}
 8001d86:	2600      	movs	r6, #0
 8001d88:	4c0c      	ldr	r4, [pc, #48]	; (8001dbc <__libc_init_array+0x38>)
 8001d8a:	4d0d      	ldr	r5, [pc, #52]	; (8001dc0 <__libc_init_array+0x3c>)
 8001d8c:	1b64      	subs	r4, r4, r5
 8001d8e:	10a4      	asrs	r4, r4, #2
 8001d90:	42a6      	cmp	r6, r4
 8001d92:	d109      	bne.n	8001da8 <__libc_init_array+0x24>
 8001d94:	2600      	movs	r6, #0
 8001d96:	f000 f819 	bl	8001dcc <_init>
 8001d9a:	4c0a      	ldr	r4, [pc, #40]	; (8001dc4 <__libc_init_array+0x40>)
 8001d9c:	4d0a      	ldr	r5, [pc, #40]	; (8001dc8 <__libc_init_array+0x44>)
 8001d9e:	1b64      	subs	r4, r4, r5
 8001da0:	10a4      	asrs	r4, r4, #2
 8001da2:	42a6      	cmp	r6, r4
 8001da4:	d105      	bne.n	8001db2 <__libc_init_array+0x2e>
 8001da6:	bd70      	pop	{r4, r5, r6, pc}
 8001da8:	00b3      	lsls	r3, r6, #2
 8001daa:	58eb      	ldr	r3, [r5, r3]
 8001dac:	4798      	blx	r3
 8001dae:	3601      	adds	r6, #1
 8001db0:	e7ee      	b.n	8001d90 <__libc_init_array+0xc>
 8001db2:	00b3      	lsls	r3, r6, #2
 8001db4:	58eb      	ldr	r3, [r5, r3]
 8001db6:	4798      	blx	r3
 8001db8:	3601      	adds	r6, #1
 8001dba:	e7f2      	b.n	8001da2 <__libc_init_array+0x1e>
 8001dbc:	08001e08 	.word	0x08001e08
 8001dc0:	08001e08 	.word	0x08001e08
 8001dc4:	08001e0c 	.word	0x08001e0c
 8001dc8:	08001e08 	.word	0x08001e08

08001dcc <_init>:
 8001dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dce:	46c0      	nop			; (mov r8, r8)
 8001dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dd2:	bc08      	pop	{r3}
 8001dd4:	469e      	mov	lr, r3
 8001dd6:	4770      	bx	lr

08001dd8 <_fini>:
 8001dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dde:	bc08      	pop	{r3}
 8001de0:	469e      	mov	lr, r3
 8001de2:	4770      	bx	lr
