# Day 10: 4-bit Synchronous Counter Design and Verification

## Objective
Design and verify a 4-bit synchronous counter using Verilog.  
The counter should increment on every positive clock edge and reset when the reset signal is active.

## Tools
- Icarus Verilog (iverilog)
- GTKWave

## Files
- `sync_counter_4bit.v` - RTL Design
- `tb_sync_counter_4bit.v` - Testbench
- `run.sh` - Compilation and Simulation script

## Output
- Generates `output.vcd` for waveform analysis in GTKWave.
