// Seed: 3375394479
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wand id_7,
    input tri id_8
    , id_14,
    input wire id_9,
    input uwire id_10,
    output wor id_11,
    output uwire id_12
);
  assign id_2 = &id_5;
  logic id_15;
  ;
  assign module_1.id_21 = 0;
  assign id_12 = -1'b0;
  assign id_4 = -1'h0;
endmodule
module module_1 #(
    parameter id_25 = 32'd72
) (
    output wand id_0,
    input tri id_1,
    input wand id_2,
    output wire id_3,
    output wire id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input wire id_12,
    output wire id_13,
    input supply1 id_14,
    input tri id_15,
    input tri id_16
    , id_50,
    input supply1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    output tri1 id_20,
    input tri0 id_21,
    input tri id_22,
    output tri id_23,
    output uwire id_24,
    input uwire _id_25,
    input wire id_26,
    input supply1 id_27,
    output supply1 id_28,
    output supply0 id_29,
    input supply0 id_30,
    input wor id_31,
    output wire id_32,
    input supply1 id_33,
    output wor id_34,
    input tri0 id_35,
    input uwire id_36,
    input wor id_37,
    output wand id_38,
    input tri1 id_39,
    output supply0 id_40,
    output uwire id_41,
    input uwire id_42,
    input uwire id_43,
    output wor id_44
    , id_51,
    input wor id_45,
    output uwire id_46,
    input uwire id_47,
    input tri id_48
);
  wire [id_25 : -1 'b0] id_52;
  logic id_53;
  ;
  module_0 modCall_1 (
      id_35,
      id_42,
      id_13,
      id_24,
      id_41,
      id_10,
      id_38,
      id_42,
      id_36,
      id_17,
      id_6,
      id_38,
      id_40
  );
  logic id_54;
  ;
  wire  id_55;
  wire  id_56;
  logic id_57;
  ;
  logic id_58;
endmodule
