0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sim_1/imports/testbench/tb_mips_top.v,1573157580,verilog,,,,tb_mips_top,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,1573158142,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,,auxdec,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,1573865355,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,1573088859,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/new/mf_reg.v,,maindec,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v,1529278294,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,1573153588,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,1573159443,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,1529270952,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,,dreg,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,1529278340,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,,mux2,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,1532850504,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,,regfile,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,1529278266,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sim_1/imports/testbench/tb_mips_top.v,,signext,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,1529288462,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,1572899647,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,,imem,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v,1572899452,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v,,mips,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v,1529293202,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,,mips_top,,,,,,,,
C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/new/mf_reg.v,1572749526,verilog,,C:/Users/camer/OneDrive/Documents/CMPE_140/Lab5/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v,,mf_reg,,,,,,,,
