//////////////////////// Test Bench ///////////////////////////
module up_counter_design_tb();
reg clk,rst;
wire [3:0] count;
up_counter_design dl(clk,rst,count);

initial
	begin
		clk=0;
			forever
			#5 clk=~clk;
	end
initial
	begin
		rst=1;
		#10 rst=0;
		#500 $stop;
	end
endmodule
