[12:04:25.077]     INFO: *** Welcome to pxar ***
[12:04:25.077]     INFO: *** Today: 2017/11/09
[12:04:25.093]     INFO: *** Version: v2.7.6-38-g63c3
[12:04:25.093]     INFO: readRocDacs: ../../conf/D4305//dacParameters_C0.dat .. ../../conf/D4305//dacParameters_C15.dat
[12:04:25.094]     INFO: readTbmDacs: ../../conf/D4305//tbmParameters_C0a.dat .. ../../conf/D4305//tbmParameters_C0b.dat
[12:04:25.094]     INFO: readMaskFile: ../../conf/D4305//defaultMaskFile.dat
[12:04:25.094]     INFO: readTrimFile: ../../conf/D4305//trimParameters_C0.dat .. ../../conf/D4305//trimParameters_C15.dat
[12:04:25.128]     INFO:         clk: 4
[12:04:25.128]     INFO:         ctr: 4
[12:04:25.128]     INFO:         sda: 19
[12:04:25.128]     INFO:         tin: 9
[12:04:25.128]     INFO:         level: 15
[12:04:25.128]     INFO:         triggerdelay: 0
[12:04:25.128]    QUIET: Instanciating API for pxar v2.7.6+38~g63c3246
[12:04:25.128]     INFO: Log level: INFO
[12:04:25.141]    QUIET: Connection to board DTB_WS65DL opened.
[12:04:25.144]     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    72
HW version:  DTB1.2
FW version:  4.2
SW version:  4.2
USB id:      DTB_WS65DL
MAC address: 40D855118048
Hostname:    pixelDTB072
Comment:     
------------------------------------------------------
[12:04:25.148]     INFO: RPC call hashes of host and DTB match: 447413373
[12:04:25.978] CRITICAL: <hal.cc/setTestboardDelays:L164> _testboard->Deser400_SetPhaseAutoAll() not available in this firmware.
[12:04:26.283]  WARNING: Pixel 44, 58 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 47, 31 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 48, 30 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 48, 31 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 48, 32 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 49, 29 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 49, 30 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 49, 31 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 49, 32 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 50, 30 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 50, 31 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 50, 32 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 51, 29 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 51, 30 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 51, 31 trim value 16 exceeds limit. Set to 15.
[12:04:26.283]  WARNING: Pixel 51, 32 trim value 16 exceeds limit. Set to 15.
[12:04:26.806]     INFO: DUT info: 
[12:04:26.806]     INFO: The DUT currently contains the following objects:
[12:04:26.807]     INFO:  2 TBM Cores tbm08c (2 ON)
[12:04:26.807]     INFO: 	TBM Core alpha (0): 6 registers set
[12:04:26.807]     INFO: 	TBM Core beta  (1): 6 registers set
[12:04:26.807]     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:04:26.807]     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.807]     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:27.209]     INFO: enter 'restricted' command line mode
[12:04:27.209]     INFO: enter test to run
[12:04:29.345]     INFO:   test: q no parameter change
[12:04:29.353]    QUIET: Connection to board 72 closed.
[12:04:29.381]     INFO: pXar: this is the end, my friend
