

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Tue Apr  9 23:50:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     387|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|     260|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       9|    -|
|Register         |        -|      -|      39|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      39|     656|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_134_18_1_0_U1023  |myproject_axi_mux_134_18_1_0  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_134_18_1_0_U1024  |myproject_axi_mux_134_18_1_0  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_134_18_1_0_U1025  |myproject_axi_mux_134_18_1_0  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_134_18_1_0_U1026  |myproject_axi_mux_134_18_1_0  |        0|      0|  0|  65|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                               |                              |        0|      0|  0| 260|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln43_1_fu_404_p2       |     +    |      0|  0|  11|           2|           3|
    |add_ln43_fu_230_p2         |     +    |      0|  0|  11|           1|           3|
    |add_ln45_fu_362_p2         |     +    |      0|  0|  11|           2|           3|
    |p_Val2_48_fu_294_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_51_fu_468_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_55_fu_558_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_3_fu_454_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_4_fu_544_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_280_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_3_fu_488_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_577_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_314_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_16_fu_332_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_17_fu_506_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_591_p2         |    or    |      0|  0|   2|           1|           1|
    |p_Val2_52_fu_354_p3        |  select  |      0|  0|  19|           1|          18|
    |p_Val2_53_fu_528_p3        |  select  |      0|  0|  19|           1|          18|
    |select_ln340_34_fu_338_p3  |  select  |      0|  0|  19|           1|          17|
    |select_ln340_36_fu_512_p3  |  select  |      0|  0|  19|           1|          17|
    |select_ln340_38_fu_610_p3  |  select  |      0|  0|  19|           1|          18|
    |select_ln340_fu_596_p3     |  select  |      0|  0|  19|           1|          17|
    |select_ln388_15_fu_346_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_16_fu_520_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_603_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_32_fu_320_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_33_fu_326_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_34_fu_494_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_35_fu_500_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_36_fu_582_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_586_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_15_fu_308_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_16_fu_482_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_572_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 387|         140|         303|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_int_reg    |  18|   0|   18|          0|
    |p_Result_31_reg_618  |   1|   0|    1|          0|
    |p_Result_32_reg_631  |   1|   0|    1|          0|
    |p_Val2_55_reg_625    |  18|   0|   18|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  39|   0|   39|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_0_V       |  in |   17|   ap_none  |                                  x_0_V                                  |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                  x_1_V                                  |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                  x_2_V                                  |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                  x_3_V                                  |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                  x_4_V                                  |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                  x_5_V                                  |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                  x_6_V                                  |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                  x_7_V                                  |    pointer   |
|x_8_V       |  in |   17|   ap_none  |                                  x_8_V                                  |    pointer   |
|x_9_V       |  in |   17|   ap_none  |                                  x_9_V                                  |    pointer   |
|x_10_V      |  in |   17|   ap_none  |                                  x_10_V                                 |    pointer   |
|x_11_V      |  in |   17|   ap_none  |                                  x_11_V                                 |    pointer   |
|x_12_V      |  in |   17|   ap_none  |                                  x_12_V                                 |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                x_V_offset                               |    scalar    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %x_V_offset)" [firmware/nnet_utils/nnet_common.h:36]   --->   Operation 3 'read' 'x_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = trunc i5 %x_V_offset_read to i3" [firmware/nnet_utils/nnet_common.h:36]   --->   Operation 4 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i5 %x_V_offset_read to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_0_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_0_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i17 %x_0_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_1_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_1_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i17 %x_1_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_2_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_2_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i17 %x_2_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_3_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_3_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i17 %x_3_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_4_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_4_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i17 %x_4_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_5_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_5_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'read' 'x_5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i17 %x_5_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_6_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_6_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 18 'read' 'x_6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i17 %x_6_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 19 'zext' 'zext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_7_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_7_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 20 'read' 'x_7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i17 %x_7_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 21 'zext' 'zext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_8_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_8_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 22 'read' 'x_8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i17 %x_8_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 23 'zext' 'zext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_9_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_9_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 24 'read' 'x_9_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i17 %x_9_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 25 'zext' 'zext_ln43_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_10_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_10_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 26 'read' 'x_10_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i17 %x_10_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'zext' 'zext_ln43_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_11_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_11_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'read' 'x_11_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln43_13 = zext i17 %x_11_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'zext' 'zext_ln43_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_12_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_12_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'read' 'x_12_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln43_14 = zext i17 %x_12_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'zext' 'zext_ln43_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.66ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Mux.ap_auto.13i18.i4(i18 %zext_ln43, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i18 %zext_ln43_11, i18 %zext_ln43_12, i18 %zext_ln43_13, i18 %zext_ln43_14, i4 %trunc_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.66> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%add_ln43 = add i3 1, %empty" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'add' 'add_ln43' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln43_15 = zext i3 %add_ln43 to i4" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'zext' 'zext_ln43_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.66ns)   --->   "%p_Val2_46 = call i18 @_ssdm_op_Mux.ap_auto.13i18.i4(i18 %zext_ln43, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i18 %zext_ln43_11, i18 %zext_ln43_12, i18 %zext_ln43_13, i18 %zext_ln43_14, i4 %zext_ln43_15)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'mux' 'p_Val2_46' <Predicate = true> <Delay = 0.66> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i18 %p_Val2_s to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i18 %p_Val2_46 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.87ns)   --->   "%ret_V = add nsw i19 %rhs_V_3, %lhs_V_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'add' 'ret_V' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.87ns)   --->   "%p_Val2_48 = add i18 %p_Val2_s, %p_Val2_46" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'add' 'p_Val2_48' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_48, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %p_Result_28, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_52)   --->   "%xor_ln340_32 = xor i1 %p_Result_s, %p_Result_28" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'xor' 'xor_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_52)   --->   "%xor_ln340_33 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'xor' 'xor_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_52)   --->   "%or_ln340_16 = or i1 %p_Result_28, %xor_ln340_33" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_52)   --->   "%select_ln340_34 = select i1 %xor_ln340_32, i18 131071, i18 %p_Val2_48" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'select' 'select_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %underflow, i18 -131072, i18 %p_Val2_48" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'select' 'select_ln388_15' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.36ns) (out node of the LUT)   --->   "%p_Val2_52 = select i1 %or_ln340_16, i18 %select_ln340_34, i18 %select_ln388_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 49 'select' 'p_Val2_52' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.67ns)   --->   "%add_ln45 = add i3 2, %empty" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 50 'add' 'add_ln45' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %add_ln45 to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 51 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.66ns)   --->   "%p_Val2_49 = call i18 @_ssdm_op_Mux.ap_auto.13i18.i4(i18 %zext_ln43, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i18 %zext_ln43_11, i18 %zext_ln43_12, i18 %zext_ln43_13, i18 %zext_ln43_14, i4 %zext_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 52 'mux' 'p_Val2_49' <Predicate = true> <Delay = 0.66> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%add_ln43_1 = add i3 3, %empty" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 53 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln43_16 = zext i3 %add_ln43_1 to i4" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 54 'zext' 'zext_ln43_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.66ns)   --->   "%p_Val2_2 = call i18 @_ssdm_op_Mux.ap_auto.13i18.i4(i18 %zext_ln43, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i18 %zext_ln43_11, i18 %zext_ln43_12, i18 %zext_ln43_13, i18 %zext_ln43_14, i4 %zext_ln43_16)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 55 'mux' 'p_Val2_2' <Predicate = true> <Delay = 0.66> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i18 %p_Val2_49 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 56 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i18 %p_Val2_2 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 57 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.87ns)   --->   "%ret_V_3 = add nsw i19 %rhs_V_4, %lhs_V_4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 58 'add' 'ret_V_3' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_3, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 59 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.87ns)   --->   "%p_Val2_51 = add i18 %p_Val2_49, %p_Val2_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 60 'add' 'p_Val2_51' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_51, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 61 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_16)   --->   "%xor_ln786_16 = xor i1 %p_Result_30, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 62 'xor' 'xor_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_16)   --->   "%underflow_3 = and i1 %p_Result_29, %xor_ln786_16" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 63 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_53)   --->   "%xor_ln340_34 = xor i1 %p_Result_29, %p_Result_30" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 64 'xor' 'xor_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_53)   --->   "%xor_ln340_35 = xor i1 %p_Result_29, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 65 'xor' 'xor_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_53)   --->   "%or_ln340_17 = or i1 %p_Result_30, %xor_ln340_35" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 66 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_53)   --->   "%select_ln340_36 = select i1 %xor_ln340_34, i18 131071, i18 %p_Val2_51" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 67 'select' 'select_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln388_16 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_51" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 68 'select' 'select_ln388_16' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.36ns) (out node of the LUT)   --->   "%p_Val2_53 = select i1 %or_ln340_17, i18 %select_ln340_36, i18 %select_ln388_16" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 69 'select' 'p_Val2_53' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_52 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 70 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_53 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 71 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.87ns)   --->   "%ret_V_4 = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 72 'add' 'ret_V_4' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_4, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 73 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.87ns)   --->   "%p_Val2_55 = add i18 %p_Val2_53, %p_Val2_52" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 74 'add' 'p_Val2_55' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_55, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 75 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_32, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 76 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow_4 = and i1 %p_Result_31, %xor_ln786" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 77 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%xor_ln340_36 = xor i1 %p_Result_31, %p_Result_32" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 78 'xor' 'xor_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%xor_ln340 = xor i1 %p_Result_31, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 79 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%or_ln340 = or i1 %p_Result_32, %xor_ln340" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 80 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%select_ln340 = select i1 %xor_ln340_36, i18 131071, i18 %p_Val2_55" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 81 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_55" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 82 'select' 'select_ln388' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln340_38 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 83 'select' 'select_ln340_38' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "ret i18 %select_ln340_38" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_12_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_offset_read (read     ) [ 000]
empty           (trunc    ) [ 000]
trunc_ln36      (trunc    ) [ 000]
x_0_V_read      (read     ) [ 000]
zext_ln43       (zext     ) [ 000]
x_1_V_read      (read     ) [ 000]
zext_ln43_3     (zext     ) [ 000]
x_2_V_read      (read     ) [ 000]
zext_ln43_4     (zext     ) [ 000]
x_3_V_read      (read     ) [ 000]
zext_ln43_5     (zext     ) [ 000]
x_4_V_read      (read     ) [ 000]
zext_ln43_6     (zext     ) [ 000]
x_5_V_read      (read     ) [ 000]
zext_ln43_7     (zext     ) [ 000]
x_6_V_read      (read     ) [ 000]
zext_ln43_8     (zext     ) [ 000]
x_7_V_read      (read     ) [ 000]
zext_ln43_9     (zext     ) [ 000]
x_8_V_read      (read     ) [ 000]
zext_ln43_10    (zext     ) [ 000]
x_9_V_read      (read     ) [ 000]
zext_ln43_11    (zext     ) [ 000]
x_10_V_read     (read     ) [ 000]
zext_ln43_12    (zext     ) [ 000]
x_11_V_read     (read     ) [ 000]
zext_ln43_13    (zext     ) [ 000]
x_12_V_read     (read     ) [ 000]
zext_ln43_14    (zext     ) [ 000]
p_Val2_s        (mux      ) [ 000]
add_ln43        (add      ) [ 000]
zext_ln43_15    (zext     ) [ 000]
p_Val2_46       (mux      ) [ 000]
lhs_V_3         (sext     ) [ 000]
rhs_V_3         (sext     ) [ 000]
ret_V           (add      ) [ 000]
p_Result_s      (bitselect) [ 000]
p_Val2_48       (add      ) [ 000]
p_Result_28     (bitselect) [ 000]
xor_ln786_15    (xor      ) [ 000]
underflow       (and      ) [ 000]
xor_ln340_32    (xor      ) [ 000]
xor_ln340_33    (xor      ) [ 000]
or_ln340_16     (or       ) [ 000]
select_ln340_34 (select   ) [ 000]
select_ln388_15 (select   ) [ 000]
p_Val2_52       (select   ) [ 000]
add_ln45        (add      ) [ 000]
zext_ln36       (zext     ) [ 000]
p_Val2_49       (mux      ) [ 000]
add_ln43_1      (add      ) [ 000]
zext_ln43_16    (zext     ) [ 000]
p_Val2_2        (mux      ) [ 000]
lhs_V_4         (sext     ) [ 000]
rhs_V_4         (sext     ) [ 000]
ret_V_3         (add      ) [ 000]
p_Result_29     (bitselect) [ 000]
p_Val2_51       (add      ) [ 000]
p_Result_30     (bitselect) [ 000]
xor_ln786_16    (xor      ) [ 000]
underflow_3     (and      ) [ 000]
xor_ln340_34    (xor      ) [ 000]
xor_ln340_35    (xor      ) [ 000]
or_ln340_17     (or       ) [ 000]
select_ln340_36 (select   ) [ 000]
select_ln388_16 (select   ) [ 000]
p_Val2_53       (select   ) [ 000]
lhs_V           (sext     ) [ 000]
rhs_V           (sext     ) [ 000]
ret_V_4         (add      ) [ 000]
p_Result_31     (bitselect) [ 011]
p_Val2_55       (add      ) [ 011]
p_Result_32     (bitselect) [ 011]
xor_ln786       (xor      ) [ 000]
underflow_4     (and      ) [ 000]
xor_ln340_36    (xor      ) [ 000]
xor_ln340       (xor      ) [ 000]
or_ln340        (or       ) [ 000]
select_ln340    (select   ) [ 000]
select_ln388    (select   ) [ 000]
select_ln340_38 (select   ) [ 000]
ret_ln45        (ret      ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_V_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.13i18.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="x_V_offset_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="5" slack="0"/>
<pin id="57" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_offset_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_0_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="0" index="1" bw="17" slack="0"/>
<pin id="63" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="x_1_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="17" slack="0"/>
<pin id="68" dir="0" index="1" bw="17" slack="0"/>
<pin id="69" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_2_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="17" slack="0"/>
<pin id="74" dir="0" index="1" bw="17" slack="0"/>
<pin id="75" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_3_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="17" slack="0"/>
<pin id="80" dir="0" index="1" bw="17" slack="0"/>
<pin id="81" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_4_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_5_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="17" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_6_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="0"/>
<pin id="98" dir="0" index="1" bw="17" slack="0"/>
<pin id="99" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_7_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="0" index="1" bw="17" slack="0"/>
<pin id="105" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_8_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_9_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="0" index="1" bw="17" slack="0"/>
<pin id="117" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_10_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="17" slack="0"/>
<pin id="122" dir="0" index="1" bw="17" slack="0"/>
<pin id="123" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_V_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_11_V_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="0" index="1" bw="17" slack="0"/>
<pin id="129" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_V_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="x_12_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="17" slack="0"/>
<pin id="134" dir="0" index="1" bw="17" slack="0"/>
<pin id="135" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_12_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln36_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln43_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln43_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="0"/>
<pin id="152" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln43_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln43_5_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln43_6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="0"/>
<pin id="164" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln43_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln43_8_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="17" slack="0"/>
<pin id="172" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_8/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln43_9_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="0"/>
<pin id="176" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln43_10_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_10/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln43_11_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="0"/>
<pin id="184" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_11/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln43_12_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_12/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln43_13_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_13/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln43_14_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="0"/>
<pin id="196" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_14/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Val2_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="18" slack="0"/>
<pin id="200" dir="0" index="1" bw="17" slack="0"/>
<pin id="201" dir="0" index="2" bw="17" slack="0"/>
<pin id="202" dir="0" index="3" bw="17" slack="0"/>
<pin id="203" dir="0" index="4" bw="17" slack="0"/>
<pin id="204" dir="0" index="5" bw="17" slack="0"/>
<pin id="205" dir="0" index="6" bw="17" slack="0"/>
<pin id="206" dir="0" index="7" bw="17" slack="0"/>
<pin id="207" dir="0" index="8" bw="17" slack="0"/>
<pin id="208" dir="0" index="9" bw="17" slack="0"/>
<pin id="209" dir="0" index="10" bw="17" slack="0"/>
<pin id="210" dir="0" index="11" bw="17" slack="0"/>
<pin id="211" dir="0" index="12" bw="17" slack="0"/>
<pin id="212" dir="0" index="13" bw="17" slack="0"/>
<pin id="213" dir="0" index="14" bw="4" slack="0"/>
<pin id="214" dir="1" index="15" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln43_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln43_15_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_15/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Val2_46_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="0" index="1" bw="17" slack="0"/>
<pin id="243" dir="0" index="2" bw="17" slack="0"/>
<pin id="244" dir="0" index="3" bw="17" slack="0"/>
<pin id="245" dir="0" index="4" bw="17" slack="0"/>
<pin id="246" dir="0" index="5" bw="17" slack="0"/>
<pin id="247" dir="0" index="6" bw="17" slack="0"/>
<pin id="248" dir="0" index="7" bw="17" slack="0"/>
<pin id="249" dir="0" index="8" bw="17" slack="0"/>
<pin id="250" dir="0" index="9" bw="17" slack="0"/>
<pin id="251" dir="0" index="10" bw="17" slack="0"/>
<pin id="252" dir="0" index="11" bw="17" slack="0"/>
<pin id="253" dir="0" index="12" bw="17" slack="0"/>
<pin id="254" dir="0" index="13" bw="17" slack="0"/>
<pin id="255" dir="0" index="14" bw="3" slack="0"/>
<pin id="256" dir="1" index="15" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_46/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="lhs_V_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="0"/>
<pin id="274" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="rhs_V_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="18" slack="0"/>
<pin id="278" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="ret_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="18" slack="0"/>
<pin id="282" dir="0" index="1" bw="18" slack="0"/>
<pin id="283" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="19" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Val2_48_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="18" slack="0"/>
<pin id="296" dir="0" index="1" bw="18" slack="0"/>
<pin id="297" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_48/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Result_28_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="18" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln786_15_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_15/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="underflow_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln340_32_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_32/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln340_33_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_33/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln340_16_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_16/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln340_34_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="18" slack="0"/>
<pin id="341" dir="0" index="2" bw="18" slack="0"/>
<pin id="342" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_34/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln388_15_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="18" slack="0"/>
<pin id="349" dir="0" index="2" bw="18" slack="0"/>
<pin id="350" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_15/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_52_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="18" slack="0"/>
<pin id="357" dir="0" index="2" bw="18" slack="0"/>
<pin id="358" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_52/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln45_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln36_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Val2_49_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="18" slack="0"/>
<pin id="374" dir="0" index="1" bw="17" slack="0"/>
<pin id="375" dir="0" index="2" bw="17" slack="0"/>
<pin id="376" dir="0" index="3" bw="17" slack="0"/>
<pin id="377" dir="0" index="4" bw="17" slack="0"/>
<pin id="378" dir="0" index="5" bw="17" slack="0"/>
<pin id="379" dir="0" index="6" bw="17" slack="0"/>
<pin id="380" dir="0" index="7" bw="17" slack="0"/>
<pin id="381" dir="0" index="8" bw="17" slack="0"/>
<pin id="382" dir="0" index="9" bw="17" slack="0"/>
<pin id="383" dir="0" index="10" bw="17" slack="0"/>
<pin id="384" dir="0" index="11" bw="17" slack="0"/>
<pin id="385" dir="0" index="12" bw="17" slack="0"/>
<pin id="386" dir="0" index="13" bw="17" slack="0"/>
<pin id="387" dir="0" index="14" bw="3" slack="0"/>
<pin id="388" dir="1" index="15" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_49/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln43_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln43_16_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_16/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Val2_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="18" slack="0"/>
<pin id="416" dir="0" index="1" bw="17" slack="0"/>
<pin id="417" dir="0" index="2" bw="17" slack="0"/>
<pin id="418" dir="0" index="3" bw="17" slack="0"/>
<pin id="419" dir="0" index="4" bw="17" slack="0"/>
<pin id="420" dir="0" index="5" bw="17" slack="0"/>
<pin id="421" dir="0" index="6" bw="17" slack="0"/>
<pin id="422" dir="0" index="7" bw="17" slack="0"/>
<pin id="423" dir="0" index="8" bw="17" slack="0"/>
<pin id="424" dir="0" index="9" bw="17" slack="0"/>
<pin id="425" dir="0" index="10" bw="17" slack="0"/>
<pin id="426" dir="0" index="11" bw="17" slack="0"/>
<pin id="427" dir="0" index="12" bw="17" slack="0"/>
<pin id="428" dir="0" index="13" bw="17" slack="0"/>
<pin id="429" dir="0" index="14" bw="3" slack="0"/>
<pin id="430" dir="1" index="15" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="lhs_V_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="18" slack="0"/>
<pin id="448" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="rhs_V_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="18" slack="0"/>
<pin id="452" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="ret_V_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="18" slack="0"/>
<pin id="456" dir="0" index="1" bw="18" slack="0"/>
<pin id="457" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Result_29_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="19" slack="0"/>
<pin id="463" dir="0" index="2" bw="6" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_Val2_51_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="18" slack="0"/>
<pin id="470" dir="0" index="1" bw="18" slack="0"/>
<pin id="471" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_51/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_Result_30_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="18" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="xor_ln786_16_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_16/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="underflow_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln340_34_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_34/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln340_35_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_35/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln340_17_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_17/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln340_36_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="18" slack="0"/>
<pin id="515" dir="0" index="2" bw="18" slack="0"/>
<pin id="516" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_36/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln388_16_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="18" slack="0"/>
<pin id="523" dir="0" index="2" bw="18" slack="0"/>
<pin id="524" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_16/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_Val2_53_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="18" slack="0"/>
<pin id="531" dir="0" index="2" bw="18" slack="0"/>
<pin id="532" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_53/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="lhs_V_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="18" slack="0"/>
<pin id="538" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="rhs_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="18" slack="0"/>
<pin id="542" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="ret_V_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="18" slack="0"/>
<pin id="546" dir="0" index="1" bw="18" slack="0"/>
<pin id="547" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_Result_31_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="19" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_Val2_55_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="18" slack="0"/>
<pin id="560" dir="0" index="1" bw="18" slack="0"/>
<pin id="561" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_55/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_Result_32_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="18" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xor_ln786_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="underflow_4_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="xor_ln340_36_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="0" index="1" bw="1" slack="1"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_36/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln340_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln340_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln340_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="18" slack="0"/>
<pin id="599" dir="0" index="2" bw="18" slack="1"/>
<pin id="600" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln388_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="18" slack="0"/>
<pin id="606" dir="0" index="2" bw="18" slack="1"/>
<pin id="607" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln340_38_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="18" slack="0"/>
<pin id="613" dir="0" index="2" bw="18" slack="0"/>
<pin id="614" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_38/2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_Result_31_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_31 "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_Val2_55_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="18" slack="1"/>
<pin id="627" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_55 "/>
</bind>
</comp>

<comp id="631" class="1005" name="p_Result_32_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="26" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="54" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="54" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="60" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="66" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="72" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="78" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="84" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="90" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="96" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="102" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="108" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="114" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="126" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="132" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="216"><net_src comp="146" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="217"><net_src comp="150" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="218"><net_src comp="154" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="219"><net_src comp="158" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="220"><net_src comp="162" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="221"><net_src comp="166" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="222"><net_src comp="170" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="223"><net_src comp="174" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="224"><net_src comp="178" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="225"><net_src comp="182" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="226"><net_src comp="186" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="227"><net_src comp="190" pin="1"/><net_sink comp="198" pin=12"/></net>

<net id="228"><net_src comp="194" pin="1"/><net_sink comp="198" pin=13"/></net>

<net id="229"><net_src comp="142" pin="1"/><net_sink comp="198" pin=14"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="138" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="258"><net_src comp="146" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="259"><net_src comp="150" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="260"><net_src comp="154" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="261"><net_src comp="158" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="262"><net_src comp="162" pin="1"/><net_sink comp="240" pin=5"/></net>

<net id="263"><net_src comp="166" pin="1"/><net_sink comp="240" pin=6"/></net>

<net id="264"><net_src comp="170" pin="1"/><net_sink comp="240" pin=7"/></net>

<net id="265"><net_src comp="174" pin="1"/><net_sink comp="240" pin=8"/></net>

<net id="266"><net_src comp="178" pin="1"/><net_sink comp="240" pin=9"/></net>

<net id="267"><net_src comp="182" pin="1"/><net_sink comp="240" pin=10"/></net>

<net id="268"><net_src comp="186" pin="1"/><net_sink comp="240" pin=11"/></net>

<net id="269"><net_src comp="190" pin="1"/><net_sink comp="240" pin=12"/></net>

<net id="270"><net_src comp="194" pin="1"/><net_sink comp="240" pin=13"/></net>

<net id="271"><net_src comp="236" pin="1"/><net_sink comp="240" pin=14"/></net>

<net id="275"><net_src comp="198" pin="15"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="240" pin="15"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="198" pin="15"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="240" pin="15"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="286" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="286" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="300" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="286" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="300" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="320" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="294" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="314" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="294" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="332" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="338" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="346" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="138" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="390"><net_src comp="146" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="391"><net_src comp="150" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="392"><net_src comp="154" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="393"><net_src comp="158" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="394"><net_src comp="162" pin="1"/><net_sink comp="372" pin=5"/></net>

<net id="395"><net_src comp="166" pin="1"/><net_sink comp="372" pin=6"/></net>

<net id="396"><net_src comp="170" pin="1"/><net_sink comp="372" pin=7"/></net>

<net id="397"><net_src comp="174" pin="1"/><net_sink comp="372" pin=8"/></net>

<net id="398"><net_src comp="178" pin="1"/><net_sink comp="372" pin=9"/></net>

<net id="399"><net_src comp="182" pin="1"/><net_sink comp="372" pin=10"/></net>

<net id="400"><net_src comp="186" pin="1"/><net_sink comp="372" pin=11"/></net>

<net id="401"><net_src comp="190" pin="1"/><net_sink comp="372" pin=12"/></net>

<net id="402"><net_src comp="194" pin="1"/><net_sink comp="372" pin=13"/></net>

<net id="403"><net_src comp="368" pin="1"/><net_sink comp="372" pin=14"/></net>

<net id="408"><net_src comp="52" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="138" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="431"><net_src comp="32" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="432"><net_src comp="146" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="433"><net_src comp="150" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="434"><net_src comp="154" pin="1"/><net_sink comp="414" pin=3"/></net>

<net id="435"><net_src comp="158" pin="1"/><net_sink comp="414" pin=4"/></net>

<net id="436"><net_src comp="162" pin="1"/><net_sink comp="414" pin=5"/></net>

<net id="437"><net_src comp="166" pin="1"/><net_sink comp="414" pin=6"/></net>

<net id="438"><net_src comp="170" pin="1"/><net_sink comp="414" pin=7"/></net>

<net id="439"><net_src comp="174" pin="1"/><net_sink comp="414" pin=8"/></net>

<net id="440"><net_src comp="178" pin="1"/><net_sink comp="414" pin=9"/></net>

<net id="441"><net_src comp="182" pin="1"/><net_sink comp="414" pin=10"/></net>

<net id="442"><net_src comp="186" pin="1"/><net_sink comp="414" pin=11"/></net>

<net id="443"><net_src comp="190" pin="1"/><net_sink comp="414" pin=12"/></net>

<net id="444"><net_src comp="194" pin="1"/><net_sink comp="414" pin=13"/></net>

<net id="445"><net_src comp="410" pin="1"/><net_sink comp="414" pin=14"/></net>

<net id="449"><net_src comp="372" pin="15"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="414" pin="15"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="446" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="372" pin="15"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="414" pin="15"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="40" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="42" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="460" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="460" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="474" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="460" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="44" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="474" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="494" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="46" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="468" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="488" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="48" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="468" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="506" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="512" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="520" pin="3"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="354" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="528" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="536" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="38" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="528" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="354" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="40" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="42" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="44" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="590"><net_src comp="44" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="582" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="46" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="608"><net_src comp="577" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="615"><net_src comp="591" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="596" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="603" pin="3"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="550" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="628"><net_src comp="558" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="634"><net_src comp="564" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="591" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_0_V | {}
	Port: x_1_V | {}
	Port: x_2_V | {}
	Port: x_3_V | {}
	Port: x_4_V | {}
	Port: x_5_V | {}
	Port: x_6_V | {}
	Port: x_7_V | {}
	Port: x_8_V | {}
	Port: x_9_V | {}
	Port: x_10_V | {}
	Port: x_11_V | {}
	Port: x_12_V | {}
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_0_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_1_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_2_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_3_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_4_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_5_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_6_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_7_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_8_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_9_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_10_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_11_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_12_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_V_offset | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		add_ln43 : 1
		zext_ln43_15 : 2
		p_Val2_46 : 3
		lhs_V_3 : 2
		rhs_V_3 : 4
		ret_V : 5
		p_Result_s : 6
		p_Val2_48 : 4
		p_Result_28 : 5
		xor_ln786_15 : 6
		underflow : 6
		xor_ln340_32 : 7
		xor_ln340_33 : 7
		or_ln340_16 : 7
		select_ln340_34 : 7
		select_ln388_15 : 6
		p_Val2_52 : 7
		add_ln45 : 1
		zext_ln36 : 2
		p_Val2_49 : 3
		add_ln43_1 : 1
		zext_ln43_16 : 2
		p_Val2_2 : 3
		lhs_V_4 : 4
		rhs_V_4 : 4
		ret_V_3 : 5
		p_Result_29 : 6
		p_Val2_51 : 4
		p_Result_30 : 5
		xor_ln786_16 : 6
		underflow_3 : 6
		xor_ln340_34 : 7
		xor_ln340_35 : 7
		or_ln340_17 : 7
		select_ln340_36 : 7
		select_ln388_16 : 6
		p_Val2_53 : 7
		lhs_V : 8
		rhs_V : 8
		ret_V_4 : 9
		p_Result_31 : 10
		p_Val2_55 : 8
		p_Result_32 : 9
	State 2
		select_ln340_38 : 1
		ret_ln45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       p_Val2_s_fu_198      |    0    |    65   |
|    mux   |      p_Val2_46_fu_240      |    0    |    65   |
|          |      p_Val2_49_fu_372      |    0    |    65   |
|          |       p_Val2_2_fu_414      |    0    |    65   |
|----------|----------------------------|---------|---------|
|          |       add_ln43_fu_230      |    0    |    11   |
|          |        ret_V_fu_280        |    0    |    25   |
|          |      p_Val2_48_fu_294      |    0    |    25   |
|          |       add_ln45_fu_362      |    0    |    11   |
|    add   |      add_ln43_1_fu_404     |    0    |    11   |
|          |       ret_V_3_fu_454       |    0    |    25   |
|          |      p_Val2_51_fu_468      |    0    |    25   |
|          |       ret_V_4_fu_544       |    0    |    25   |
|          |      p_Val2_55_fu_558      |    0    |    25   |
|----------|----------------------------|---------|---------|
|          |   select_ln340_34_fu_338   |    0    |    19   |
|          |   select_ln388_15_fu_346   |    0    |    19   |
|          |      p_Val2_52_fu_354      |    0    |    19   |
|          |   select_ln340_36_fu_512   |    0    |    19   |
|  select  |   select_ln388_16_fu_520   |    0    |    19   |
|          |      p_Val2_53_fu_528      |    0    |    19   |
|          |     select_ln340_fu_596    |    0    |    19   |
|          |     select_ln388_fu_603    |    0    |    19   |
|          |   select_ln340_38_fu_610   |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |     xor_ln786_15_fu_308    |    0    |    2    |
|          |     xor_ln340_32_fu_320    |    0    |    2    |
|          |     xor_ln340_33_fu_326    |    0    |    2    |
|          |     xor_ln786_16_fu_482    |    0    |    2    |
|    xor   |     xor_ln340_34_fu_494    |    0    |    2    |
|          |     xor_ln340_35_fu_500    |    0    |    2    |
|          |      xor_ln786_fu_572      |    0    |    2    |
|          |     xor_ln340_36_fu_582    |    0    |    2    |
|          |      xor_ln340_fu_586      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      underflow_fu_314      |    0    |    2    |
|    and   |     underflow_3_fu_488     |    0    |    2    |
|          |     underflow_4_fu_577     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |     or_ln340_16_fu_332     |    0    |    2    |
|    or    |     or_ln340_17_fu_506     |    0    |    2    |
|          |       or_ln340_fu_591      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | x_V_offset_read_read_fu_54 |    0    |    0    |
|          |    x_0_V_read_read_fu_60   |    0    |    0    |
|          |    x_1_V_read_read_fu_66   |    0    |    0    |
|          |    x_2_V_read_read_fu_72   |    0    |    0    |
|          |    x_3_V_read_read_fu_78   |    0    |    0    |
|          |    x_4_V_read_read_fu_84   |    0    |    0    |
|   read   |    x_5_V_read_read_fu_90   |    0    |    0    |
|          |    x_6_V_read_read_fu_96   |    0    |    0    |
|          |   x_7_V_read_read_fu_102   |    0    |    0    |
|          |   x_8_V_read_read_fu_108   |    0    |    0    |
|          |   x_9_V_read_read_fu_114   |    0    |    0    |
|          |   x_10_V_read_read_fu_120  |    0    |    0    |
|          |   x_11_V_read_read_fu_126  |    0    |    0    |
|          |   x_12_V_read_read_fu_132  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        empty_fu_138        |    0    |    0    |
|          |      trunc_ln36_fu_142     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln43_fu_146      |    0    |    0    |
|          |     zext_ln43_3_fu_150     |    0    |    0    |
|          |     zext_ln43_4_fu_154     |    0    |    0    |
|          |     zext_ln43_5_fu_158     |    0    |    0    |
|          |     zext_ln43_6_fu_162     |    0    |    0    |
|          |     zext_ln43_7_fu_166     |    0    |    0    |
|          |     zext_ln43_8_fu_170     |    0    |    0    |
|   zext   |     zext_ln43_9_fu_174     |    0    |    0    |
|          |     zext_ln43_10_fu_178    |    0    |    0    |
|          |     zext_ln43_11_fu_182    |    0    |    0    |
|          |     zext_ln43_12_fu_186    |    0    |    0    |
|          |     zext_ln43_13_fu_190    |    0    |    0    |
|          |     zext_ln43_14_fu_194    |    0    |    0    |
|          |     zext_ln43_15_fu_236    |    0    |    0    |
|          |      zext_ln36_fu_368      |    0    |    0    |
|          |     zext_ln43_16_fu_410    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       lhs_V_3_fu_272       |    0    |    0    |
|          |       rhs_V_3_fu_276       |    0    |    0    |
|   sext   |       lhs_V_4_fu_446       |    0    |    0    |
|          |       rhs_V_4_fu_450       |    0    |    0    |
|          |        lhs_V_fu_536        |    0    |    0    |
|          |        rhs_V_fu_540        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_Result_s_fu_286     |    0    |    0    |
|          |     p_Result_28_fu_300     |    0    |    0    |
| bitselect|     p_Result_29_fu_460     |    0    |    0    |
|          |     p_Result_30_fu_474     |    0    |    0    |
|          |     p_Result_31_fu_550     |    0    |    0    |
|          |     p_Result_32_fu_564     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   644   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|p_Result_31_reg_618|    1   |
|p_Result_32_reg_631|    1   |
| p_Val2_55_reg_625 |   18   |
+-------------------+--------+
|       Total       |   20   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   644  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   644  |
+-----------+--------+--------+
