LIBRARY 	IEEE;
USE 		IEEE.STD_LOGIC_1164.ALL;
USE 		IEEE.NUMERIC_STD.ALL;
 
ENTITY RIPPLECARRYADDER IS
	PORT(
			A		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
			B		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
			CIN	: IN STD_LOGIC;
			
			S		: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
			COUT	: OUT STD_LOGIC
			);
			
		END ENTITY RIPPLECARRYADDER;
 
ARCHITECTURE BEHAVIOURAL OF RIPPLECARRYADDER IS
	COMPONENT FULLADDER
				 PORT(
						A 		: IN 	STD_LOGIC;
						B 		: IN 	STD_LOGIC;
						CIN	: IN 	STD_LOGIC;
			
						S 		: OUT STD_LOGIC;
						COUT 	: OUT STD_LOGIC
						);
				  END COMPONENT;
 
		SIGNAL C1,C2,C3	: STD_LOGIC;
		
			BEGIN
				FA0: FULLADDER PORT MAP( A(0)	, B(0)	, CIN	, S(0)	, C1	);
				FA1: FULLADDER PORT MAP( A(1)	, B(1)	, C1	, S(1)	, C2	);
				FA2: FULLADDER PORT MAP( A(2)	, B(2)	, C2	, S(2)	, C3	);
				FA3: FULLADDER PORT MAP( A(3)	, B(3)	, C3	, S(3)	, COUT);
 
END ARCHITECTURE BEHAVIOURAL;
