C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00   -part LCMXO2_7000HE  -package TG144C  -grade -4    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\synlog\report\mult8bits00_mult8bits00_fpga_mapper.xml  -top_level_module  topmult8bit00  -flow mapping  -multisrs  -oedif  C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\mult8bits00_mult8bits00.edi   -freq 1.000   C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\synwork\mult8bits00_mult8bits00_prem.srd  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\syntmp\mult8bits00_mult8bits00.plg  -osyn  C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\mult8bits00_mult8bits00.srm  -prjdir  C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\  -prjname  proj_1  -log  C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\synlog\mult8bits00_mult8bits00_fpga_mapper.srr 
rc:0 success:1 runtime:3
file:C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\mult8bits00_mult8bits00.edi|io:o|time:1506428664|size:360926|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\synwork\mult8bits00_mult8bits00_prem.srd|io:i|time:1506428661|size:13500|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1489047244|size:54295|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1489047244|size:40584|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\syntmp\mult8bits00_mult8bits00.plg|io:o|time:1506428664|size:5481|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\mult8bits00_mult8bits00.srm|io:o|time:1506428663|size:15018|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\mult8bits00\mult8bits00\synlog\mult8bits00_mult8bits00_fpga_mapper.srr|io:o|time:1506428664|size:7328|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\bin\m_gen_lattice.exe|io:i|time:1489220624|size:19190784|exec:1
file:C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1489222152|size:23049728|exec:1
