(kicad_pcb (version 20171130) (host pcbnew "(5.0.0)")

  (general
    (thickness 1.6)
    (drawings 10)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user hide)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.2)
    (trace_clearance 0.15)
    (zone_clearance 0.2)
    (zone_45_only no)
    (trace_min 0.2)
    (segment_width 0.15)
    (edge_width 0.15)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.5 0.28)
    (pad_drill 0)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements 7EFFFFFF)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions true)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin true)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory "Gerber"))
  )

  (net 0 "")

  (net_class Default "これは標準のネット クラスです。"
    (clearance 0.15)
    (trace_width 0.2)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_gap 0.15)
    (diff_pair_width 0.2)
  )

  (net_class POWER ""
    (clearance 0.2)
    (trace_width 0.8)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_gap 0.15)
    (diff_pair_width 0.2)
  )

  (net_class TMDS ""
    (clearance 0.15)
    (trace_width 0.2)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_gap 0.15)
    (diff_pair_width 0.2)
  )

  (net_class TMDS_FPGA ""
    (clearance 0.15)
    (trace_width 0.2)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_gap 0.15)
    (diff_pair_width 0.2)
  )

  (net_class UIM ""
    (clearance 0.15)
    (trace_width 0.3)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_gap 0.15)
    (diff_pair_width 0.22)
  )

  (gr_line (start 0 -41.85) (end 67.5 -41.85) (layer F.Fab) (width 0.15) (tstamp 5EC423A3))
  (gr_arc (start 64.3 -49.4) (end 64.3 -52.6) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 3.2 -52.6) (end 64.3 -52.6) (layer Edge.Cuts) (width 0.15) (tstamp 5EC422EC))
  (gr_line (start 67.5 -3.2) (end 67.5 -49.4) (layer Edge.Cuts) (width 0.15) (tstamp 5EC422BC))
  (gr_arc (start 3.2 -49.4) (end 0 -49.4) (angle 90) (layer Edge.Cuts) (width 0.15) (tstamp 5EC4223F))
  (gr_arc (start 64.3 -3.2) (end 64.3 0) (angle -90) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 3.2 -3.2) (end 0 -3.2) (angle -90) (layer Edge.Cuts) (width 0.15))
  (gr_circle (center 3.2 -3.2) (end 4.3 -3.2) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 0 -3.2) (end 0 -49.4) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 3.2 0) (end 64.3 0) (layer Edge.Cuts) (width 0.15))

)
