
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000676c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003058  080068fc  080068fc  000168fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009954  08009954  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08009954  08009954  00019954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800995c  0800995c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800995c  0800995c  0001995c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009960  08009960  00019960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00000350  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003c4  200003c4  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012a69  00000000  00000000  000200e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000034f3  00000000  00000000  00032b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001288  00000000  00000000  00036048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e4b  00000000  00000000  000372d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002488f  00000000  00000000  0003811b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a0a8  00000000  00000000  0005c9aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cfe2d  00000000  00000000  00076a52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000050d8  00000000  00000000  00146880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0014b958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080068e4 	.word	0x080068e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080068e4 	.word	0x080068e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000580:	2201      	movs	r2, #1
 8000582:	2108      	movs	r1, #8
 8000584:	4802      	ldr	r0, [pc, #8]	; (8000590 <button_init+0x14>)
 8000586:	f002 fc3f 	bl	8002e08 <HAL_GPIO_WritePin>
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40020c00 	.word	0x40020c00

08000594 <button_Scan>:

void button_Scan(){
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 800059a:	2200      	movs	r2, #0
 800059c:	2108      	movs	r1, #8
 800059e:	482f      	ldr	r0, [pc, #188]	; (800065c <button_Scan+0xc8>)
 80005a0:	f002 fc32 	bl	8002e08 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005a4:	2201      	movs	r2, #1
 80005a6:	2108      	movs	r1, #8
 80005a8:	482c      	ldr	r0, [pc, #176]	; (800065c <button_Scan+0xc8>)
 80005aa:	f002 fc2d 	bl	8002e08 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80005ae:	230a      	movs	r3, #10
 80005b0:	2202      	movs	r2, #2
 80005b2:	492b      	ldr	r1, [pc, #172]	; (8000660 <button_Scan+0xcc>)
 80005b4:	482b      	ldr	r0, [pc, #172]	; (8000664 <button_Scan+0xd0>)
 80005b6:	f004 fb78 	bl	8004caa <HAL_SPI_Receive>
	  int button_index = 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80005be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005c2:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80005c4:	2300      	movs	r3, #0
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	e03f      	b.n	800064a <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	db06      	blt.n	80005de <button_Scan+0x4a>
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2b03      	cmp	r3, #3
 80005d4:	dc03      	bgt.n	80005de <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	3304      	adds	r3, #4
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	e018      	b.n	8000610 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2b03      	cmp	r3, #3
 80005e2:	dd07      	ble.n	80005f4 <button_Scan+0x60>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b07      	cmp	r3, #7
 80005e8:	dc04      	bgt.n	80005f4 <button_Scan+0x60>
			  button_index = 7 - i;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	f1c3 0307 	rsb	r3, r3, #7
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	e00d      	b.n	8000610 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2b07      	cmp	r3, #7
 80005f8:	dd06      	ble.n	8000608 <button_Scan+0x74>
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2b0b      	cmp	r3, #11
 80005fe:	dc03      	bgt.n	8000608 <button_Scan+0x74>
			  button_index = i + 4;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	3304      	adds	r3, #4
 8000604:	60fb      	str	r3, [r7, #12]
 8000606:	e003      	b.n	8000610 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f1c3 0317 	rsb	r3, r3, #23
 800060e:	60fb      	str	r3, [r7, #12]
		  }
		  
		  if(spi_button & mask) button_count[button_index] = 0;
 8000610:	4b13      	ldr	r3, [pc, #76]	; (8000660 <button_Scan+0xcc>)
 8000612:	881a      	ldrh	r2, [r3, #0]
 8000614:	897b      	ldrh	r3, [r7, #10]
 8000616:	4013      	ands	r3, r2
 8000618:	b29b      	uxth	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d005      	beq.n	800062a <button_Scan+0x96>
 800061e:	4a12      	ldr	r2, [pc, #72]	; (8000668 <button_Scan+0xd4>)
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	2100      	movs	r1, #0
 8000624:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000628:	e009      	b.n	800063e <button_Scan+0xaa>
		  else button_count[button_index]++;
 800062a:	4a0f      	ldr	r2, [pc, #60]	; (8000668 <button_Scan+0xd4>)
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000632:	3301      	adds	r3, #1
 8000634:	b299      	uxth	r1, r3
 8000636:	4a0c      	ldr	r2, [pc, #48]	; (8000668 <button_Scan+0xd4>)
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800063e:	897b      	ldrh	r3, [r7, #10]
 8000640:	085b      	lsrs	r3, r3, #1
 8000642:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	3301      	adds	r3, #1
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2b0f      	cmp	r3, #15
 800064e:	ddbc      	ble.n	80005ca <button_Scan+0x36>
	  }
}
 8000650:	bf00      	nop
 8000652:	bf00      	nop
 8000654:	3710      	adds	r7, #16
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40020c00 	.word	0x40020c00
 8000660:	200000b0 	.word	0x200000b0
 8000664:	200001d4 	.word	0x200001d4
 8000668:	20000090 	.word	0x20000090

0800066c <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(0); //second
 8000670:	2000      	movs	r0, #0
 8000672:	f002 f837 	bl	80026e4 <DEC2BCD>
 8000676:	4603      	mov	r3, r0
 8000678:	461a      	mov	r2, r3
 800067a:	4b1c      	ldr	r3, [pc, #112]	; (80006ec <ds3231_init+0x80>)
 800067c:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(30); //minute
 800067e:	201e      	movs	r0, #30
 8000680:	f002 f830 	bl	80026e4 <DEC2BCD>
 8000684:	4603      	mov	r3, r0
 8000686:	461a      	mov	r2, r3
 8000688:	4b18      	ldr	r3, [pc, #96]	; (80006ec <ds3231_init+0x80>)
 800068a:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(14); //hour
 800068c:	200e      	movs	r0, #14
 800068e:	f002 f829 	bl	80026e4 <DEC2BCD>
 8000692:	4603      	mov	r3, r0
 8000694:	461a      	mov	r2, r3
 8000696:	4b15      	ldr	r3, [pc, #84]	; (80006ec <ds3231_init+0x80>)
 8000698:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(2);  //day
 800069a:	2002      	movs	r0, #2
 800069c:	f002 f822 	bl	80026e4 <DEC2BCD>
 80006a0:	4603      	mov	r3, r0
 80006a2:	461a      	mov	r2, r3
 80006a4:	4b11      	ldr	r3, [pc, #68]	; (80006ec <ds3231_init+0x80>)
 80006a6:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(3); //date
 80006a8:	2003      	movs	r0, #3
 80006aa:	f002 f81b 	bl	80026e4 <DEC2BCD>
 80006ae:	4603      	mov	r3, r0
 80006b0:	461a      	mov	r2, r3
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <ds3231_init+0x80>)
 80006b4:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(11);  //month
 80006b6:	200b      	movs	r0, #11
 80006b8:	f002 f814 	bl	80026e4 <DEC2BCD>
 80006bc:	4603      	mov	r3, r0
 80006be:	461a      	mov	r2, r3
 80006c0:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <ds3231_init+0x80>)
 80006c2:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(25); //year
 80006c4:	2019      	movs	r0, #25
 80006c6:	f002 f80d 	bl	80026e4 <DEC2BCD>
 80006ca:	4603      	mov	r3, r0
 80006cc:	461a      	mov	r2, r3
 80006ce:	4b07      	ldr	r3, [pc, #28]	; (80006ec <ds3231_init+0x80>)
 80006d0:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
 80006d2:	2332      	movs	r3, #50	; 0x32
 80006d4:	2203      	movs	r2, #3
 80006d6:	21d0      	movs	r1, #208	; 0xd0
 80006d8:	4805      	ldr	r0, [pc, #20]	; (80006f0 <ds3231_init+0x84>)
 80006da:	f003 f813 	bl	8003704 <HAL_I2C_IsDeviceReady>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d000      	beq.n	80006e6 <ds3231_init+0x7a>
		while(1);
 80006e4:	e7fe      	b.n	80006e4 <ds3231_init+0x78>
	};
}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	200000b4 	.word	0x200000b4
 80006f0:	20000118 	.word	0x20000118

080006f4 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b088      	sub	sp, #32
 80006f8:	af04      	add	r7, sp, #16
 80006fa:	4603      	mov	r3, r0
 80006fc:	460a      	mov	r2, r1
 80006fe:	71fb      	strb	r3, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 8000704:	79bb      	ldrb	r3, [r7, #6]
 8000706:	4618      	mov	r0, r3
 8000708:	f001 ffec 	bl	80026e4 <DEC2BCD>
 800070c:	4603      	mov	r3, r0
 800070e:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	b29a      	uxth	r2, r3
 8000714:	230a      	movs	r3, #10
 8000716:	9302      	str	r3, [sp, #8]
 8000718:	2301      	movs	r3, #1
 800071a:	9301      	str	r3, [sp, #4]
 800071c:	f107 030f 	add.w	r3, r7, #15
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2301      	movs	r3, #1
 8000724:	21d0      	movs	r1, #208	; 0xd0
 8000726:	4803      	ldr	r0, [pc, #12]	; (8000734 <ds3231_Write+0x40>)
 8000728:	f002 fccc 	bl	80030c4 <HAL_I2C_Mem_Write>
}
 800072c:	bf00      	nop
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000118 	.word	0x20000118

08000738 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 800073e:	230a      	movs	r3, #10
 8000740:	9302      	str	r3, [sp, #8]
 8000742:	2307      	movs	r3, #7
 8000744:	9301      	str	r3, [sp, #4]
 8000746:	4b25      	ldr	r3, [pc, #148]	; (80007dc <ds3231_ReadTime+0xa4>)
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2301      	movs	r3, #1
 800074c:	2200      	movs	r2, #0
 800074e:	21d0      	movs	r1, #208	; 0xd0
 8000750:	4823      	ldr	r0, [pc, #140]	; (80007e0 <ds3231_ReadTime+0xa8>)
 8000752:	f002 fdb1 	bl	80032b8 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 8000756:	4b21      	ldr	r3, [pc, #132]	; (80007dc <ds3231_ReadTime+0xa4>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	4618      	mov	r0, r3
 800075c:	f001 ffa8 	bl	80026b0 <BCD2DEC>
 8000760:	4603      	mov	r3, r0
 8000762:	461a      	mov	r2, r3
 8000764:	4b1f      	ldr	r3, [pc, #124]	; (80007e4 <ds3231_ReadTime+0xac>)
 8000766:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 8000768:	4b1c      	ldr	r3, [pc, #112]	; (80007dc <ds3231_ReadTime+0xa4>)
 800076a:	785b      	ldrb	r3, [r3, #1]
 800076c:	4618      	mov	r0, r3
 800076e:	f001 ff9f 	bl	80026b0 <BCD2DEC>
 8000772:	4603      	mov	r3, r0
 8000774:	461a      	mov	r2, r3
 8000776:	4b1c      	ldr	r3, [pc, #112]	; (80007e8 <ds3231_ReadTime+0xb0>)
 8000778:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800077a:	4b18      	ldr	r3, [pc, #96]	; (80007dc <ds3231_ReadTime+0xa4>)
 800077c:	789b      	ldrb	r3, [r3, #2]
 800077e:	4618      	mov	r0, r3
 8000780:	f001 ff96 	bl	80026b0 <BCD2DEC>
 8000784:	4603      	mov	r3, r0
 8000786:	461a      	mov	r2, r3
 8000788:	4b18      	ldr	r3, [pc, #96]	; (80007ec <ds3231_ReadTime+0xb4>)
 800078a:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 800078c:	4b13      	ldr	r3, [pc, #76]	; (80007dc <ds3231_ReadTime+0xa4>)
 800078e:	78db      	ldrb	r3, [r3, #3]
 8000790:	4618      	mov	r0, r3
 8000792:	f001 ff8d 	bl	80026b0 <BCD2DEC>
 8000796:	4603      	mov	r3, r0
 8000798:	461a      	mov	r2, r3
 800079a:	4b15      	ldr	r3, [pc, #84]	; (80007f0 <ds3231_ReadTime+0xb8>)
 800079c:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <ds3231_ReadTime+0xa4>)
 80007a0:	791b      	ldrb	r3, [r3, #4]
 80007a2:	4618      	mov	r0, r3
 80007a4:	f001 ff84 	bl	80026b0 <BCD2DEC>
 80007a8:	4603      	mov	r3, r0
 80007aa:	461a      	mov	r2, r3
 80007ac:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <ds3231_ReadTime+0xbc>)
 80007ae:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <ds3231_ReadTime+0xa4>)
 80007b2:	795b      	ldrb	r3, [r3, #5]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f001 ff7b 	bl	80026b0 <BCD2DEC>
 80007ba:	4603      	mov	r3, r0
 80007bc:	461a      	mov	r2, r3
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <ds3231_ReadTime+0xc0>)
 80007c0:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <ds3231_ReadTime+0xa4>)
 80007c4:	799b      	ldrb	r3, [r3, #6]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f001 ff72 	bl	80026b0 <BCD2DEC>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <ds3231_ReadTime+0xc4>)
 80007d2:	701a      	strb	r2, [r3, #0]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	200000b4 	.word	0x200000b4
 80007e0:	20000118 	.word	0x20000118
 80007e4:	200000bd 	.word	0x200000bd
 80007e8:	200000bc 	.word	0x200000bc
 80007ec:	200000bb 	.word	0x200000bb
 80007f0:	200000bf 	.word	0x200000bf
 80007f4:	200000be 	.word	0x200000be
 80007f8:	200000c0 	.word	0x200000c0
 80007fc:	200000c1 	.word	0x200000c1

08000800 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08e      	sub	sp, #56	; 0x38
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]
 8000816:	615a      	str	r2, [r3, #20]
 8000818:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800081a:	463b      	mov	r3, r7
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
 8000828:	615a      	str	r2, [r3, #20]
 800082a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800082c:	4b2f      	ldr	r3, [pc, #188]	; (80008ec <MX_FSMC_Init+0xec>)
 800082e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000832:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000834:	4b2d      	ldr	r3, [pc, #180]	; (80008ec <MX_FSMC_Init+0xec>)
 8000836:	4a2e      	ldr	r2, [pc, #184]	; (80008f0 <MX_FSMC_Init+0xf0>)
 8000838:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800083a:	4b2c      	ldr	r3, [pc, #176]	; (80008ec <MX_FSMC_Init+0xec>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000840:	4b2a      	ldr	r3, [pc, #168]	; (80008ec <MX_FSMC_Init+0xec>)
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000846:	4b29      	ldr	r3, [pc, #164]	; (80008ec <MX_FSMC_Init+0xec>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800084c:	4b27      	ldr	r3, [pc, #156]	; (80008ec <MX_FSMC_Init+0xec>)
 800084e:	2210      	movs	r2, #16
 8000850:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000852:	4b26      	ldr	r3, [pc, #152]	; (80008ec <MX_FSMC_Init+0xec>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000858:	4b24      	ldr	r3, [pc, #144]	; (80008ec <MX_FSMC_Init+0xec>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800085e:	4b23      	ldr	r3, [pc, #140]	; (80008ec <MX_FSMC_Init+0xec>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000864:	4b21      	ldr	r3, [pc, #132]	; (80008ec <MX_FSMC_Init+0xec>)
 8000866:	2200      	movs	r2, #0
 8000868:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800086a:	4b20      	ldr	r3, [pc, #128]	; (80008ec <MX_FSMC_Init+0xec>)
 800086c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000870:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000872:	4b1e      	ldr	r3, [pc, #120]	; (80008ec <MX_FSMC_Init+0xec>)
 8000874:	2200      	movs	r2, #0
 8000876:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000878:	4b1c      	ldr	r3, [pc, #112]	; (80008ec <MX_FSMC_Init+0xec>)
 800087a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800087e:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000880:	4b1a      	ldr	r3, [pc, #104]	; (80008ec <MX_FSMC_Init+0xec>)
 8000882:	2200      	movs	r2, #0
 8000884:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000886:	4b19      	ldr	r3, [pc, #100]	; (80008ec <MX_FSMC_Init+0xec>)
 8000888:	2200      	movs	r2, #0
 800088a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800088c:	4b17      	ldr	r3, [pc, #92]	; (80008ec <MX_FSMC_Init+0xec>)
 800088e:	2200      	movs	r2, #0
 8000890:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000892:	230f      	movs	r3, #15
 8000894:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000896:	230f      	movs	r3, #15
 8000898:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800089a:	233c      	movs	r3, #60	; 0x3c
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800089e:	2300      	movs	r3, #0
 80008a0:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80008a2:	2310      	movs	r3, #16
 80008a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80008a6:	2311      	movs	r3, #17
 80008a8:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80008aa:	2300      	movs	r3, #0
 80008ac:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80008ae:	2308      	movs	r3, #8
 80008b0:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80008b2:	230f      	movs	r3, #15
 80008b4:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80008b6:	2309      	movs	r3, #9
 80008b8:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80008be:	2310      	movs	r3, #16
 80008c0:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80008c2:	2311      	movs	r3, #17
 80008c4:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80008ca:	463a      	mov	r2, r7
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	4806      	ldr	r0, [pc, #24]	; (80008ec <MX_FSMC_Init+0xec>)
 80008d4:	f004 fdcc 	bl	8005470 <HAL_SRAM_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80008de:	f001 fcfd 	bl	80022dc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80008e2:	bf00      	nop
 80008e4:	3738      	adds	r7, #56	; 0x38
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	200000c4 	.word	0x200000c4
 80008f0:	a0000104 	.word	0xa0000104

080008f4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000908:	4b1c      	ldr	r3, [pc, #112]	; (800097c <HAL_FSMC_MspInit+0x88>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d131      	bne.n	8000974 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000910:	4b1a      	ldr	r3, [pc, #104]	; (800097c <HAL_FSMC_MspInit+0x88>)
 8000912:	2201      	movs	r2, #1
 8000914:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	603b      	str	r3, [r7, #0]
 800091a:	4b19      	ldr	r3, [pc, #100]	; (8000980 <HAL_FSMC_MspInit+0x8c>)
 800091c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800091e:	4a18      	ldr	r2, [pc, #96]	; (8000980 <HAL_FSMC_MspInit+0x8c>)
 8000920:	f043 0301 	orr.w	r3, r3, #1
 8000924:	6393      	str	r3, [r2, #56]	; 0x38
 8000926:	4b16      	ldr	r3, [pc, #88]	; (8000980 <HAL_FSMC_MspInit+0x8c>)
 8000928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800092a:	f003 0301 	and.w	r3, r3, #1
 800092e:	603b      	str	r3, [r7, #0]
 8000930:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000932:	f64f 7388 	movw	r3, #65416	; 0xff88
 8000936:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000938:	2302      	movs	r3, #2
 800093a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000940:	2303      	movs	r3, #3
 8000942:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000944:	230c      	movs	r3, #12
 8000946:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	4619      	mov	r1, r3
 800094c:	480d      	ldr	r0, [pc, #52]	; (8000984 <HAL_FSMC_MspInit+0x90>)
 800094e:	f002 f8bf 	bl	8002ad0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000952:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8000956:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	2302      	movs	r3, #2
 800095a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000964:	230c      	movs	r3, #12
 8000966:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	4619      	mov	r1, r3
 800096c:	4806      	ldr	r0, [pc, #24]	; (8000988 <HAL_FSMC_MspInit+0x94>)
 800096e:	f002 f8af 	bl	8002ad0 <HAL_GPIO_Init>
 8000972:	e000      	b.n	8000976 <HAL_FSMC_MspInit+0x82>
    return;
 8000974:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000114 	.word	0x20000114
 8000980:	40023800 	.word	0x40023800
 8000984:	40021000 	.word	0x40021000
 8000988:	40020c00 	.word	0x40020c00

0800098c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000994:	f7ff ffae 	bl	80008f4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08c      	sub	sp, #48	; 0x30
 80009a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]
 80009b2:	60da      	str	r2, [r3, #12]
 80009b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	61bb      	str	r3, [r7, #24]
 80009ba:	4b6f      	ldr	r3, [pc, #444]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a6e      	ldr	r2, [pc, #440]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 80009c0:	f043 0310 	orr.w	r3, r3, #16
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b6c      	ldr	r3, [pc, #432]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0310 	and.w	r3, r3, #16
 80009ce:	61bb      	str	r3, [r7, #24]
 80009d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	617b      	str	r3, [r7, #20]
 80009d6:	4b68      	ldr	r3, [pc, #416]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a67      	ldr	r2, [pc, #412]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 80009dc:	f043 0304 	orr.w	r3, r3, #4
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b65      	ldr	r3, [pc, #404]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f003 0304 	and.w	r3, r3, #4
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]
 80009f2:	4b61      	ldr	r3, [pc, #388]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a60      	ldr	r2, [pc, #384]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 80009f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b5e      	ldr	r3, [pc, #376]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	4b5a      	ldr	r3, [pc, #360]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	4a59      	ldr	r2, [pc, #356]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1a:	4b57      	ldr	r3, [pc, #348]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
 8000a2a:	4b53      	ldr	r3, [pc, #332]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	4a52      	ldr	r2, [pc, #328]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a30:	f043 0308 	orr.w	r3, r3, #8
 8000a34:	6313      	str	r3, [r2, #48]	; 0x30
 8000a36:	4b50      	ldr	r3, [pc, #320]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	f003 0308 	and.w	r3, r3, #8
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	4b4c      	ldr	r3, [pc, #304]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	4a4b      	ldr	r2, [pc, #300]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a50:	6313      	str	r3, [r2, #48]	; 0x30
 8000a52:	4b49      	ldr	r3, [pc, #292]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	603b      	str	r3, [r7, #0]
 8000a62:	4b45      	ldr	r3, [pc, #276]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a44      	ldr	r2, [pc, #272]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a68:	f043 0302 	orr.w	r3, r3, #2
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b42      	ldr	r3, [pc, #264]	; (8000b78 <MX_GPIO_Init+0x1d8>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0302 	and.w	r3, r3, #2
 8000a76:	603b      	str	r3, [r7, #0]
 8000a78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2170      	movs	r1, #112	; 0x70
 8000a7e:	483f      	ldr	r0, [pc, #252]	; (8000b7c <MX_GPIO_Init+0x1dc>)
 8000a80:	f002 f9c2 	bl	8002e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a8a:	483d      	ldr	r0, [pc, #244]	; (8000b80 <MX_GPIO_Init+0x1e0>)
 8000a8c:	f002 f9bc 	bl	8002e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000a90:	2200      	movs	r2, #0
 8000a92:	2140      	movs	r1, #64	; 0x40
 8000a94:	483b      	ldr	r0, [pc, #236]	; (8000b84 <MX_GPIO_Init+0x1e4>)
 8000a96:	f002 f9b7 	bl	8002e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa0:	4839      	ldr	r0, [pc, #228]	; (8000b88 <MX_GPIO_Init+0x1e8>)
 8000aa2:	f002 f9b1 	bl	8002e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2108      	movs	r1, #8
 8000aaa:	4838      	ldr	r0, [pc, #224]	; (8000b8c <MX_GPIO_Init+0x1ec>)
 8000aac:	f002 f9ac 	bl	8002e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000ab0:	2370      	movs	r3, #112	; 0x70
 8000ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abc:	2300      	movs	r3, #0
 8000abe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ac0:	f107 031c 	add.w	r3, r7, #28
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	482d      	ldr	r0, [pc, #180]	; (8000b7c <MX_GPIO_Init+0x1dc>)
 8000ac8:	f002 f802 	bl	8002ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000acc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4826      	ldr	r0, [pc, #152]	; (8000b80 <MX_GPIO_Init+0x1e0>)
 8000ae6:	f001 fff3 	bl	8002ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000aea:	23c0      	movs	r3, #192	; 0xc0
 8000aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aee:	2300      	movs	r3, #0
 8000af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af6:	f107 031c 	add.w	r3, r7, #28
 8000afa:	4619      	mov	r1, r3
 8000afc:	4822      	ldr	r0, [pc, #136]	; (8000b88 <MX_GPIO_Init+0x1e8>)
 8000afe:	f001 ffe7 	bl	8002ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000b02:	2330      	movs	r3, #48	; 0x30
 8000b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b06:	2300      	movs	r3, #0
 8000b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b0e:	f107 031c 	add.w	r3, r7, #28
 8000b12:	4619      	mov	r1, r3
 8000b14:	481a      	ldr	r0, [pc, #104]	; (8000b80 <MX_GPIO_Init+0x1e0>)
 8000b16:	f001 ffdb 	bl	8002ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000b1a:	2340      	movs	r3, #64	; 0x40
 8000b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4814      	ldr	r0, [pc, #80]	; (8000b84 <MX_GPIO_Init+0x1e4>)
 8000b32:	f001 ffcd 	bl	8002ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000b36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000b48:	f107 031c 	add.w	r3, r7, #28
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	480e      	ldr	r0, [pc, #56]	; (8000b88 <MX_GPIO_Init+0x1e8>)
 8000b50:	f001 ffbe 	bl	8002ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000b54:	2308      	movs	r3, #8
 8000b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000b64:	f107 031c 	add.w	r3, r7, #28
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4808      	ldr	r0, [pc, #32]	; (8000b8c <MX_GPIO_Init+0x1ec>)
 8000b6c:	f001 ffb0 	bl	8002ad0 <HAL_GPIO_Init>

}
 8000b70:	bf00      	nop
 8000b72:	3730      	adds	r7, #48	; 0x30
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40023800 	.word	0x40023800
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	40020800 	.word	0x40020800
 8000b84:	40021800 	.word	0x40021800
 8000b88:	40020000 	.word	0x40020000
 8000b8c:	40020c00 	.word	0x40020c00

08000b90 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b94:	4b12      	ldr	r3, [pc, #72]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000b96:	4a13      	ldr	r2, [pc, #76]	; (8000be4 <MX_I2C1_Init+0x54>)
 8000b98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b9a:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000b9c:	4a12      	ldr	r2, [pc, #72]	; (8000be8 <MX_I2C1_Init+0x58>)
 8000b9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ba0:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ba6:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bac:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000bae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000bb2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bba:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bc0:	4b07      	ldr	r3, [pc, #28]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bc6:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bcc:	4804      	ldr	r0, [pc, #16]	; (8000be0 <MX_I2C1_Init+0x50>)
 8000bce:	f002 f935 	bl	8002e3c <HAL_I2C_Init>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bd8:	f001 fb80 	bl	80022dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20000118 	.word	0x20000118
 8000be4:	40005400 	.word	0x40005400
 8000be8:	000186a0 	.word	0x000186a0

08000bec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b08a      	sub	sp, #40	; 0x28
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]
 8000bfc:	605a      	str	r2, [r3, #4]
 8000bfe:	609a      	str	r2, [r3, #8]
 8000c00:	60da      	str	r2, [r3, #12]
 8000c02:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a19      	ldr	r2, [pc, #100]	; (8000c70 <HAL_I2C_MspInit+0x84>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d12b      	bne.n	8000c66 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	613b      	str	r3, [r7, #16]
 8000c12:	4b18      	ldr	r3, [pc, #96]	; (8000c74 <HAL_I2C_MspInit+0x88>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a17      	ldr	r2, [pc, #92]	; (8000c74 <HAL_I2C_MspInit+0x88>)
 8000c18:	f043 0302 	orr.w	r3, r3, #2
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <HAL_I2C_MspInit+0x88>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c2a:	23c0      	movs	r3, #192	; 0xc0
 8000c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c2e:	2312      	movs	r3, #18
 8000c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c36:	2303      	movs	r3, #3
 8000c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c3a:	2304      	movs	r3, #4
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4619      	mov	r1, r3
 8000c44:	480c      	ldr	r0, [pc, #48]	; (8000c78 <HAL_I2C_MspInit+0x8c>)
 8000c46:	f001 ff43 	bl	8002ad0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <HAL_I2C_MspInit+0x88>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c52:	4a08      	ldr	r2, [pc, #32]	; (8000c74 <HAL_I2C_MspInit+0x88>)
 8000c54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c58:	6413      	str	r3, [r2, #64]	; 0x40
 8000c5a:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_I2C_MspInit+0x88>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c66:	bf00      	nop
 8000c68:	3728      	adds	r7, #40	; 0x28
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40005400 	.word	0x40005400
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40020400 	.word	0x40020400

08000c7c <updateTime>:
void alarmSetting();

void fsm_init();
void fsm_clock();

void updateTime(){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
	ds3231_Write(ADDRESS_YEAR, time_setting[YEAR]);
 8000c80:	4b19      	ldr	r3, [pc, #100]	; (8000ce8 <updateTime+0x6c>)
 8000c82:	881b      	ldrh	r3, [r3, #0]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	4619      	mov	r1, r3
 8000c88:	2006      	movs	r0, #6
 8000c8a:	f7ff fd33 	bl	80006f4 <ds3231_Write>
	ds3231_Write(ADDRESS_MONTH, time_setting[MONTH]);
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <updateTime+0x6c>)
 8000c90:	885b      	ldrh	r3, [r3, #2]
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	4619      	mov	r1, r3
 8000c96:	2005      	movs	r0, #5
 8000c98:	f7ff fd2c 	bl	80006f4 <ds3231_Write>
	ds3231_Write(ADDRESS_DATE, time_setting[DATE]);
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <updateTime+0x6c>)
 8000c9e:	889b      	ldrh	r3, [r3, #4]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	2004      	movs	r0, #4
 8000ca6:	f7ff fd25 	bl	80006f4 <ds3231_Write>
	ds3231_Write(ADDRESS_DAY, time_setting[DAY]);
 8000caa:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <updateTime+0x6c>)
 8000cac:	88db      	ldrh	r3, [r3, #6]
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	2003      	movs	r0, #3
 8000cb4:	f7ff fd1e 	bl	80006f4 <ds3231_Write>
	ds3231_Write(ADDRESS_HOUR, time_setting[HOUR]);
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <updateTime+0x6c>)
 8000cba:	891b      	ldrh	r3, [r3, #8]
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	2002      	movs	r0, #2
 8000cc2:	f7ff fd17 	bl	80006f4 <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, time_setting[MIN]);
 8000cc6:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <updateTime+0x6c>)
 8000cc8:	895b      	ldrh	r3, [r3, #10]
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	4619      	mov	r1, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	f7ff fd10 	bl	80006f4 <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, time_setting[SEC]);
 8000cd4:	4b04      	ldr	r3, [pc, #16]	; (8000ce8 <updateTime+0x6c>)
 8000cd6:	899b      	ldrh	r3, [r3, #12]
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	4619      	mov	r1, r3
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f7ff fd09 	bl	80006f4 <ds3231_Write>
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000000 	.word	0x20000000

08000cec <isButtonUp>:
uint8_t isButtonUp()
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
    if (button_count[3] == 1)
 8000cf0:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <isButtonUp+0x1c>)
 8000cf2:	88db      	ldrh	r3, [r3, #6]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d101      	bne.n	8000cfc <isButtonUp+0x10>
        return 1;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	e000      	b.n	8000cfe <isButtonUp+0x12>
    else
        return 0;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	20000090 	.word	0x20000090

08000d0c <isButtonE>:
uint8_t isButtonE()
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
    if (button_count[12] == 1)
 8000d10:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <isButtonE+0x1c>)
 8000d12:	8b1b      	ldrh	r3, [r3, #24]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d101      	bne.n	8000d1c <isButtonE+0x10>
        return 1;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e000      	b.n	8000d1e <isButtonE+0x12>
    else
        return 0;
 8000d1c:	2300      	movs	r3, #0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	20000090 	.word	0x20000090

08000d2c <isButtonB>:
uint8_t isButtonB()
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
    if (button_count[14] == 1)
 8000d30:	4b05      	ldr	r3, [pc, #20]	; (8000d48 <isButtonB+0x1c>)
 8000d32:	8b9b      	ldrh	r3, [r3, #28]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d101      	bne.n	8000d3c <isButtonB+0x10>
        return 1;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	e000      	b.n	8000d3e <isButtonB+0x12>
    else
        return 0;
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	20000090 	.word	0x20000090

08000d4c <isButtonDown>:
uint8_t isButtonDown()
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
    if (button_count[7] == 1)
 8000d50:	4b05      	ldr	r3, [pc, #20]	; (8000d68 <isButtonDown+0x1c>)
 8000d52:	89db      	ldrh	r3, [r3, #14]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d101      	bne.n	8000d5c <isButtonDown+0x10>
        return 1;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	e000      	b.n	8000d5e <isButtonDown+0x12>
    else
        return 0;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	20000090 	.word	0x20000090

08000d6c <blinkTimeUnit2Hz>:
static uint32_t counter_toggle = 0;

uint16_t cur_time[7] = {0, 0, 0, 0, 0, 0, 0}; 
// Blink the selected time unit at 2Hz on LCD
static void blinkTimeUnit2Hz(TimeUnit unit, uint16_t time_value)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b086      	sub	sp, #24
 8000d70:	af04      	add	r7, sp, #16
 8000d72:	4603      	mov	r3, r0
 8000d74:	460a      	mov	r2, r1
 8000d76:	71fb      	strb	r3, [r7, #7]
 8000d78:	4613      	mov	r3, r2
 8000d7a:	80bb      	strh	r3, [r7, #4]
    counter_toggle = (counter_toggle + 1) % 10; // Toggle every 500ms
 8000d7c:	4b22      	ldr	r3, [pc, #136]	; (8000e08 <blinkTimeUnit2Hz+0x9c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	1c59      	adds	r1, r3, #1
 8000d82:	4b22      	ldr	r3, [pc, #136]	; (8000e0c <blinkTimeUnit2Hz+0xa0>)
 8000d84:	fba3 2301 	umull	r2, r3, r3, r1
 8000d88:	08da      	lsrs	r2, r3, #3
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	1aca      	subs	r2, r1, r3
 8000d94:	4b1c      	ldr	r3, [pc, #112]	; (8000e08 <blinkTimeUnit2Hz+0x9c>)
 8000d96:	601a      	str	r2, [r3, #0]
    static uint8_t cur_state = 0;
    if (counter_toggle == 0)
 8000d98:	4b1b      	ldr	r3, [pc, #108]	; (8000e08 <blinkTimeUnit2Hz+0x9c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d12f      	bne.n	8000e00 <blinkTimeUnit2Hz+0x94>
    {
        if (cur_state == 0)
 8000da0:	4b1b      	ldr	r3, [pc, #108]	; (8000e10 <blinkTimeUnit2Hz+0xa4>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d112      	bne.n	8000dce <blinkTimeUnit2Hz+0x62>
            lcd_ShowIntNum(coord_x_time[unit], coord_y_time[unit], 
 8000da8:	79fb      	ldrb	r3, [r7, #7]
 8000daa:	4a1a      	ldr	r2, [pc, #104]	; (8000e14 <blinkTimeUnit2Hz+0xa8>)
 8000dac:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	4a19      	ldr	r2, [pc, #100]	; (8000e18 <blinkTimeUnit2Hz+0xac>)
 8000db4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000db8:	2318      	movs	r3, #24
 8000dba:	9302      	str	r3, [sp, #8]
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	9301      	str	r3, [sp, #4]
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	9300      	str	r3, [sp, #0]
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	f000 fea4 	bl	8001b14 <lcd_ShowIntNum>
 8000dcc:	e012      	b.n	8000df4 <blinkTimeUnit2Hz+0x88>
                       0, 2, BLACK, BLACK, 24);
        else
            lcd_ShowIntNum(coord_x_time[unit], coord_y_time[unit], 
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	4a10      	ldr	r2, [pc, #64]	; (8000e14 <blinkTimeUnit2Hz+0xa8>)
 8000dd2:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	4a0f      	ldr	r2, [pc, #60]	; (8000e18 <blinkTimeUnit2Hz+0xac>)
 8000dda:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000dde:	88ba      	ldrh	r2, [r7, #4]
 8000de0:	2318      	movs	r3, #24
 8000de2:	9302      	str	r3, [sp, #8]
 8000de4:	2300      	movs	r3, #0
 8000de6:	9301      	str	r3, [sp, #4]
 8000de8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000dec:	9300      	str	r3, [sp, #0]
 8000dee:	2302      	movs	r3, #2
 8000df0:	f000 fe90 	bl	8001b14 <lcd_ShowIntNum>
                       time_value, 2, RED, BLACK, 24);
        cur_state = ~cur_state;
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <blinkTimeUnit2Hz+0xa4>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <blinkTimeUnit2Hz+0xa4>)
 8000dfe:	701a      	strb	r2, [r3, #0]
    }
}
 8000e00:	bf00      	nop
 8000e02:	3708      	adds	r7, #8
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000194 	.word	0x20000194
 8000e0c:	cccccccd 	.word	0xcccccccd
 8000e10:	200001a6 	.word	0x200001a6
 8000e14:	08006968 	.word	0x08006968
 8000e18:	08006978 	.word	0x08006978

08000e1c <getCurrentTime>:

static void getCurrentTime()
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
    cur_time[YEAR] = ds3231_year;
 8000e20:	4b13      	ldr	r3, [pc, #76]	; (8000e70 <getCurrentTime+0x54>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <getCurrentTime+0x58>)
 8000e28:	801a      	strh	r2, [r3, #0]
    cur_time[MONTH] = ds3231_month;
 8000e2a:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <getCurrentTime+0x5c>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	b29a      	uxth	r2, r3
 8000e30:	4b10      	ldr	r3, [pc, #64]	; (8000e74 <getCurrentTime+0x58>)
 8000e32:	805a      	strh	r2, [r3, #2]
    cur_time[DATE] = ds3231_date;
 8000e34:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <getCurrentTime+0x60>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <getCurrentTime+0x58>)
 8000e3c:	809a      	strh	r2, [r3, #4]
    cur_time[DAY] = ds3231_day;
 8000e3e:	4b10      	ldr	r3, [pc, #64]	; (8000e80 <getCurrentTime+0x64>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	b29a      	uxth	r2, r3
 8000e44:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <getCurrentTime+0x58>)
 8000e46:	80da      	strh	r2, [r3, #6]
    cur_time[HOUR] = ds3231_hours;
 8000e48:	4b0e      	ldr	r3, [pc, #56]	; (8000e84 <getCurrentTime+0x68>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	b29a      	uxth	r2, r3
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <getCurrentTime+0x58>)
 8000e50:	811a      	strh	r2, [r3, #8]
    cur_time[MIN] = ds3231_min;
 8000e52:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <getCurrentTime+0x6c>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	b29a      	uxth	r2, r3
 8000e58:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <getCurrentTime+0x58>)
 8000e5a:	815a      	strh	r2, [r3, #10]
    cur_time[SEC] = ds3231_sec;
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <getCurrentTime+0x70>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	b29a      	uxth	r2, r3
 8000e62:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <getCurrentTime+0x58>)
 8000e64:	819a      	strh	r2, [r3, #12]
}
 8000e66:	bf00      	nop
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	200000c1 	.word	0x200000c1
 8000e74:	20000198 	.word	0x20000198
 8000e78:	200000c0 	.word	0x200000c0
 8000e7c:	200000be 	.word	0x200000be
 8000e80:	200000bf 	.word	0x200000bf
 8000e84:	200000bb 	.word	0x200000bb
 8000e88:	200000bc 	.word	0x200000bc
 8000e8c:	200000bd 	.word	0x200000bd

08000e90 <displayTime>:

void displayTime()
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(70, 100, ds3231_hours, 2, GREEN, BLACK, 24);
 8000e96:	4b36      	ldr	r3, [pc, #216]	; (8000f70 <displayTime+0xe0>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	2318      	movs	r3, #24
 8000e9e:	9302      	str	r3, [sp, #8]
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	9301      	str	r3, [sp, #4]
 8000ea4:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2302      	movs	r3, #2
 8000eac:	2164      	movs	r1, #100	; 0x64
 8000eae:	2046      	movs	r0, #70	; 0x46
 8000eb0:	f000 fe30 	bl	8001b14 <lcd_ShowIntNum>
	lcd_ShowIntNum(110, 100, ds3231_min, 2, GREEN, BLACK, 24);
 8000eb4:	4b2f      	ldr	r3, [pc, #188]	; (8000f74 <displayTime+0xe4>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	b29a      	uxth	r2, r3
 8000eba:	2318      	movs	r3, #24
 8000ebc:	9302      	str	r3, [sp, #8]
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	9301      	str	r3, [sp, #4]
 8000ec2:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	2302      	movs	r3, #2
 8000eca:	2164      	movs	r1, #100	; 0x64
 8000ecc:	206e      	movs	r0, #110	; 0x6e
 8000ece:	f000 fe21 	bl	8001b14 <lcd_ShowIntNum>
	lcd_ShowIntNum(150, 100, ds3231_sec, 2, GREEN, BLACK, 24);
 8000ed2:	4b29      	ldr	r3, [pc, #164]	; (8000f78 <displayTime+0xe8>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	b29a      	uxth	r2, r3
 8000ed8:	2318      	movs	r3, #24
 8000eda:	9302      	str	r3, [sp, #8]
 8000edc:	2300      	movs	r3, #0
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	2164      	movs	r1, #100	; 0x64
 8000eea:	2096      	movs	r0, #150	; 0x96
 8000eec:	f000 fe12 	bl	8001b14 <lcd_ShowIntNum>
	lcd_ShowIntNum(20, 130, ds3231_day, 2, YELLOW, BLACK, 24);
 8000ef0:	4b22      	ldr	r3, [pc, #136]	; (8000f7c <displayTime+0xec>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	b29a      	uxth	r2, r3
 8000ef6:	2318      	movs	r3, #24
 8000ef8:	9302      	str	r3, [sp, #8]
 8000efa:	2300      	movs	r3, #0
 8000efc:	9301      	str	r3, [sp, #4]
 8000efe:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	2302      	movs	r3, #2
 8000f06:	2182      	movs	r1, #130	; 0x82
 8000f08:	2014      	movs	r0, #20
 8000f0a:	f000 fe03 	bl	8001b14 <lcd_ShowIntNum>
	lcd_ShowIntNum(70, 130, ds3231_date, 2, YELLOW, BLACK, 24);
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	; (8000f80 <displayTime+0xf0>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	2318      	movs	r3, #24
 8000f16:	9302      	str	r3, [sp, #8]
 8000f18:	2300      	movs	r3, #0
 8000f1a:	9301      	str	r3, [sp, #4]
 8000f1c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2302      	movs	r3, #2
 8000f24:	2182      	movs	r1, #130	; 0x82
 8000f26:	2046      	movs	r0, #70	; 0x46
 8000f28:	f000 fdf4 	bl	8001b14 <lcd_ShowIntNum>
	lcd_ShowIntNum(110, 130, ds3231_month, 2, YELLOW, BLACK, 24);
 8000f2c:	4b15      	ldr	r3, [pc, #84]	; (8000f84 <displayTime+0xf4>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	2318      	movs	r3, #24
 8000f34:	9302      	str	r3, [sp, #8]
 8000f36:	2300      	movs	r3, #0
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2302      	movs	r3, #2
 8000f42:	2182      	movs	r1, #130	; 0x82
 8000f44:	206e      	movs	r0, #110	; 0x6e
 8000f46:	f000 fde5 	bl	8001b14 <lcd_ShowIntNum>
	lcd_ShowIntNum(150, 130, ds3231_year, 2, YELLOW, BLACK, 24);
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <displayTime+0xf8>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	2318      	movs	r3, #24
 8000f52:	9302      	str	r3, [sp, #8]
 8000f54:	2300      	movs	r3, #0
 8000f56:	9301      	str	r3, [sp, #4]
 8000f58:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000f5c:	9300      	str	r3, [sp, #0]
 8000f5e:	2302      	movs	r3, #2
 8000f60:	2182      	movs	r1, #130	; 0x82
 8000f62:	2096      	movs	r0, #150	; 0x96
 8000f64:	f000 fdd6 	bl	8001b14 <lcd_ShowIntNum>
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	200000bb 	.word	0x200000bb
 8000f74:	200000bc 	.word	0x200000bc
 8000f78:	200000bd 	.word	0x200000bd
 8000f7c:	200000bf 	.word	0x200000bf
 8000f80:	200000be 	.word	0x200000be
 8000f84:	200000c0 	.word	0x200000c0
 8000f88:	200000c1 	.word	0x200000c1

08000f8c <displayTimeWithBlink>:

void displayTimeWithBlink(TimeUnit unit, uint16_t time_value)
{
 8000f8c:	b590      	push	{r4, r7, lr}
 8000f8e:	b089      	sub	sp, #36	; 0x24
 8000f90:	af04      	add	r7, sp, #16
 8000f92:	4603      	mov	r3, r0
 8000f94:	460a      	mov	r2, r1
 8000f96:	71fb      	strb	r3, [r7, #7]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	80bb      	strh	r3, [r7, #4]
    TimeUnit index = YEAR;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73fb      	strb	r3, [r7, #15]
    for (index = YEAR; index <= SEC; index++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
 8000fa4:	e029      	b.n	8000ffa <displayTimeWithBlink+0x6e>
    {
        if (index == unit)
 8000fa6:	7bfa      	ldrb	r2, [r7, #15]
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d106      	bne.n	8000fbc <displayTimeWithBlink+0x30>
            blinkTimeUnit2Hz(unit, time_value);
 8000fae:	88ba      	ldrh	r2, [r7, #4]
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	4611      	mov	r1, r2
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fed9 	bl	8000d6c <blinkTimeUnit2Hz>
 8000fba:	e01b      	b.n	8000ff4 <displayTimeWithBlink+0x68>
        else
            lcd_ShowIntNum(coord_x_time[index], coord_y_time[index], cur_time[index], 2, 
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	4a13      	ldr	r2, [pc, #76]	; (800100c <displayTimeWithBlink+0x80>)
 8000fc0:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	4a12      	ldr	r2, [pc, #72]	; (8001010 <displayTimeWithBlink+0x84>)
 8000fc8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	4a11      	ldr	r2, [pc, #68]	; (8001014 <displayTimeWithBlink+0x88>)
 8000fd0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	d902      	bls.n	8000fe0 <displayTimeWithBlink+0x54>
 8000fda:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000fde:	e001      	b.n	8000fe4 <displayTimeWithBlink+0x58>
 8000fe0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000fe4:	2418      	movs	r4, #24
 8000fe6:	9402      	str	r4, [sp, #8]
 8000fe8:	2400      	movs	r4, #0
 8000fea:	9401      	str	r4, [sp, #4]
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2302      	movs	r3, #2
 8000ff0:	f000 fd90 	bl	8001b14 <lcd_ShowIntNum>
    for (index = YEAR; index <= SEC; index++)
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	73fb      	strb	r3, [r7, #15]
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	2b06      	cmp	r3, #6
 8000ffe:	d9d2      	bls.n	8000fa6 <displayTimeWithBlink+0x1a>
                (index > DAY) ? GREEN : YELLOW, BLACK, 24);
    }
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	bd90      	pop	{r4, r7, pc}
 800100a:	bf00      	nop
 800100c:	08006968 	.word	0x08006968
 8001010:	08006978 	.word	0x08006978
 8001014:	20000198 	.word	0x20000198

08001018 <getModeString>:

static void getModeString()
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
    // clear previous string
    memset(modeString, 0, sizeof(modeString));
 800101c:	221e      	movs	r2, #30
 800101e:	2100      	movs	r1, #0
 8001020:	480f      	ldr	r0, [pc, #60]	; (8001060 <getModeString+0x48>)
 8001022:	f004 ffdb 	bl	8005fdc <memset>
    // set new string based on current state
    if (currentState == CLOCK)
 8001026:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <getModeString+0x4c>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b01      	cmp	r3, #1
 800102c:	d104      	bne.n	8001038 <getModeString+0x20>
        sprintf(modeString, "Current mode: CLOCK");
 800102e:	490e      	ldr	r1, [pc, #56]	; (8001068 <getModeString+0x50>)
 8001030:	480b      	ldr	r0, [pc, #44]	; (8001060 <getModeString+0x48>)
 8001032:	f004 ffb3 	bl	8005f9c <siprintf>
    else if (currentState == SET_TIME)
        sprintf(modeString, "Current mode: SET TIME");
    else if (currentState == ALARM)
        sprintf(modeString, "Current mode: ALARM");
}
 8001036:	e010      	b.n	800105a <getModeString+0x42>
    else if (currentState == SET_TIME)
 8001038:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <getModeString+0x4c>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b02      	cmp	r3, #2
 800103e:	d104      	bne.n	800104a <getModeString+0x32>
        sprintf(modeString, "Current mode: SET TIME");
 8001040:	490a      	ldr	r1, [pc, #40]	; (800106c <getModeString+0x54>)
 8001042:	4807      	ldr	r0, [pc, #28]	; (8001060 <getModeString+0x48>)
 8001044:	f004 ffaa 	bl	8005f9c <siprintf>
}
 8001048:	e007      	b.n	800105a <getModeString+0x42>
    else if (currentState == ALARM)
 800104a:	4b06      	ldr	r3, [pc, #24]	; (8001064 <getModeString+0x4c>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b03      	cmp	r3, #3
 8001050:	d103      	bne.n	800105a <getModeString+0x42>
        sprintf(modeString, "Current mode: ALARM");
 8001052:	4907      	ldr	r1, [pc, #28]	; (8001070 <getModeString+0x58>)
 8001054:	4802      	ldr	r0, [pc, #8]	; (8001060 <getModeString+0x48>)
 8001056:	f004 ffa1 	bl	8005f9c <siprintf>
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000174 	.word	0x20000174
 8001064:	20000172 	.word	0x20000172
 8001068:	080068fc 	.word	0x080068fc
 800106c:	08006910 	.word	0x08006910
 8001070:	08006928 	.word	0x08006928

08001074 <setupLCD>:

void setupLCD()
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af04      	add	r7, sp, #16
    lcd_Clear(BLACK);
 800107a:	2000      	movs	r0, #0
 800107c:	f000 fbd6 	bl	800182c <lcd_Clear>
    lcd_Fill(0, 0, 240, 20, BLUE);
 8001080:	231f      	movs	r3, #31
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2314      	movs	r3, #20
 8001086:	22f0      	movs	r2, #240	; 0xf0
 8001088:	2100      	movs	r1, #0
 800108a:	2000      	movs	r0, #0
 800108c:	f000 fc08 	bl	80018a0 <lcd_Fill>
	lcd_StrCenter(0, 2, "CLOCK", RED, BLUE, 16, 1);
 8001090:	2301      	movs	r3, #1
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	2310      	movs	r3, #16
 8001096:	9301      	str	r3, [sp, #4]
 8001098:	231f      	movs	r3, #31
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80010a0:	4a0a      	ldr	r2, [pc, #40]	; (80010cc <setupLCD+0x58>)
 80010a2:	2102      	movs	r1, #2
 80010a4:	2000      	movs	r0, #0
 80010a6:	f000 ff9b 	bl	8001fe0 <lcd_StrCenter>
	lcd_StrCenter(20, 30, modeString, WHITE, RED, 16, 0);
 80010aa:	2300      	movs	r3, #0
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	2310      	movs	r3, #16
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010bc:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <setupLCD+0x5c>)
 80010be:	211e      	movs	r1, #30
 80010c0:	2014      	movs	r0, #20
 80010c2:	f000 ff8d 	bl	8001fe0 <lcd_StrCenter>
}
 80010c6:	bf00      	nop
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	0800693c 	.word	0x0800693c
 80010d0:	20000174 	.word	0x20000174

080010d4 <getMaxDaysInMonth>:

// Helper function to get max days in a month
static uint8_t getMaxDaysInMonth(uint8_t month, uint8_t year)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	460a      	mov	r2, r1
 80010de:	71fb      	strb	r3, [r7, #7]
 80010e0:	4613      	mov	r3, r2
 80010e2:	71bb      	strb	r3, [r7, #6]
    uint8_t days_in_month[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 80010e4:	4a1f      	ldr	r2, [pc, #124]	; (8001164 <getMaxDaysInMonth+0x90>)
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80010ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    
    if (month < 1 || month > 12)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d002      	beq.n	80010fc <getMaxDaysInMonth+0x28>
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	2b0c      	cmp	r3, #12
 80010fa:	d901      	bls.n	8001100 <getMaxDaysInMonth+0x2c>
        return 31;
 80010fc:	231f      	movs	r3, #31
 80010fe:	e02a      	b.n	8001156 <getMaxDaysInMonth+0x82>
    
    // Check for leap year (February)
    if (month == 2)
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	2b02      	cmp	r3, #2
 8001104:	d121      	bne.n	800114a <getMaxDaysInMonth+0x76>
    {
        // Leap year: divisible by 4, except for years divisible by 100 unless also divisible by 400
        if ((year % 4 == 0 && year % 100 != 0) || (year % 400 == 0))
 8001106:	79bb      	ldrb	r3, [r7, #6]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d10b      	bne.n	800112a <getMaxDaysInMonth+0x56>
 8001112:	79bb      	ldrb	r3, [r7, #6]
 8001114:	4a14      	ldr	r2, [pc, #80]	; (8001168 <getMaxDaysInMonth+0x94>)
 8001116:	fba2 1203 	umull	r1, r2, r2, r3
 800111a:	0952      	lsrs	r2, r2, #5
 800111c:	2164      	movs	r1, #100	; 0x64
 800111e:	fb01 f202 	mul.w	r2, r1, r2
 8001122:	1a9b      	subs	r3, r3, r2
 8001124:	b2db      	uxtb	r3, r3
 8001126:	2b00      	cmp	r3, #0
 8001128:	d10d      	bne.n	8001146 <getMaxDaysInMonth+0x72>
 800112a:	79ba      	ldrb	r2, [r7, #6]
 800112c:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <getMaxDaysInMonth+0x94>)
 800112e:	fb83 1302 	smull	r1, r3, r3, r2
 8001132:	11d9      	asrs	r1, r3, #7
 8001134:	17d3      	asrs	r3, r2, #31
 8001136:	1acb      	subs	r3, r1, r3
 8001138:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800113c:	fb01 f303 	mul.w	r3, r1, r3
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <getMaxDaysInMonth+0x76>
            return 29;
 8001146:	231d      	movs	r3, #29
 8001148:	e005      	b.n	8001156 <getMaxDaysInMonth+0x82>
    }
    
    return days_in_month[month - 1];
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	3b01      	subs	r3, #1
 800114e:	3318      	adds	r3, #24
 8001150:	443b      	add	r3, r7
 8001152:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
}
 8001156:	4618      	mov	r0, r3
 8001158:	371c      	adds	r7, #28
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	08006944 	.word	0x08006944
 8001168:	51eb851f 	.word	0x51eb851f

0800116c <timeSetting>:

void timeSetting()
{   
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
    
    uint8_t max_values[] = {99, 12, 31, 7, 23, 59, 59}; // year, month, date, day, hour, min, sec
 8001172:	4a69      	ldr	r2, [pc, #420]	; (8001318 <timeSetting+0x1ac>)
 8001174:	1d3b      	adds	r3, r7, #4
 8001176:	e892 0003 	ldmia.w	r2, {r0, r1}
 800117a:	6018      	str	r0, [r3, #0]
 800117c:	3304      	adds	r3, #4
 800117e:	8019      	strh	r1, [r3, #0]
 8001180:	3302      	adds	r3, #2
 8001182:	0c0a      	lsrs	r2, r1, #16
 8001184:	701a      	strb	r2, [r3, #0]
    static uint16_t time_setting_temp[7];

    if (firstEntry)
 8001186:	4b65      	ldr	r3, [pc, #404]	; (800131c <timeSetting+0x1b0>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d008      	beq.n	80011a0 <timeSetting+0x34>
    {
        memcpy(time_setting_temp, time_setting, sizeof(time_setting));
 800118e:	4a64      	ldr	r2, [pc, #400]	; (8001320 <timeSetting+0x1b4>)
 8001190:	4b64      	ldr	r3, [pc, #400]	; (8001324 <timeSetting+0x1b8>)
 8001192:	4614      	mov	r4, r2
 8001194:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001196:	c407      	stmia	r4!, {r0, r1, r2}
 8001198:	8023      	strh	r3, [r4, #0]
        firstEntry = 0;
 800119a:	4b60      	ldr	r3, [pc, #384]	; (800131c <timeSetting+0x1b0>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
    }

    displayTimeWithBlink((TimeUnit)cur_setting, time_setting_temp[cur_setting]);
 80011a0:	4b61      	ldr	r3, [pc, #388]	; (8001328 <timeSetting+0x1bc>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	4a60      	ldr	r2, [pc, #384]	; (8001328 <timeSetting+0x1bc>)
 80011a6:	7812      	ldrb	r2, [r2, #0]
 80011a8:	4611      	mov	r1, r2
 80011aa:	4a5d      	ldr	r2, [pc, #372]	; (8001320 <timeSetting+0x1b4>)
 80011ac:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80011b0:	4611      	mov	r1, r2
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff feea 	bl	8000f8c <displayTimeWithBlink>

    uint8_t max_date = getMaxDaysInMonth(time_setting_temp[MONTH], time_setting_temp[YEAR]);
 80011b8:	4b59      	ldr	r3, [pc, #356]	; (8001320 <timeSetting+0x1b4>)
 80011ba:	885b      	ldrh	r3, [r3, #2]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4a58      	ldr	r2, [pc, #352]	; (8001320 <timeSetting+0x1b4>)
 80011c0:	8812      	ldrh	r2, [r2, #0]
 80011c2:	b2d2      	uxtb	r2, r2
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ff84 	bl	80010d4 <getMaxDaysInMonth>
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
    if (isButtonUp())
 80011d0:	f7ff fd8c 	bl	8000cec <isButtonUp>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	f000 8083 	beq.w	80012e2 <timeSetting+0x176>
    {
        time_setting_temp[cur_setting] = 
            (time_setting_temp[cur_setting] + 1) % (max_values[cur_setting] + 1);
 80011dc:	4b52      	ldr	r3, [pc, #328]	; (8001328 <timeSetting+0x1bc>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b4f      	ldr	r3, [pc, #316]	; (8001320 <timeSetting+0x1b4>)
 80011e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011e8:	3301      	adds	r3, #1
 80011ea:	4a4f      	ldr	r2, [pc, #316]	; (8001328 <timeSetting+0x1bc>)
 80011ec:	7812      	ldrb	r2, [r2, #0]
 80011ee:	3210      	adds	r2, #16
 80011f0:	443a      	add	r2, r7
 80011f2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80011f6:	3201      	adds	r2, #1
 80011f8:	fb93 f1f2 	sdiv	r1, r3, r2
 80011fc:	fb01 f202 	mul.w	r2, r1, r2
 8001200:	1a99      	subs	r1, r3, r2
        time_setting_temp[cur_setting] = 
 8001202:	4b49      	ldr	r3, [pc, #292]	; (8001328 <timeSetting+0x1bc>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	b289      	uxth	r1, r1
 800120a:	4b45      	ldr	r3, [pc, #276]	; (8001320 <timeSetting+0x1b4>)
 800120c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

        // Handle special cases for date range based on month
        if (cur_setting == DATE)
 8001210:	4b45      	ldr	r3, [pc, #276]	; (8001328 <timeSetting+0x1bc>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b02      	cmp	r3, #2
 8001216:	d110      	bne.n	800123a <timeSetting+0xce>
        {
            if (time_setting_temp[DATE] == 0)
 8001218:	4b41      	ldr	r3, [pc, #260]	; (8001320 <timeSetting+0x1b4>)
 800121a:	889b      	ldrh	r3, [r3, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d103      	bne.n	8001228 <timeSetting+0xbc>
                time_setting_temp[DATE] = 1; // date starts from 1
 8001220:	4b3f      	ldr	r3, [pc, #252]	; (8001320 <timeSetting+0x1b4>)
 8001222:	2201      	movs	r2, #1
 8001224:	809a      	strh	r2, [r3, #4]
 8001226:	e008      	b.n	800123a <timeSetting+0xce>
            else if (time_setting_temp[DATE] > max_date)
 8001228:	4b3d      	ldr	r3, [pc, #244]	; (8001320 <timeSetting+0x1b4>)
 800122a:	889a      	ldrh	r2, [r3, #4]
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	b29b      	uxth	r3, r3
 8001230:	429a      	cmp	r2, r3
 8001232:	d902      	bls.n	800123a <timeSetting+0xce>
                time_setting_temp[DATE] = 1; // wrap around to 1
 8001234:	4b3a      	ldr	r3, [pc, #232]	; (8001320 <timeSetting+0x1b4>)
 8001236:	2201      	movs	r2, #1
 8001238:	809a      	strh	r2, [r3, #4]
        }
        
        // Handle day (1-7)
        if (cur_setting == DAY)
 800123a:	4b3b      	ldr	r3, [pc, #236]	; (8001328 <timeSetting+0x1bc>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b03      	cmp	r3, #3
 8001240:	d106      	bne.n	8001250 <timeSetting+0xe4>
        {
            if (time_setting_temp[DAY] == 0)
 8001242:	4b37      	ldr	r3, [pc, #220]	; (8001320 <timeSetting+0x1b4>)
 8001244:	88db      	ldrh	r3, [r3, #6]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d102      	bne.n	8001250 <timeSetting+0xe4>
                time_setting_temp[DAY] = 1;
 800124a:	4b35      	ldr	r3, [pc, #212]	; (8001320 <timeSetting+0x1b4>)
 800124c:	2201      	movs	r2, #1
 800124e:	80da      	strh	r2, [r3, #6]
        }
        
        // Handle month (1-12)
        if (cur_setting == MONTH)
 8001250:	4b35      	ldr	r3, [pc, #212]	; (8001328 <timeSetting+0x1bc>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d124      	bne.n	80012a2 <timeSetting+0x136>
        {
            if (time_setting_temp[MONTH] == 0)
 8001258:	4b31      	ldr	r3, [pc, #196]	; (8001320 <timeSetting+0x1b4>)
 800125a:	885b      	ldrh	r3, [r3, #2]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d103      	bne.n	8001268 <timeSetting+0xfc>
                time_setting_temp[MONTH] = 1;
 8001260:	4b2f      	ldr	r3, [pc, #188]	; (8001320 <timeSetting+0x1b4>)
 8001262:	2201      	movs	r2, #1
 8001264:	805a      	strh	r2, [r3, #2]
 8001266:	e006      	b.n	8001276 <timeSetting+0x10a>
            else if (time_setting_temp[MONTH] > 12)
 8001268:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <timeSetting+0x1b4>)
 800126a:	885b      	ldrh	r3, [r3, #2]
 800126c:	2b0c      	cmp	r3, #12
 800126e:	d902      	bls.n	8001276 <timeSetting+0x10a>
                time_setting_temp[MONTH] = 1;
 8001270:	4b2b      	ldr	r3, [pc, #172]	; (8001320 <timeSetting+0x1b4>)
 8001272:	2201      	movs	r2, #1
 8001274:	805a      	strh	r2, [r3, #2]
            // Update with new month
            max_date = getMaxDaysInMonth(time_setting_temp[MONTH], time_setting_temp[YEAR]);
 8001276:	4b2a      	ldr	r3, [pc, #168]	; (8001320 <timeSetting+0x1b4>)
 8001278:	885b      	ldrh	r3, [r3, #2]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	4a28      	ldr	r2, [pc, #160]	; (8001320 <timeSetting+0x1b4>)
 800127e:	8812      	ldrh	r2, [r2, #0]
 8001280:	b2d2      	uxtb	r2, r2
 8001282:	4611      	mov	r1, r2
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff25 	bl	80010d4 <getMaxDaysInMonth>
 800128a:	4603      	mov	r3, r0
 800128c:	73fb      	strb	r3, [r7, #15]
            // Adjust date if current date exceeds max days in new month
            if (time_setting_temp[DATE] > max_date)
 800128e:	4b24      	ldr	r3, [pc, #144]	; (8001320 <timeSetting+0x1b4>)
 8001290:	889a      	ldrh	r2, [r3, #4]
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	b29b      	uxth	r3, r3
 8001296:	429a      	cmp	r2, r3
 8001298:	d903      	bls.n	80012a2 <timeSetting+0x136>
                time_setting_temp[DATE] = max_date;
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	b29a      	uxth	r2, r3
 800129e:	4b20      	ldr	r3, [pc, #128]	; (8001320 <timeSetting+0x1b4>)
 80012a0:	809a      	strh	r2, [r3, #4]
        }
        
        // When year changes, check if Feb 29 is still valid
        if (cur_setting == YEAR)
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <timeSetting+0x1bc>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	f040 809d 	bne.w	80013e6 <timeSetting+0x27a>
        {
            if (time_setting[MONTH] == 2 && time_setting[DATE] == 29)
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <timeSetting+0x1b8>)
 80012ae:	885b      	ldrh	r3, [r3, #2]
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	f040 8098 	bne.w	80013e6 <timeSetting+0x27a>
 80012b6:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <timeSetting+0x1b8>)
 80012b8:	889b      	ldrh	r3, [r3, #4]
 80012ba:	2b1d      	cmp	r3, #29
 80012bc:	f040 8093 	bne.w	80013e6 <timeSetting+0x27a>
            {
                uint8_t max_date = getMaxDaysInMonth(2, time_setting_temp[YEAR]);
 80012c0:	4b17      	ldr	r3, [pc, #92]	; (8001320 <timeSetting+0x1b4>)
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	4619      	mov	r1, r3
 80012c8:	2002      	movs	r0, #2
 80012ca:	f7ff ff03 	bl	80010d4 <getMaxDaysInMonth>
 80012ce:	4603      	mov	r3, r0
 80012d0:	737b      	strb	r3, [r7, #13]
                if (max_date < 29)
 80012d2:	7b7b      	ldrb	r3, [r7, #13]
 80012d4:	2b1c      	cmp	r3, #28
 80012d6:	f200 8086 	bhi.w	80013e6 <timeSetting+0x27a>
                    time_setting_temp[DATE] = 28;
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <timeSetting+0x1b4>)
 80012dc:	221c      	movs	r2, #28
 80012de:	809a      	strh	r2, [r3, #4]
 80012e0:	e081      	b.n	80013e6 <timeSetting+0x27a>
            }
        }
    }
    else if (isButtonDown())
 80012e2:	f7ff fd33 	bl	8000d4c <isButtonDown>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d07c      	beq.n	80013e6 <timeSetting+0x27a>
    {
        if (time_setting_temp[cur_setting] == 0)
 80012ec:	4b0e      	ldr	r3, [pc, #56]	; (8001328 <timeSetting+0x1bc>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	461a      	mov	r2, r3
 80012f2:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <timeSetting+0x1b4>)
 80012f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d117      	bne.n	800132c <timeSetting+0x1c0>
            time_setting_temp[cur_setting] = max_values[cur_setting];
 80012fc:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <timeSetting+0x1bc>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	3310      	adds	r3, #16
 8001302:	443b      	add	r3, r7
 8001304:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 8001308:	4b07      	ldr	r3, [pc, #28]	; (8001328 <timeSetting+0x1bc>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	461a      	mov	r2, r3
 800130e:	b289      	uxth	r1, r1
 8001310:	4b03      	ldr	r3, [pc, #12]	; (8001320 <timeSetting+0x1b4>)
 8001312:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001316:	e013      	b.n	8001340 <timeSetting+0x1d4>
 8001318:	08006950 	.word	0x08006950
 800131c:	2000000e 	.word	0x2000000e
 8001320:	200001a8 	.word	0x200001a8
 8001324:	20000000 	.word	0x20000000
 8001328:	20000173 	.word	0x20000173
        else
            time_setting_temp[cur_setting]--;
 800132c:	4b47      	ldr	r3, [pc, #284]	; (800144c <timeSetting+0x2e0>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4a47      	ldr	r2, [pc, #284]	; (8001450 <timeSetting+0x2e4>)
 8001332:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001336:	3a01      	subs	r2, #1
 8001338:	b291      	uxth	r1, r2
 800133a:	4a45      	ldr	r2, [pc, #276]	; (8001450 <timeSetting+0x2e4>)
 800133c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        // Handle special cases for date range based on month
        if (cur_setting == DATE)
 8001340:	4b42      	ldr	r3, [pc, #264]	; (800144c <timeSetting+0x2e0>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b02      	cmp	r3, #2
 8001346:	d107      	bne.n	8001358 <timeSetting+0x1ec>
        {
            if (time_setting_temp[DATE] == 0)
 8001348:	4b41      	ldr	r3, [pc, #260]	; (8001450 <timeSetting+0x2e4>)
 800134a:	889b      	ldrh	r3, [r3, #4]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d103      	bne.n	8001358 <timeSetting+0x1ec>
                time_setting_temp[DATE] = max_date; // wrap around to max date
 8001350:	7bfb      	ldrb	r3, [r7, #15]
 8001352:	b29a      	uxth	r2, r3
 8001354:	4b3e      	ldr	r3, [pc, #248]	; (8001450 <timeSetting+0x2e4>)
 8001356:	809a      	strh	r2, [r3, #4]
        }
        
        // Handle day (1-7)
        if (cur_setting == DAY)
 8001358:	4b3c      	ldr	r3, [pc, #240]	; (800144c <timeSetting+0x2e0>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b03      	cmp	r3, #3
 800135e:	d106      	bne.n	800136e <timeSetting+0x202>
        {
            if (time_setting_temp[DAY] == 0)
 8001360:	4b3b      	ldr	r3, [pc, #236]	; (8001450 <timeSetting+0x2e4>)
 8001362:	88db      	ldrh	r3, [r3, #6]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d102      	bne.n	800136e <timeSetting+0x202>
                time_setting_temp[DAY] = 7;
 8001368:	4b39      	ldr	r3, [pc, #228]	; (8001450 <timeSetting+0x2e4>)
 800136a:	2207      	movs	r2, #7
 800136c:	80da      	strh	r2, [r3, #6]
        }
        
        // Handle month (1-12)
        if (cur_setting == MONTH)
 800136e:	4b37      	ldr	r3, [pc, #220]	; (800144c <timeSetting+0x2e0>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d11c      	bne.n	80013b0 <timeSetting+0x244>
        {
            if (time_setting_temp[MONTH] == 0)
 8001376:	4b36      	ldr	r3, [pc, #216]	; (8001450 <timeSetting+0x2e4>)
 8001378:	885b      	ldrh	r3, [r3, #2]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d102      	bne.n	8001384 <timeSetting+0x218>
                time_setting_temp[MONTH] = 12;
 800137e:	4b34      	ldr	r3, [pc, #208]	; (8001450 <timeSetting+0x2e4>)
 8001380:	220c      	movs	r2, #12
 8001382:	805a      	strh	r2, [r3, #2]
            // Update with new month
            max_date = getMaxDaysInMonth(time_setting_temp[MONTH], time_setting_temp[YEAR]);
 8001384:	4b32      	ldr	r3, [pc, #200]	; (8001450 <timeSetting+0x2e4>)
 8001386:	885b      	ldrh	r3, [r3, #2]
 8001388:	b2db      	uxtb	r3, r3
 800138a:	4a31      	ldr	r2, [pc, #196]	; (8001450 <timeSetting+0x2e4>)
 800138c:	8812      	ldrh	r2, [r2, #0]
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	4611      	mov	r1, r2
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fe9e 	bl	80010d4 <getMaxDaysInMonth>
 8001398:	4603      	mov	r3, r0
 800139a:	73fb      	strb	r3, [r7, #15]
            // Adjust date if current date exceeds max days in new month
            if (time_setting_temp[DATE] > max_date)
 800139c:	4b2c      	ldr	r3, [pc, #176]	; (8001450 <timeSetting+0x2e4>)
 800139e:	889a      	ldrh	r2, [r3, #4]
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d903      	bls.n	80013b0 <timeSetting+0x244>
                time_setting_temp[DATE] = max_date;
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b28      	ldr	r3, [pc, #160]	; (8001450 <timeSetting+0x2e4>)
 80013ae:	809a      	strh	r2, [r3, #4]
        }

        // When year changes, check if Feb 29 is still valid
        if (cur_setting == YEAR)
 80013b0:	4b26      	ldr	r3, [pc, #152]	; (800144c <timeSetting+0x2e0>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d116      	bne.n	80013e6 <timeSetting+0x27a>
        {
            if (time_setting[MONTH] == 2 && time_setting[DATE] == 29)
 80013b8:	4b26      	ldr	r3, [pc, #152]	; (8001454 <timeSetting+0x2e8>)
 80013ba:	885b      	ldrh	r3, [r3, #2]
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d112      	bne.n	80013e6 <timeSetting+0x27a>
 80013c0:	4b24      	ldr	r3, [pc, #144]	; (8001454 <timeSetting+0x2e8>)
 80013c2:	889b      	ldrh	r3, [r3, #4]
 80013c4:	2b1d      	cmp	r3, #29
 80013c6:	d10e      	bne.n	80013e6 <timeSetting+0x27a>
            {
                uint8_t max_date = getMaxDaysInMonth(2, time_setting_temp[YEAR]);
 80013c8:	4b21      	ldr	r3, [pc, #132]	; (8001450 <timeSetting+0x2e4>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	4619      	mov	r1, r3
 80013d0:	2002      	movs	r0, #2
 80013d2:	f7ff fe7f 	bl	80010d4 <getMaxDaysInMonth>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73bb      	strb	r3, [r7, #14]
                if (max_date < 29)
 80013da:	7bbb      	ldrb	r3, [r7, #14]
 80013dc:	2b1c      	cmp	r3, #28
 80013de:	d802      	bhi.n	80013e6 <timeSetting+0x27a>
                    time_setting_temp[DATE] = 28;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <timeSetting+0x2e4>)
 80013e2:	221c      	movs	r2, #28
 80013e4:	809a      	strh	r2, [r3, #4]
            }
        }
    }


    if (isButtonE())
 80013e6:	f7ff fc91 	bl	8000d0c <isButtonE>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d028      	beq.n	8001442 <timeSetting+0x2d6>
    {
        cur_time[cur_setting] = time_setting_temp[cur_setting];
 80013f0:	4b16      	ldr	r3, [pc, #88]	; (800144c <timeSetting+0x2e0>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	4b15      	ldr	r3, [pc, #84]	; (800144c <timeSetting+0x2e0>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	461a      	mov	r2, r3
 80013fc:	4b14      	ldr	r3, [pc, #80]	; (8001450 <timeSetting+0x2e4>)
 80013fe:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8001402:	4b15      	ldr	r3, [pc, #84]	; (8001458 <timeSetting+0x2ec>)
 8001404:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        time_setting[cur_setting] = time_setting_temp[cur_setting];
 8001408:	4b10      	ldr	r3, [pc, #64]	; (800144c <timeSetting+0x2e0>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	4619      	mov	r1, r3
 800140e:	4b0f      	ldr	r3, [pc, #60]	; (800144c <timeSetting+0x2e0>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <timeSetting+0x2e4>)
 8001416:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800141a:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <timeSetting+0x2e8>)
 800141c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        cur_setting = (cur_setting + 1) % 7;
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <timeSetting+0x2e0>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	1c5a      	adds	r2, r3, #1
 8001426:	4b0d      	ldr	r3, [pc, #52]	; (800145c <timeSetting+0x2f0>)
 8001428:	fb83 1302 	smull	r1, r3, r3, r2
 800142c:	4413      	add	r3, r2
 800142e:	1099      	asrs	r1, r3, #2
 8001430:	17d3      	asrs	r3, r2, #31
 8001432:	1ac9      	subs	r1, r1, r3
 8001434:	460b      	mov	r3, r1
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	1a5b      	subs	r3, r3, r1
 800143a:	1ad1      	subs	r1, r2, r3
 800143c:	b2ca      	uxtb	r2, r1
 800143e:	4b03      	ldr	r3, [pc, #12]	; (800144c <timeSetting+0x2e0>)
 8001440:	701a      	strb	r2, [r3, #0]
    }
}
 8001442:	bf00      	nop
 8001444:	3714      	adds	r7, #20
 8001446:	46bd      	mov	sp, r7
 8001448:	bd90      	pop	{r4, r7, pc}
 800144a:	bf00      	nop
 800144c:	20000173 	.word	0x20000173
 8001450:	200001a8 	.word	0x200001a8
 8001454:	20000000 	.word	0x20000000
 8001458:	20000198 	.word	0x20000198
 800145c:	92492493 	.word	0x92492493

08001460 <alarmSetting>:

void alarmSetting()
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
    static uint16_t alarm_time_temp[3];
    
    // Initialize with current time on first entry to ALARM state
    if (firstEntry)
 8001466:	4b50      	ldr	r3, [pc, #320]	; (80015a8 <alarmSetting+0x148>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d011      	beq.n	8001492 <alarmSetting+0x32>
    {
        alarm_time_temp[HOUR - 4] = ds3231_hours;
 800146e:	4b4f      	ldr	r3, [pc, #316]	; (80015ac <alarmSetting+0x14c>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b29a      	uxth	r2, r3
 8001474:	4b4e      	ldr	r3, [pc, #312]	; (80015b0 <alarmSetting+0x150>)
 8001476:	801a      	strh	r2, [r3, #0]
        alarm_time_temp[MIN - 4] = ds3231_min;
 8001478:	4b4e      	ldr	r3, [pc, #312]	; (80015b4 <alarmSetting+0x154>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	b29a      	uxth	r2, r3
 800147e:	4b4c      	ldr	r3, [pc, #304]	; (80015b0 <alarmSetting+0x150>)
 8001480:	805a      	strh	r2, [r3, #2]
        alarm_time_temp[SEC - 4] = ds3231_sec;
 8001482:	4b4d      	ldr	r3, [pc, #308]	; (80015b8 <alarmSetting+0x158>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b29a      	uxth	r2, r3
 8001488:	4b49      	ldr	r3, [pc, #292]	; (80015b0 <alarmSetting+0x150>)
 800148a:	809a      	strh	r2, [r3, #4]
        firstEntry = 0;
 800148c:	4b46      	ldr	r3, [pc, #280]	; (80015a8 <alarmSetting+0x148>)
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]
    }
    // set alarm time is current time
    uint8_t max_values[] = {23, 59, 59};
 8001492:	4a4a      	ldr	r2, [pc, #296]	; (80015bc <alarmSetting+0x15c>)
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	6812      	ldr	r2, [r2, #0]
 8001498:	4611      	mov	r1, r2
 800149a:	8019      	strh	r1, [r3, #0]
 800149c:	3302      	adds	r3, #2
 800149e:	0c12      	lsrs	r2, r2, #16
 80014a0:	701a      	strb	r2, [r3, #0]

    displayTimeWithBlink((TimeUnit)(cur_setting + 4), alarm_time_temp[cur_setting]);
 80014a2:	4b47      	ldr	r3, [pc, #284]	; (80015c0 <alarmSetting+0x160>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	3304      	adds	r3, #4
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	4a45      	ldr	r2, [pc, #276]	; (80015c0 <alarmSetting+0x160>)
 80014ac:	7812      	ldrb	r2, [r2, #0]
 80014ae:	4611      	mov	r1, r2
 80014b0:	4a3f      	ldr	r2, [pc, #252]	; (80015b0 <alarmSetting+0x150>)
 80014b2:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80014b6:	4611      	mov	r1, r2
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fd67 	bl	8000f8c <displayTimeWithBlink>

    if (isButtonUp())
 80014be:	f7ff fc15 	bl	8000cec <isButtonUp>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d01a      	beq.n	80014fe <alarmSetting+0x9e>
    {
        alarm_time_temp[cur_setting] = 
            (alarm_time_temp[cur_setting] + 1) % (max_values[cur_setting] + 1);
 80014c8:	4b3d      	ldr	r3, [pc, #244]	; (80015c0 <alarmSetting+0x160>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b38      	ldr	r3, [pc, #224]	; (80015b0 <alarmSetting+0x150>)
 80014d0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80014d4:	3301      	adds	r3, #1
 80014d6:	4a3a      	ldr	r2, [pc, #232]	; (80015c0 <alarmSetting+0x160>)
 80014d8:	7812      	ldrb	r2, [r2, #0]
 80014da:	3208      	adds	r2, #8
 80014dc:	443a      	add	r2, r7
 80014de:	f812 2c04 	ldrb.w	r2, [r2, #-4]
 80014e2:	3201      	adds	r2, #1
 80014e4:	fb93 f1f2 	sdiv	r1, r3, r2
 80014e8:	fb01 f202 	mul.w	r2, r1, r2
 80014ec:	1a99      	subs	r1, r3, r2
        alarm_time_temp[cur_setting] = 
 80014ee:	4b34      	ldr	r3, [pc, #208]	; (80015c0 <alarmSetting+0x160>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	461a      	mov	r2, r3
 80014f4:	b289      	uxth	r1, r1
 80014f6:	4b2e      	ldr	r3, [pc, #184]	; (80015b0 <alarmSetting+0x150>)
 80014f8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80014fc:	e024      	b.n	8001548 <alarmSetting+0xe8>
    }
    else if (isButtonDown())
 80014fe:	f7ff fc25 	bl	8000d4c <isButtonDown>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d01f      	beq.n	8001548 <alarmSetting+0xe8>
    {
        if (alarm_time_temp[cur_setting] == 0)
 8001508:	4b2d      	ldr	r3, [pc, #180]	; (80015c0 <alarmSetting+0x160>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	461a      	mov	r2, r3
 800150e:	4b28      	ldr	r3, [pc, #160]	; (80015b0 <alarmSetting+0x150>)
 8001510:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d10d      	bne.n	8001534 <alarmSetting+0xd4>
            alarm_time_temp[cur_setting] = max_values[cur_setting];
 8001518:	4b29      	ldr	r3, [pc, #164]	; (80015c0 <alarmSetting+0x160>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	3308      	adds	r3, #8
 800151e:	443b      	add	r3, r7
 8001520:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 8001524:	4b26      	ldr	r3, [pc, #152]	; (80015c0 <alarmSetting+0x160>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	b289      	uxth	r1, r1
 800152c:	4b20      	ldr	r3, [pc, #128]	; (80015b0 <alarmSetting+0x150>)
 800152e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001532:	e009      	b.n	8001548 <alarmSetting+0xe8>
        else
            alarm_time_temp[cur_setting]--;
 8001534:	4b22      	ldr	r3, [pc, #136]	; (80015c0 <alarmSetting+0x160>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4a1d      	ldr	r2, [pc, #116]	; (80015b0 <alarmSetting+0x150>)
 800153a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800153e:	3a01      	subs	r2, #1
 8001540:	b291      	uxth	r1, r2
 8001542:	4a1b      	ldr	r2, [pc, #108]	; (80015b0 <alarmSetting+0x150>)
 8001544:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    }

    if (isButtonE())
 8001548:	f7ff fbe0 	bl	8000d0c <isButtonE>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d026      	beq.n	80015a0 <alarmSetting+0x140>
    {
        cur_time[cur_setting + 4] = alarm_time_temp[cur_setting];
 8001552:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <alarmSetting+0x160>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	4619      	mov	r1, r3
 8001558:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <alarmSetting+0x160>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	3304      	adds	r3, #4
 800155e:	4a14      	ldr	r2, [pc, #80]	; (80015b0 <alarmSetting+0x150>)
 8001560:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8001564:	4a17      	ldr	r2, [pc, #92]	; (80015c4 <alarmSetting+0x164>)
 8001566:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        cur_setting = (cur_setting + 1) % 3;
 800156a:	4b15      	ldr	r3, [pc, #84]	; (80015c0 <alarmSetting+0x160>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	1c5a      	adds	r2, r3, #1
 8001570:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <alarmSetting+0x168>)
 8001572:	fb83 3102 	smull	r3, r1, r3, r2
 8001576:	17d3      	asrs	r3, r2, #31
 8001578:	1ac9      	subs	r1, r1, r3
 800157a:	460b      	mov	r3, r1
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	440b      	add	r3, r1
 8001580:	1ad1      	subs	r1, r2, r3
 8001582:	b2ca      	uxtb	r2, r1
 8001584:	4b0e      	ldr	r3, [pc, #56]	; (80015c0 <alarmSetting+0x160>)
 8001586:	701a      	strb	r2, [r3, #0]
        alarm_time[HOUR] = alarm_time_temp[HOUR];
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <alarmSetting+0x150>)
 800158a:	891a      	ldrh	r2, [r3, #8]
 800158c:	4b0f      	ldr	r3, [pc, #60]	; (80015cc <alarmSetting+0x16c>)
 800158e:	811a      	strh	r2, [r3, #8]
        alarm_time[MIN] = alarm_time_temp[MIN];
 8001590:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <alarmSetting+0x150>)
 8001592:	895a      	ldrh	r2, [r3, #10]
 8001594:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <alarmSetting+0x16c>)
 8001596:	815a      	strh	r2, [r3, #10]
        alarm_time[SEC] = alarm_time_temp[SEC];
 8001598:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <alarmSetting+0x150>)
 800159a:	899a      	ldrh	r2, [r3, #12]
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <alarmSetting+0x16c>)
 800159e:	819a      	strh	r2, [r3, #12]
    }

    
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	2000000e 	.word	0x2000000e
 80015ac:	200000bb 	.word	0x200000bb
 80015b0:	200001b8 	.word	0x200001b8
 80015b4:	200000bc 	.word	0x200000bc
 80015b8:	200000bd 	.word	0x200000bd
 80015bc:	08006958 	.word	0x08006958
 80015c0:	20000173 	.word	0x20000173
 80015c4:	20000198 	.word	0x20000198
 80015c8:	55555556 	.word	0x55555556
 80015cc:	2000016c 	.word	0x2000016c

080015d0 <fsm_init>:

void fsm_init()
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
    currentState = CLOCK;
 80015d4:	4b04      	ldr	r3, [pc, #16]	; (80015e8 <fsm_init+0x18>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	701a      	strb	r2, [r3, #0]
    getModeString();
 80015da:	f7ff fd1d 	bl	8001018 <getModeString>
    setupLCD();
 80015de:	f7ff fd49 	bl	8001074 <setupLCD>
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000172 	.word	0x20000172

080015ec <fsm_clock>:

void fsm_clock()
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af04      	add	r7, sp, #16
    switch (currentState)
 80015f2:	4b47      	ldr	r3, [pc, #284]	; (8001710 <fsm_clock+0x124>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b03      	cmp	r3, #3
 80015f8:	d87f      	bhi.n	80016fa <fsm_clock+0x10e>
 80015fa:	a201      	add	r2, pc, #4	; (adr r2, 8001600 <fsm_clock+0x14>)
 80015fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001600:	08001611 	.word	0x08001611
 8001604:	08001625 	.word	0x08001625
 8001608:	080016ab 	.word	0x080016ab
 800160c:	080016dd 	.word	0x080016dd
    {
        case INIT:
            fsm_init();
 8001610:	f7ff ffde 	bl	80015d0 <fsm_init>
            if (1) 
            {
                currentState = CLOCK;
 8001614:	4b3e      	ldr	r3, [pc, #248]	; (8001710 <fsm_clock+0x124>)
 8001616:	2201      	movs	r2, #1
 8001618:	701a      	strb	r2, [r3, #0]
                getModeString();
 800161a:	f7ff fcfd 	bl	8001018 <getModeString>
                setupLCD();
 800161e:	f7ff fd29 	bl	8001074 <setupLCD>
            }
            break;
 8001622:	e071      	b.n	8001708 <fsm_clock+0x11c>
        case CLOCK:
            displayTime(); 
 8001624:	f7ff fc34 	bl	8000e90 <displayTime>
            if (isButtonB())
 8001628:	f7ff fb80 	bl	8000d2c <isButtonB>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d00e      	beq.n	8001650 <fsm_clock+0x64>
            {
                firstEntry = 1;
 8001632:	4b38      	ldr	r3, [pc, #224]	; (8001714 <fsm_clock+0x128>)
 8001634:	2201      	movs	r2, #1
 8001636:	701a      	strb	r2, [r3, #0]
                currentState = SET_TIME;
 8001638:	4b35      	ldr	r3, [pc, #212]	; (8001710 <fsm_clock+0x124>)
 800163a:	2202      	movs	r2, #2
 800163c:	701a      	strb	r2, [r3, #0]
                cur_setting = YEAR;
 800163e:	4b36      	ldr	r3, [pc, #216]	; (8001718 <fsm_clock+0x12c>)
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]
                getModeString();
 8001644:	f7ff fce8 	bl	8001018 <getModeString>
                setupLCD();
 8001648:	f7ff fd14 	bl	8001074 <setupLCD>
                // store current time to cur_time for later use
                getCurrentTime();
 800164c:	f7ff fbe6 	bl	8000e1c <getCurrentTime>
            }
            // check alarm
            if (ds3231_hours == alarm_time[HOUR] &&
 8001650:	4b32      	ldr	r3, [pc, #200]	; (800171c <fsm_clock+0x130>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	b29a      	uxth	r2, r3
 8001656:	4b32      	ldr	r3, [pc, #200]	; (8001720 <fsm_clock+0x134>)
 8001658:	891b      	ldrh	r3, [r3, #8]
 800165a:	429a      	cmp	r2, r3
 800165c:	d14f      	bne.n	80016fe <fsm_clock+0x112>
                ds3231_min == alarm_time[MIN] &&
 800165e:	4b31      	ldr	r3, [pc, #196]	; (8001724 <fsm_clock+0x138>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	b29a      	uxth	r2, r3
 8001664:	4b2e      	ldr	r3, [pc, #184]	; (8001720 <fsm_clock+0x134>)
 8001666:	895b      	ldrh	r3, [r3, #10]
            if (ds3231_hours == alarm_time[HOUR] &&
 8001668:	429a      	cmp	r2, r3
 800166a:	d148      	bne.n	80016fe <fsm_clock+0x112>
                ds3231_sec == alarm_time[SEC])
 800166c:	4b2e      	ldr	r3, [pc, #184]	; (8001728 <fsm_clock+0x13c>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b29a      	uxth	r2, r3
 8001672:	4b2b      	ldr	r3, [pc, #172]	; (8001720 <fsm_clock+0x134>)
 8001674:	899b      	ldrh	r3, [r3, #12]
                ds3231_min == alarm_time[MIN] &&
 8001676:	429a      	cmp	r2, r3
 8001678:	d141      	bne.n	80016fe <fsm_clock+0x112>
            {
                // Alarm triggered
                lcd_Fill(0, 160, 240, 200, RED);
 800167a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	23c8      	movs	r3, #200	; 0xc8
 8001682:	22f0      	movs	r2, #240	; 0xf0
 8001684:	21a0      	movs	r1, #160	; 0xa0
 8001686:	2000      	movs	r0, #0
 8001688:	f000 f90a 	bl	80018a0 <lcd_Fill>
                lcd_StrCenter(0, 170, "ALARM!!!", WHITE, RED, 24, 1);
 800168c:	2301      	movs	r3, #1
 800168e:	9302      	str	r3, [sp, #8]
 8001690:	2318      	movs	r3, #24
 8001692:	9301      	str	r3, [sp, #4]
 8001694:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800169e:	4a23      	ldr	r2, [pc, #140]	; (800172c <fsm_clock+0x140>)
 80016a0:	21aa      	movs	r1, #170	; 0xaa
 80016a2:	2000      	movs	r0, #0
 80016a4:	f000 fc9c 	bl	8001fe0 <lcd_StrCenter>
            }
            break;
 80016a8:	e029      	b.n	80016fe <fsm_clock+0x112>
        case SET_TIME:
            timeSetting();
 80016aa:	f7ff fd5f 	bl	800116c <timeSetting>
            if (isButtonB())
 80016ae:	f7ff fb3d 	bl	8000d2c <isButtonB>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d024      	beq.n	8001702 <fsm_clock+0x116>
            {
                updateTime();
 80016b8:	f7ff fae0 	bl	8000c7c <updateTime>
                firstEntry = 1; // reset for alarm setting
 80016bc:	4b15      	ldr	r3, [pc, #84]	; (8001714 <fsm_clock+0x128>)
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]
                currentState = ALARM;
 80016c2:	4b13      	ldr	r3, [pc, #76]	; (8001710 <fsm_clock+0x124>)
 80016c4:	2203      	movs	r2, #3
 80016c6:	701a      	strb	r2, [r3, #0]
                cur_setting = HOUR - 4; // for right indexing
 80016c8:	4b13      	ldr	r3, [pc, #76]	; (8001718 <fsm_clock+0x12c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
                getModeString();
 80016ce:	f7ff fca3 	bl	8001018 <getModeString>
                setupLCD();
 80016d2:	f7ff fccf 	bl	8001074 <setupLCD>
                getCurrentTime(); // update current time
 80016d6:	f7ff fba1 	bl	8000e1c <getCurrentTime>
            }
            break;
 80016da:	e012      	b.n	8001702 <fsm_clock+0x116>
        case ALARM:
            alarmSetting();
 80016dc:	f7ff fec0 	bl	8001460 <alarmSetting>
            if (isButtonB())
 80016e0:	f7ff fb24 	bl	8000d2c <isButtonB>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d00d      	beq.n	8001706 <fsm_clock+0x11a>
            {
                currentState = CLOCK;
 80016ea:	4b09      	ldr	r3, [pc, #36]	; (8001710 <fsm_clock+0x124>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	701a      	strb	r2, [r3, #0]
                getModeString();
 80016f0:	f7ff fc92 	bl	8001018 <getModeString>
                setupLCD();
 80016f4:	f7ff fcbe 	bl	8001074 <setupLCD>
            }
            break;
 80016f8:	e005      	b.n	8001706 <fsm_clock+0x11a>
        default:
            break;
 80016fa:	bf00      	nop
 80016fc:	e004      	b.n	8001708 <fsm_clock+0x11c>
            break;
 80016fe:	bf00      	nop
 8001700:	e002      	b.n	8001708 <fsm_clock+0x11c>
            break;
 8001702:	bf00      	nop
 8001704:	e000      	b.n	8001708 <fsm_clock+0x11c>
            break;
 8001706:	bf00      	nop
    }
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000172 	.word	0x20000172
 8001714:	2000000e 	.word	0x2000000e
 8001718:	20000173 	.word	0x20000173
 800171c:	200000bb 	.word	0x200000bb
 8001720:	2000016c 	.word	0x2000016c
 8001724:	200000bc 	.word	0x200000bc
 8001728:	200000bd 	.word	0x200000bd
 800172c:	0800695c 	.word	0x0800695c

08001730 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 800173a:	4a04      	ldr	r2, [pc, #16]	; (800174c <LCD_WR_REG+0x1c>)
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	8013      	strh	r3, [r2, #0]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	600ffffe 	.word	0x600ffffe

08001750 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800175a:	4a04      	ldr	r2, [pc, #16]	; (800176c <LCD_WR_DATA+0x1c>)
 800175c:	88fb      	ldrh	r3, [r7, #6]
 800175e:	8053      	strh	r3, [r2, #2]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	600ffffe 	.word	0x600ffffe

08001770 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8001776:	4b06      	ldr	r3, [pc, #24]	; (8001790 <LCD_RD_DATA+0x20>)
 8001778:	885b      	ldrh	r3, [r3, #2]
 800177a:	b29b      	uxth	r3, r3
 800177c:	80fb      	strh	r3, [r7, #6]
	return ram;
 800177e:	88fb      	ldrh	r3, [r7, #6]
 8001780:	b29b      	uxth	r3, r3
}
 8001782:	4618      	mov	r0, r3
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	600ffffe 	.word	0x600ffffe

08001794 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4604      	mov	r4, r0
 800179c:	4608      	mov	r0, r1
 800179e:	4611      	mov	r1, r2
 80017a0:	461a      	mov	r2, r3
 80017a2:	4623      	mov	r3, r4
 80017a4:	80fb      	strh	r3, [r7, #6]
 80017a6:	4603      	mov	r3, r0
 80017a8:	80bb      	strh	r3, [r7, #4]
 80017aa:	460b      	mov	r3, r1
 80017ac:	807b      	strh	r3, [r7, #2]
 80017ae:	4613      	mov	r3, r2
 80017b0:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80017b2:	202a      	movs	r0, #42	; 0x2a
 80017b4:	f7ff ffbc 	bl	8001730 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80017b8:	88fb      	ldrh	r3, [r7, #6]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	b29b      	uxth	r3, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff ffc6 	bl	8001750 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80017c4:	88fb      	ldrh	r3, [r7, #6]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff ffc0 	bl	8001750 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80017d0:	887b      	ldrh	r3, [r7, #2]
 80017d2:	0a1b      	lsrs	r3, r3, #8
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff ffba 	bl	8001750 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80017dc:	887b      	ldrh	r3, [r7, #2]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff ffb4 	bl	8001750 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 80017e8:	202b      	movs	r0, #43	; 0x2b
 80017ea:	f7ff ffa1 	bl	8001730 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 80017ee:	88bb      	ldrh	r3, [r7, #4]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff ffab 	bl	8001750 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 80017fa:	88bb      	ldrh	r3, [r7, #4]
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	b29b      	uxth	r3, r3
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ffa5 	bl	8001750 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001806:	883b      	ldrh	r3, [r7, #0]
 8001808:	0a1b      	lsrs	r3, r3, #8
 800180a:	b29b      	uxth	r3, r3
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff ff9f 	bl	8001750 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001812:	883b      	ldrh	r3, [r7, #0]
 8001814:	b2db      	uxtb	r3, r3
 8001816:	b29b      	uxth	r3, r3
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff ff99 	bl	8001750 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 800181e:	202c      	movs	r0, #44	; 0x2c
 8001820:	f7ff ff86 	bl	8001730 <LCD_WR_REG>
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	bd90      	pop	{r4, r7, pc}

0800182c <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	0a1b      	lsrs	r3, r3, #8
 800183a:	b29b      	uxth	r3, r3
 800183c:	b2db      	uxtb	r3, r3
 800183e:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8001840:	88fb      	ldrh	r3, [r7, #6]
 8001842:	b2db      	uxtb	r3, r3
 8001844:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <lcd_Clear+0x70>)
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	3b01      	subs	r3, #1
 800184c:	b29a      	uxth	r2, r3
 800184e:	4b13      	ldr	r3, [pc, #76]	; (800189c <lcd_Clear+0x70>)
 8001850:	885b      	ldrh	r3, [r3, #2]
 8001852:	3b01      	subs	r3, #1
 8001854:	b29b      	uxth	r3, r3
 8001856:	2100      	movs	r1, #0
 8001858:	2000      	movs	r0, #0
 800185a:	f7ff ff9b 	bl	8001794 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 800185e:	2300      	movs	r3, #0
 8001860:	81fb      	strh	r3, [r7, #14]
 8001862:	e011      	b.n	8001888 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8001864:	2300      	movs	r3, #0
 8001866:	81bb      	strh	r3, [r7, #12]
 8001868:	e006      	b.n	8001878 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 800186a:	88fb      	ldrh	r3, [r7, #6]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff6f 	bl	8001750 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001872:	89bb      	ldrh	r3, [r7, #12]
 8001874:	3301      	adds	r3, #1
 8001876:	81bb      	strh	r3, [r7, #12]
 8001878:	4b08      	ldr	r3, [pc, #32]	; (800189c <lcd_Clear+0x70>)
 800187a:	885b      	ldrh	r3, [r3, #2]
 800187c:	89ba      	ldrh	r2, [r7, #12]
 800187e:	429a      	cmp	r2, r3
 8001880:	d3f3      	bcc.n	800186a <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8001882:	89fb      	ldrh	r3, [r7, #14]
 8001884:	3301      	adds	r3, #1
 8001886:	81fb      	strh	r3, [r7, #14]
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <lcd_Clear+0x70>)
 800188a:	881b      	ldrh	r3, [r3, #0]
 800188c:	89fa      	ldrh	r2, [r7, #14]
 800188e:	429a      	cmp	r2, r3
 8001890:	d3e8      	bcc.n	8001864 <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8001892:	bf00      	nop
 8001894:	bf00      	nop
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	200001c0 	.word	0x200001c0

080018a0 <lcd_Fill>:

void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4604      	mov	r4, r0
 80018a8:	4608      	mov	r0, r1
 80018aa:	4611      	mov	r1, r2
 80018ac:	461a      	mov	r2, r3
 80018ae:	4623      	mov	r3, r4
 80018b0:	80fb      	strh	r3, [r7, #6]
 80018b2:	4603      	mov	r3, r0
 80018b4:	80bb      	strh	r3, [r7, #4]
 80018b6:	460b      	mov	r3, r1
 80018b8:	807b      	strh	r3, [r7, #2]
 80018ba:	4613      	mov	r3, r2
 80018bc:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 80018be:	887b      	ldrh	r3, [r7, #2]
 80018c0:	3b01      	subs	r3, #1
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	883b      	ldrh	r3, [r7, #0]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	88b9      	ldrh	r1, [r7, #4]
 80018cc:	88f8      	ldrh	r0, [r7, #6]
 80018ce:	f7ff ff61 	bl	8001794 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80018d2:	88bb      	ldrh	r3, [r7, #4]
 80018d4:	81fb      	strh	r3, [r7, #14]
 80018d6:	e010      	b.n	80018fa <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80018d8:	88fb      	ldrh	r3, [r7, #6]
 80018da:	81bb      	strh	r3, [r7, #12]
 80018dc:	e006      	b.n	80018ec <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80018de:	8c3b      	ldrh	r3, [r7, #32]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff35 	bl	8001750 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80018e6:	89bb      	ldrh	r3, [r7, #12]
 80018e8:	3301      	adds	r3, #1
 80018ea:	81bb      	strh	r3, [r7, #12]
 80018ec:	89ba      	ldrh	r2, [r7, #12]
 80018ee:	887b      	ldrh	r3, [r7, #2]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d3f4      	bcc.n	80018de <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 80018f4:	89fb      	ldrh	r3, [r7, #14]
 80018f6:	3301      	adds	r3, #1
 80018f8:	81fb      	strh	r3, [r7, #14]
 80018fa:	89fa      	ldrh	r2, [r7, #14]
 80018fc:	883b      	ldrh	r3, [r7, #0]
 80018fe:	429a      	cmp	r2, r3
 8001900:	d3ea      	bcc.n	80018d8 <lcd_Fill+0x38>
		}
	}
}
 8001902:	bf00      	nop
 8001904:	bf00      	nop
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	bd90      	pop	{r4, r7, pc}

0800190c <lcd_DrawPoint>:

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	80fb      	strh	r3, [r7, #6]
 8001916:	460b      	mov	r3, r1
 8001918:	80bb      	strh	r3, [r7, #4]
 800191a:	4613      	mov	r3, r2
 800191c:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 800191e:	88bb      	ldrh	r3, [r7, #4]
 8001920:	88fa      	ldrh	r2, [r7, #6]
 8001922:	88b9      	ldrh	r1, [r7, #4]
 8001924:	88f8      	ldrh	r0, [r7, #6]
 8001926:	f7ff ff35 	bl	8001794 <lcd_AddressSet>
	LCD_WR_DATA(color);
 800192a:	887b      	ldrh	r3, [r7, #2]
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff ff0f 	bl	8001750 <LCD_WR_DATA>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
	...

0800193c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b087      	sub	sp, #28
 8001940:	af00      	add	r7, sp, #0
 8001942:	4604      	mov	r4, r0
 8001944:	4608      	mov	r0, r1
 8001946:	4611      	mov	r1, r2
 8001948:	461a      	mov	r2, r3
 800194a:	4623      	mov	r3, r4
 800194c:	80fb      	strh	r3, [r7, #6]
 800194e:	4603      	mov	r3, r0
 8001950:	80bb      	strh	r3, [r7, #4]
 8001952:	460b      	mov	r3, r1
 8001954:	70fb      	strb	r3, [r7, #3]
 8001956:	4613      	mov	r3, r2
 8001958:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 800195a:	2300      	movs	r3, #0
 800195c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 800195e:	88fb      	ldrh	r3, [r7, #6]
 8001960:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001962:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001966:	085b      	lsrs	r3, r3, #1
 8001968:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 800196a:	7bfb      	ldrb	r3, [r7, #15]
 800196c:	08db      	lsrs	r3, r3, #3
 800196e:	b2db      	uxtb	r3, r3
 8001970:	461a      	mov	r2, r3
 8001972:	7bfb      	ldrb	r3, [r7, #15]
 8001974:	f003 0307 	and.w	r3, r3, #7
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	bf14      	ite	ne
 800197e:	2301      	movne	r3, #1
 8001980:	2300      	moveq	r3, #0
 8001982:	b2db      	uxtb	r3, r3
 8001984:	4413      	add	r3, r2
 8001986:	b29a      	uxth	r2, r3
 8001988:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800198c:	b29b      	uxth	r3, r3
 800198e:	fb12 f303 	smulbb	r3, r2, r3
 8001992:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8001994:	78fb      	ldrb	r3, [r7, #3]
 8001996:	3b20      	subs	r3, #32
 8001998:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	b29a      	uxth	r2, r3
 800199e:	88fb      	ldrh	r3, [r7, #6]
 80019a0:	4413      	add	r3, r2
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	3b01      	subs	r3, #1
 80019a6:	b29c      	uxth	r4, r3
 80019a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019ac:	b29a      	uxth	r2, r3
 80019ae:	88bb      	ldrh	r3, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	3b01      	subs	r3, #1
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	88b9      	ldrh	r1, [r7, #4]
 80019ba:	88f8      	ldrh	r0, [r7, #6]
 80019bc:	4622      	mov	r2, r4
 80019be:	f7ff fee9 	bl	8001794 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80019c2:	2300      	movs	r3, #0
 80019c4:	827b      	strh	r3, [r7, #18]
 80019c6:	e07a      	b.n	8001abe <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80019c8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019cc:	2b0c      	cmp	r3, #12
 80019ce:	d028      	beq.n	8001a22 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 80019d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019d4:	2b10      	cmp	r3, #16
 80019d6:	d108      	bne.n	80019ea <lcd_ShowChar+0xae>
 80019d8:	78fa      	ldrb	r2, [r7, #3]
 80019da:	8a7b      	ldrh	r3, [r7, #18]
 80019dc:	493c      	ldr	r1, [pc, #240]	; (8001ad0 <lcd_ShowChar+0x194>)
 80019de:	0112      	lsls	r2, r2, #4
 80019e0:	440a      	add	r2, r1
 80019e2:	4413      	add	r3, r2
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	75fb      	strb	r3, [r7, #23]
 80019e8:	e01b      	b.n	8001a22 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 80019ea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019ee:	2b18      	cmp	r3, #24
 80019f0:	d10b      	bne.n	8001a0a <lcd_ShowChar+0xce>
 80019f2:	78fa      	ldrb	r2, [r7, #3]
 80019f4:	8a79      	ldrh	r1, [r7, #18]
 80019f6:	4837      	ldr	r0, [pc, #220]	; (8001ad4 <lcd_ShowChar+0x198>)
 80019f8:	4613      	mov	r3, r2
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	4413      	add	r3, r2
 80019fe:	011b      	lsls	r3, r3, #4
 8001a00:	4403      	add	r3, r0
 8001a02:	440b      	add	r3, r1
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	75fb      	strb	r3, [r7, #23]
 8001a08:	e00b      	b.n	8001a22 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 8001a0a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a0e:	2b20      	cmp	r3, #32
 8001a10:	d15a      	bne.n	8001ac8 <lcd_ShowChar+0x18c>
 8001a12:	78fa      	ldrb	r2, [r7, #3]
 8001a14:	8a7b      	ldrh	r3, [r7, #18]
 8001a16:	4930      	ldr	r1, [pc, #192]	; (8001ad8 <lcd_ShowChar+0x19c>)
 8001a18:	0192      	lsls	r2, r2, #6
 8001a1a:	440a      	add	r2, r1
 8001a1c:	4413      	add	r3, r2
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001a22:	2300      	movs	r3, #0
 8001a24:	75bb      	strb	r3, [r7, #22]
 8001a26:	e044      	b.n	8001ab2 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001a28:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d120      	bne.n	8001a72 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001a30:	7dfa      	ldrb	r2, [r7, #23]
 8001a32:	7dbb      	ldrb	r3, [r7, #22]
 8001a34:	fa42 f303 	asr.w	r3, r2, r3
 8001a38:	f003 0301 	and.w	r3, r3, #1
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d004      	beq.n	8001a4a <lcd_ShowChar+0x10e>
 8001a40:	883b      	ldrh	r3, [r7, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff fe84 	bl	8001750 <LCD_WR_DATA>
 8001a48:	e003      	b.n	8001a52 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001a4a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff fe7f 	bl	8001750 <LCD_WR_DATA>
				m++;
 8001a52:	7d7b      	ldrb	r3, [r7, #21]
 8001a54:	3301      	adds	r3, #1
 8001a56:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001a58:	7d7b      	ldrb	r3, [r7, #21]
 8001a5a:	7bfa      	ldrb	r2, [r7, #15]
 8001a5c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a60:	fb01 f202 	mul.w	r2, r1, r2
 8001a64:	1a9b      	subs	r3, r3, r2
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d11f      	bne.n	8001aac <lcd_ShowChar+0x170>
				{
					m=0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	757b      	strb	r3, [r7, #21]
					break;
 8001a70:	e022      	b.n	8001ab8 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001a72:	7dfa      	ldrb	r2, [r7, #23]
 8001a74:	7dbb      	ldrb	r3, [r7, #22]
 8001a76:	fa42 f303 	asr.w	r3, r2, r3
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d005      	beq.n	8001a8e <lcd_ShowChar+0x152>
 8001a82:	883a      	ldrh	r2, [r7, #0]
 8001a84:	88b9      	ldrh	r1, [r7, #4]
 8001a86:	88fb      	ldrh	r3, [r7, #6]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ff3f 	bl	800190c <lcd_DrawPoint>
				x++;
 8001a8e:	88fb      	ldrh	r3, [r7, #6]
 8001a90:	3301      	adds	r3, #1
 8001a92:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001a94:	88fa      	ldrh	r2, [r7, #6]
 8001a96:	8a3b      	ldrh	r3, [r7, #16]
 8001a98:	1ad2      	subs	r2, r2, r3
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d105      	bne.n	8001aac <lcd_ShowChar+0x170>
				{
					x=x0;
 8001aa0:	8a3b      	ldrh	r3, [r7, #16]
 8001aa2:	80fb      	strh	r3, [r7, #6]
					y++;
 8001aa4:	88bb      	ldrh	r3, [r7, #4]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	80bb      	strh	r3, [r7, #4]
					break;
 8001aaa:	e005      	b.n	8001ab8 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001aac:	7dbb      	ldrb	r3, [r7, #22]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	75bb      	strb	r3, [r7, #22]
 8001ab2:	7dbb      	ldrb	r3, [r7, #22]
 8001ab4:	2b07      	cmp	r3, #7
 8001ab6:	d9b7      	bls.n	8001a28 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001ab8:	8a7b      	ldrh	r3, [r7, #18]
 8001aba:	3301      	adds	r3, #1
 8001abc:	827b      	strh	r3, [r7, #18]
 8001abe:	8a7a      	ldrh	r2, [r7, #18]
 8001ac0:	89bb      	ldrh	r3, [r7, #12]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d380      	bcc.n	80019c8 <lcd_ShowChar+0x8c>
 8001ac6:	e000      	b.n	8001aca <lcd_ShowChar+0x18e>
		else return;
 8001ac8:	bf00      	nop
				}
			}
		}
	}
}
 8001aca:	371c      	adds	r7, #28
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd90      	pop	{r4, r7, pc}
 8001ad0:	08006988 	.word	0x08006988
 8001ad4:	08006f78 	.word	0x08006f78
 8001ad8:	08008148 	.word	0x08008148

08001adc <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	460a      	mov	r2, r1
 8001ae6:	71fb      	strb	r3, [r7, #7]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001aec:	2301      	movs	r3, #1
 8001aee:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001af0:	e004      	b.n	8001afc <mypow+0x20>
 8001af2:	79fa      	ldrb	r2, [r7, #7]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	fb02 f303 	mul.w	r3, r2, r3
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	79bb      	ldrb	r3, [r7, #6]
 8001afe:	1e5a      	subs	r2, r3, #1
 8001b00:	71ba      	strb	r2, [r7, #6]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1f5      	bne.n	8001af2 <mypow+0x16>
	return result;
 8001b06:	68fb      	ldr	r3, [r7, #12]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001b14:	b590      	push	{r4, r7, lr}
 8001b16:	b089      	sub	sp, #36	; 0x24
 8001b18:	af04      	add	r7, sp, #16
 8001b1a:	4604      	mov	r4, r0
 8001b1c:	4608      	mov	r0, r1
 8001b1e:	4611      	mov	r1, r2
 8001b20:	461a      	mov	r2, r3
 8001b22:	4623      	mov	r3, r4
 8001b24:	80fb      	strh	r3, [r7, #6]
 8001b26:	4603      	mov	r3, r0
 8001b28:	80bb      	strh	r3, [r7, #4]
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	807b      	strh	r3, [r7, #2]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001b36:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b3a:	085b      	lsrs	r3, r3, #1
 8001b3c:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	73fb      	strb	r3, [r7, #15]
 8001b42:	e059      	b.n	8001bf8 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001b44:	887c      	ldrh	r4, [r7, #2]
 8001b46:	787a      	ldrb	r2, [r7, #1]
 8001b48:	7bfb      	ldrb	r3, [r7, #15]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	4619      	mov	r1, r3
 8001b54:	200a      	movs	r0, #10
 8001b56:	f7ff ffc1 	bl	8001adc <mypow>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	fbb4 f1f3 	udiv	r1, r4, r3
 8001b60:	4b2a      	ldr	r3, [pc, #168]	; (8001c0c <lcd_ShowIntNum+0xf8>)
 8001b62:	fba3 2301 	umull	r2, r3, r3, r1
 8001b66:	08da      	lsrs	r2, r3, #3
 8001b68:	4613      	mov	r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	1aca      	subs	r2, r1, r3
 8001b72:	4613      	mov	r3, r2
 8001b74:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001b76:	7bbb      	ldrb	r3, [r7, #14]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d121      	bne.n	8001bc0 <lcd_ShowIntNum+0xac>
 8001b7c:	7bfa      	ldrb	r2, [r7, #15]
 8001b7e:	787b      	ldrb	r3, [r7, #1]
 8001b80:	3b01      	subs	r3, #1
 8001b82:	429a      	cmp	r2, r3
 8001b84:	da1c      	bge.n	8001bc0 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001b86:	7b3b      	ldrb	r3, [r7, #12]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d117      	bne.n	8001bbc <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	7b7b      	ldrb	r3, [r7, #13]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	fb12 f303 	smulbb	r3, r2, r3
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	88fb      	ldrh	r3, [r7, #6]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b298      	uxth	r0, r3
 8001ba0:	8c3a      	ldrh	r2, [r7, #32]
 8001ba2:	88b9      	ldrh	r1, [r7, #4]
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	9302      	str	r3, [sp, #8]
 8001ba8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001bac:	9301      	str	r3, [sp, #4]
 8001bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	2220      	movs	r2, #32
 8001bb6:	f7ff fec1 	bl	800193c <lcd_ShowChar>
				continue;
 8001bba:	e01a      	b.n	8001bf2 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	7b7b      	ldrb	r3, [r7, #13]
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	fb12 f303 	smulbb	r3, r2, r3
 8001bcc:	b29a      	uxth	r2, r3
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	b298      	uxth	r0, r3
 8001bd4:	7b3b      	ldrb	r3, [r7, #12]
 8001bd6:	3330      	adds	r3, #48	; 0x30
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	8c3c      	ldrh	r4, [r7, #32]
 8001bdc:	88b9      	ldrh	r1, [r7, #4]
 8001bde:	2300      	movs	r3, #0
 8001be0:	9302      	str	r3, [sp, #8]
 8001be2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	4623      	mov	r3, r4
 8001bee:	f7ff fea5 	bl	800193c <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	73fb      	strb	r3, [r7, #15]
 8001bf8:	7bfa      	ldrb	r2, [r7, #15]
 8001bfa:	787b      	ldrb	r3, [r7, #1]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d3a1      	bcc.n	8001b44 <lcd_ShowIntNum+0x30>
	}
}
 8001c00:	bf00      	nop
 8001c02:	bf00      	nop
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd90      	pop	{r4, r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	cccccccd 	.word	0xcccccccd

08001c10 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	091b      	lsrs	r3, r3, #4
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d007      	beq.n	8001c3a <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <lcd_SetDir+0x44>)
 8001c2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c30:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001c32:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <lcd_SetDir+0x44>)
 8001c34:	22f0      	movs	r2, #240	; 0xf0
 8001c36:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001c38:	e006      	b.n	8001c48 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <lcd_SetDir+0x44>)
 8001c3c:	22f0      	movs	r2, #240	; 0xf0
 8001c3e:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <lcd_SetDir+0x44>)
 8001c42:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c46:	805a      	strh	r2, [r3, #2]
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	200001c0 	.word	0x200001c0

08001c58 <lcd_init>:


void lcd_init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c62:	48aa      	ldr	r0, [pc, #680]	; (8001f0c <lcd_init+0x2b4>)
 8001c64:	f001 f8d0 	bl	8002e08 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c68:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c6c:	f000 fdfa 	bl	8002864 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001c70:	2201      	movs	r2, #1
 8001c72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c76:	48a5      	ldr	r0, [pc, #660]	; (8001f0c <lcd_init+0x2b4>)
 8001c78:	f001 f8c6 	bl	8002e08 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c80:	f000 fdf0 	bl	8002864 <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 8001c84:	2000      	movs	r0, #0
 8001c86:	f7ff ffc3 	bl	8001c10 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001c8a:	20d3      	movs	r0, #211	; 0xd3
 8001c8c:	f7ff fd50 	bl	8001730 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001c90:	f7ff fd6e 	bl	8001770 <LCD_RD_DATA>
 8001c94:	4603      	mov	r3, r0
 8001c96:	461a      	mov	r2, r3
 8001c98:	4b9d      	ldr	r3, [pc, #628]	; (8001f10 <lcd_init+0x2b8>)
 8001c9a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001c9c:	f7ff fd68 	bl	8001770 <LCD_RD_DATA>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4b9a      	ldr	r3, [pc, #616]	; (8001f10 <lcd_init+0x2b8>)
 8001ca6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001ca8:	f7ff fd62 	bl	8001770 <LCD_RD_DATA>
 8001cac:	4603      	mov	r3, r0
 8001cae:	461a      	mov	r2, r3
 8001cb0:	4b97      	ldr	r3, [pc, #604]	; (8001f10 <lcd_init+0x2b8>)
 8001cb2:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001cb4:	4b96      	ldr	r3, [pc, #600]	; (8001f10 <lcd_init+0x2b8>)
 8001cb6:	889b      	ldrh	r3, [r3, #4]
 8001cb8:	021b      	lsls	r3, r3, #8
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	4b94      	ldr	r3, [pc, #592]	; (8001f10 <lcd_init+0x2b8>)
 8001cbe:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001cc0:	f7ff fd56 	bl	8001770 <LCD_RD_DATA>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	4b91      	ldr	r3, [pc, #580]	; (8001f10 <lcd_init+0x2b8>)
 8001cca:	889b      	ldrh	r3, [r3, #4]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	4b8f      	ldr	r3, [pc, #572]	; (8001f10 <lcd_init+0x2b8>)
 8001cd2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001cd4:	20cf      	movs	r0, #207	; 0xcf
 8001cd6:	f7ff fd2b 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f7ff fd38 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001ce0:	20c1      	movs	r0, #193	; 0xc1
 8001ce2:	f7ff fd35 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001ce6:	2030      	movs	r0, #48	; 0x30
 8001ce8:	f7ff fd32 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001cec:	20ed      	movs	r0, #237	; 0xed
 8001cee:	f7ff fd1f 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001cf2:	2064      	movs	r0, #100	; 0x64
 8001cf4:	f7ff fd2c 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001cf8:	2003      	movs	r0, #3
 8001cfa:	f7ff fd29 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001cfe:	2012      	movs	r0, #18
 8001d00:	f7ff fd26 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001d04:	2081      	movs	r0, #129	; 0x81
 8001d06:	f7ff fd23 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001d0a:	20e8      	movs	r0, #232	; 0xe8
 8001d0c:	f7ff fd10 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001d10:	2085      	movs	r0, #133	; 0x85
 8001d12:	f7ff fd1d 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001d16:	2010      	movs	r0, #16
 8001d18:	f7ff fd1a 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001d1c:	207a      	movs	r0, #122	; 0x7a
 8001d1e:	f7ff fd17 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001d22:	20cb      	movs	r0, #203	; 0xcb
 8001d24:	f7ff fd04 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001d28:	2039      	movs	r0, #57	; 0x39
 8001d2a:	f7ff fd11 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001d2e:	202c      	movs	r0, #44	; 0x2c
 8001d30:	f7ff fd0e 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d34:	2000      	movs	r0, #0
 8001d36:	f7ff fd0b 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001d3a:	2034      	movs	r0, #52	; 0x34
 8001d3c:	f7ff fd08 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001d40:	2002      	movs	r0, #2
 8001d42:	f7ff fd05 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001d46:	20f7      	movs	r0, #247	; 0xf7
 8001d48:	f7ff fcf2 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001d4c:	2020      	movs	r0, #32
 8001d4e:	f7ff fcff 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001d52:	20ea      	movs	r0, #234	; 0xea
 8001d54:	f7ff fcec 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d58:	2000      	movs	r0, #0
 8001d5a:	f7ff fcf9 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f7ff fcf6 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001d64:	20c0      	movs	r0, #192	; 0xc0
 8001d66:	f7ff fce3 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001d6a:	201b      	movs	r0, #27
 8001d6c:	f7ff fcf0 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001d70:	20c1      	movs	r0, #193	; 0xc1
 8001d72:	f7ff fcdd 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001d76:	2001      	movs	r0, #1
 8001d78:	f7ff fcea 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001d7c:	20c5      	movs	r0, #197	; 0xc5
 8001d7e:	f7ff fcd7 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001d82:	2030      	movs	r0, #48	; 0x30
 8001d84:	f7ff fce4 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001d88:	2030      	movs	r0, #48	; 0x30
 8001d8a:	f7ff fce1 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001d8e:	20c7      	movs	r0, #199	; 0xc7
 8001d90:	f7ff fcce 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001d94:	20b7      	movs	r0, #183	; 0xb7
 8001d96:	f7ff fcdb 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001d9a:	2036      	movs	r0, #54	; 0x36
 8001d9c:	f7ff fcc8 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 8001da0:	2008      	movs	r0, #8
 8001da2:	f7ff fcd5 	bl	8001750 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 8001da6:	203a      	movs	r0, #58	; 0x3a
 8001da8:	f7ff fcc2 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001dac:	2055      	movs	r0, #85	; 0x55
 8001dae:	f7ff fccf 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001db2:	20b1      	movs	r0, #177	; 0xb1
 8001db4:	f7ff fcbc 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001db8:	2000      	movs	r0, #0
 8001dba:	f7ff fcc9 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001dbe:	201a      	movs	r0, #26
 8001dc0:	f7ff fcc6 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001dc4:	20b6      	movs	r0, #182	; 0xb6
 8001dc6:	f7ff fcb3 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001dca:	200a      	movs	r0, #10
 8001dcc:	f7ff fcc0 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001dd0:	20a2      	movs	r0, #162	; 0xa2
 8001dd2:	f7ff fcbd 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001dd6:	20f2      	movs	r0, #242	; 0xf2
 8001dd8:	f7ff fcaa 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ddc:	2000      	movs	r0, #0
 8001dde:	f7ff fcb7 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001de2:	2026      	movs	r0, #38	; 0x26
 8001de4:	f7ff fca4 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001de8:	2001      	movs	r0, #1
 8001dea:	f7ff fcb1 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001dee:	20e0      	movs	r0, #224	; 0xe0
 8001df0:	f7ff fc9e 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001df4:	200f      	movs	r0, #15
 8001df6:	f7ff fcab 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001dfa:	202a      	movs	r0, #42	; 0x2a
 8001dfc:	f7ff fca8 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001e00:	2028      	movs	r0, #40	; 0x28
 8001e02:	f7ff fca5 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001e06:	2008      	movs	r0, #8
 8001e08:	f7ff fca2 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001e0c:	200e      	movs	r0, #14
 8001e0e:	f7ff fc9f 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001e12:	2008      	movs	r0, #8
 8001e14:	f7ff fc9c 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001e18:	2054      	movs	r0, #84	; 0x54
 8001e1a:	f7ff fc99 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001e1e:	20a9      	movs	r0, #169	; 0xa9
 8001e20:	f7ff fc96 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001e24:	2043      	movs	r0, #67	; 0x43
 8001e26:	f7ff fc93 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001e2a:	200a      	movs	r0, #10
 8001e2c:	f7ff fc90 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e30:	200f      	movs	r0, #15
 8001e32:	f7ff fc8d 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e36:	2000      	movs	r0, #0
 8001e38:	f7ff fc8a 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f7ff fc87 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e42:	2000      	movs	r0, #0
 8001e44:	f7ff fc84 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f7ff fc81 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001e4e:	20e1      	movs	r0, #225	; 0xe1
 8001e50:	f7ff fc6e 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff fc7b 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001e5a:	2015      	movs	r0, #21
 8001e5c:	f7ff fc78 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001e60:	2017      	movs	r0, #23
 8001e62:	f7ff fc75 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001e66:	2007      	movs	r0, #7
 8001e68:	f7ff fc72 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001e6c:	2011      	movs	r0, #17
 8001e6e:	f7ff fc6f 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001e72:	2006      	movs	r0, #6
 8001e74:	f7ff fc6c 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001e78:	202b      	movs	r0, #43	; 0x2b
 8001e7a:	f7ff fc69 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001e7e:	2056      	movs	r0, #86	; 0x56
 8001e80:	f7ff fc66 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001e84:	203c      	movs	r0, #60	; 0x3c
 8001e86:	f7ff fc63 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001e8a:	2005      	movs	r0, #5
 8001e8c:	f7ff fc60 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e90:	2010      	movs	r0, #16
 8001e92:	f7ff fc5d 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e96:	200f      	movs	r0, #15
 8001e98:	f7ff fc5a 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e9c:	203f      	movs	r0, #63	; 0x3f
 8001e9e:	f7ff fc57 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001ea2:	203f      	movs	r0, #63	; 0x3f
 8001ea4:	f7ff fc54 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001ea8:	200f      	movs	r0, #15
 8001eaa:	f7ff fc51 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001eae:	202b      	movs	r0, #43	; 0x2b
 8001eb0:	f7ff fc3e 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7ff fc4b 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f7ff fc48 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	f7ff fc45 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001ec6:	203f      	movs	r0, #63	; 0x3f
 8001ec8:	f7ff fc42 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001ecc:	202a      	movs	r0, #42	; 0x2a
 8001ece:	f7ff fc2f 	bl	8001730 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	f7ff fc3c 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f7ff fc39 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f7ff fc36 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001ee4:	20ef      	movs	r0, #239	; 0xef
 8001ee6:	f7ff fc33 	bl	8001750 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001eea:	2011      	movs	r0, #17
 8001eec:	f7ff fc20 	bl	8001730 <LCD_WR_REG>
	HAL_Delay(120);
 8001ef0:	2078      	movs	r0, #120	; 0x78
 8001ef2:	f000 fcb7 	bl	8002864 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001ef6:	2029      	movs	r0, #41	; 0x29
 8001ef8:	f7ff fc1a 	bl	8001730 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001efc:	2201      	movs	r2, #1
 8001efe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f02:	4804      	ldr	r0, [pc, #16]	; (8001f14 <lcd_init+0x2bc>)
 8001f04:	f000 ff80 	bl	8002e08 <HAL_GPIO_WritePin>
}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40020800 	.word	0x40020800
 8001f10:	200001c0 	.word	0x200001c0
 8001f14:	40020000 	.word	0x40020000

08001f18 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001f18:	b590      	push	{r4, r7, lr}
 8001f1a:	b08b      	sub	sp, #44	; 0x2c
 8001f1c:	af04      	add	r7, sp, #16
 8001f1e:	60ba      	str	r2, [r7, #8]
 8001f20:	461a      	mov	r2, r3
 8001f22:	4603      	mov	r3, r0
 8001f24:	81fb      	strh	r3, [r7, #14]
 8001f26:	460b      	mov	r3, r1
 8001f28:	81bb      	strh	r3, [r7, #12]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8001f2e:	89fb      	ldrh	r3, [r7, #14]
 8001f30:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8001f36:	e048      	b.n	8001fca <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8001f38:	7dfb      	ldrb	r3, [r7, #23]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d145      	bne.n	8001fca <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001f3e:	89fa      	ldrh	r2, [r7, #14]
 8001f40:	4b26      	ldr	r3, [pc, #152]	; (8001fdc <lcd_ShowStr+0xc4>)
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	4619      	mov	r1, r3
 8001f46:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f4a:	085b      	lsrs	r3, r3, #1
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	1acb      	subs	r3, r1, r3
 8001f50:	429a      	cmp	r2, r3
 8001f52:	dc3f      	bgt.n	8001fd4 <lcd_ShowStr+0xbc>
 8001f54:	89ba      	ldrh	r2, [r7, #12]
 8001f56:	4b21      	ldr	r3, [pc, #132]	; (8001fdc <lcd_ShowStr+0xc4>)
 8001f58:	885b      	ldrh	r3, [r3, #2]
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f60:	1acb      	subs	r3, r1, r3
 8001f62:	429a      	cmp	r2, r3
 8001f64:	dc36      	bgt.n	8001fd4 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b80      	cmp	r3, #128	; 0x80
 8001f6c:	d902      	bls.n	8001f74 <lcd_ShowStr+0x5c>
 8001f6e:	2301      	movs	r3, #1
 8001f70:	75fb      	strb	r3, [r7, #23]
 8001f72:	e02a      	b.n	8001fca <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b0d      	cmp	r3, #13
 8001f7a:	d10b      	bne.n	8001f94 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001f7c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	89bb      	ldrh	r3, [r7, #12]
 8001f84:	4413      	add	r3, r2
 8001f86:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001f88:	8abb      	ldrh	r3, [r7, #20]
 8001f8a:	81fb      	strh	r3, [r7, #14]
					str++;
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	e017      	b.n	8001fc4 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	781a      	ldrb	r2, [r3, #0]
 8001f98:	88fc      	ldrh	r4, [r7, #6]
 8001f9a:	89b9      	ldrh	r1, [r7, #12]
 8001f9c:	89f8      	ldrh	r0, [r7, #14]
 8001f9e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001fa2:	9302      	str	r3, [sp, #8]
 8001fa4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fa8:	9301      	str	r3, [sp, #4]
 8001faa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	4623      	mov	r3, r4
 8001fb0:	f7ff fcc4 	bl	800193c <lcd_ShowChar>
					x+=sizey/2;
 8001fb4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fb8:	085b      	lsrs	r3, r3, #1
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	89fb      	ldrh	r3, [r7, #14]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1b2      	bne.n	8001f38 <lcd_ShowStr+0x20>
 8001fd2:	e000      	b.n	8001fd6 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001fd4:	bf00      	nop
			}
		}
	}
}
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd90      	pop	{r4, r7, pc}
 8001fdc:	200001c0 	.word	0x200001c0

08001fe0 <lcd_StrCenter>:


void lcd_StrCenter(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08a      	sub	sp, #40	; 0x28
 8001fe4:	af04      	add	r7, sp, #16
 8001fe6:	60ba      	str	r2, [r7, #8]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4603      	mov	r3, r0
 8001fec:	81fb      	strh	r3, [r7, #14]
 8001fee:	460b      	mov	r3, r1
 8001ff0:	81bb      	strh	r3, [r7, #12]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	80fb      	strh	r3, [r7, #6]
	uint16_t len=strlen((const char *)str);
 8001ff6:	68b8      	ldr	r0, [r7, #8]
 8001ff8:	f7fe f8ea 	bl	80001d0 <strlen>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	82fb      	strh	r3, [r7, #22]
	uint16_t x1=(lcddev.width-len*8)/2;
 8002000:	4b0f      	ldr	r3, [pc, #60]	; (8002040 <lcd_StrCenter+0x60>)
 8002002:	881b      	ldrh	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	8afb      	ldrh	r3, [r7, #22]
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	0fda      	lsrs	r2, r3, #31
 800200e:	4413      	add	r3, r2
 8002010:	105b      	asrs	r3, r3, #1
 8002012:	82bb      	strh	r3, [r7, #20]
	lcd_ShowStr(x+x1,y,str,fc,bc,sizey,mode);
 8002014:	89fa      	ldrh	r2, [r7, #14]
 8002016:	8abb      	ldrh	r3, [r7, #20]
 8002018:	4413      	add	r3, r2
 800201a:	b298      	uxth	r0, r3
 800201c:	88fa      	ldrh	r2, [r7, #6]
 800201e:	89b9      	ldrh	r1, [r7, #12]
 8002020:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002024:	9302      	str	r3, [sp, #8]
 8002026:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800202a:	9301      	str	r3, [sp, #4]
 800202c:	8c3b      	ldrh	r3, [r7, #32]
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	4613      	mov	r3, r2
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	f7ff ff70 	bl	8001f18 <lcd_ShowStr>
}
 8002038:	bf00      	nop
 800203a:	3718      	adds	r7, #24
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	200001c0 	.word	0x200001c0

08002044 <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002048:	2201      	movs	r2, #1
 800204a:	2140      	movs	r1, #64	; 0x40
 800204c:	4802      	ldr	r0, [pc, #8]	; (8002058 <led7_init+0x14>)
 800204e:	f000 fedb 	bl	8002e08 <HAL_GPIO_WritePin>
}
 8002052:	bf00      	nop
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40021800 	.word	0x40021800

0800205c <led7_Scan>:

void led7_Scan(){
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002060:	4b3f      	ldr	r3, [pc, #252]	; (8002160 <led7_Scan+0x104>)
 8002062:	881b      	ldrh	r3, [r3, #0]
 8002064:	b2db      	uxtb	r3, r3
 8002066:	b29a      	uxth	r2, r3
 8002068:	4b3d      	ldr	r3, [pc, #244]	; (8002160 <led7_Scan+0x104>)
 800206a:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 800206c:	4b3d      	ldr	r3, [pc, #244]	; (8002164 <led7_Scan+0x108>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a3d      	ldr	r2, [pc, #244]	; (8002168 <led7_Scan+0x10c>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	021b      	lsls	r3, r3, #8
 8002076:	b21a      	sxth	r2, r3
 8002078:	4b39      	ldr	r3, [pc, #228]	; (8002160 <led7_Scan+0x104>)
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	b21b      	sxth	r3, r3
 800207e:	4313      	orrs	r3, r2
 8002080:	b21b      	sxth	r3, r3
 8002082:	b29a      	uxth	r2, r3
 8002084:	4b36      	ldr	r3, [pc, #216]	; (8002160 <led7_Scan+0x104>)
 8002086:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002088:	4b36      	ldr	r3, [pc, #216]	; (8002164 <led7_Scan+0x108>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b03      	cmp	r3, #3
 800208e:	d847      	bhi.n	8002120 <led7_Scan+0xc4>
 8002090:	a201      	add	r2, pc, #4	; (adr r2, 8002098 <led7_Scan+0x3c>)
 8002092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002096:	bf00      	nop
 8002098:	080020a9 	.word	0x080020a9
 800209c:	080020c7 	.word	0x080020c7
 80020a0:	080020e5 	.word	0x080020e5
 80020a4:	08002103 	.word	0x08002103
	case 0:
		spi_buffer |= 0x00b0;
 80020a8:	4b2d      	ldr	r3, [pc, #180]	; (8002160 <led7_Scan+0x104>)
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	4b2b      	ldr	r3, [pc, #172]	; (8002160 <led7_Scan+0x104>)
 80020b4:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 80020b6:	4b2a      	ldr	r3, [pc, #168]	; (8002160 <led7_Scan+0x104>)
 80020b8:	881b      	ldrh	r3, [r3, #0]
 80020ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80020be:	b29a      	uxth	r2, r3
 80020c0:	4b27      	ldr	r3, [pc, #156]	; (8002160 <led7_Scan+0x104>)
 80020c2:	801a      	strh	r2, [r3, #0]
		break;
 80020c4:	e02d      	b.n	8002122 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80020c6:	4b26      	ldr	r3, [pc, #152]	; (8002160 <led7_Scan+0x104>)
 80020c8:	881b      	ldrh	r3, [r3, #0]
 80020ca:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	4b23      	ldr	r3, [pc, #140]	; (8002160 <led7_Scan+0x104>)
 80020d2:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 80020d4:	4b22      	ldr	r3, [pc, #136]	; (8002160 <led7_Scan+0x104>)
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	f023 0320 	bic.w	r3, r3, #32
 80020dc:	b29a      	uxth	r2, r3
 80020de:	4b20      	ldr	r3, [pc, #128]	; (8002160 <led7_Scan+0x104>)
 80020e0:	801a      	strh	r2, [r3, #0]
		break;
 80020e2:	e01e      	b.n	8002122 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80020e4:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <led7_Scan+0x104>)
 80020e6:	881b      	ldrh	r3, [r3, #0]
 80020e8:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <led7_Scan+0x104>)
 80020f0:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 80020f2:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <led7_Scan+0x104>)
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	f023 0310 	bic.w	r3, r3, #16
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	4b18      	ldr	r3, [pc, #96]	; (8002160 <led7_Scan+0x104>)
 80020fe:	801a      	strh	r2, [r3, #0]
		break;
 8002100:	e00f      	b.n	8002122 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002102:	4b17      	ldr	r3, [pc, #92]	; (8002160 <led7_Scan+0x104>)
 8002104:	881b      	ldrh	r3, [r3, #0]
 8002106:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800210a:	b29a      	uxth	r2, r3
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <led7_Scan+0x104>)
 800210e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002110:	4b13      	ldr	r3, [pc, #76]	; (8002160 <led7_Scan+0x104>)
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002118:	b29a      	uxth	r2, r3
 800211a:	4b11      	ldr	r3, [pc, #68]	; (8002160 <led7_Scan+0x104>)
 800211c:	801a      	strh	r2, [r3, #0]
		break;
 800211e:	e000      	b.n	8002122 <led7_Scan+0xc6>
	default:
		break;
 8002120:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002122:	4b10      	ldr	r3, [pc, #64]	; (8002164 <led7_Scan+0x108>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	3301      	adds	r3, #1
 8002128:	425a      	negs	r2, r3
 800212a:	f003 0303 	and.w	r3, r3, #3
 800212e:	f002 0203 	and.w	r2, r2, #3
 8002132:	bf58      	it	pl
 8002134:	4253      	negpl	r3, r2
 8002136:	4a0b      	ldr	r2, [pc, #44]	; (8002164 <led7_Scan+0x108>)
 8002138:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 800213a:	2200      	movs	r2, #0
 800213c:	2140      	movs	r1, #64	; 0x40
 800213e:	480b      	ldr	r0, [pc, #44]	; (800216c <led7_Scan+0x110>)
 8002140:	f000 fe62 	bl	8002e08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8002144:	2301      	movs	r3, #1
 8002146:	2202      	movs	r2, #2
 8002148:	4905      	ldr	r1, [pc, #20]	; (8002160 <led7_Scan+0x104>)
 800214a:	4809      	ldr	r0, [pc, #36]	; (8002170 <led7_Scan+0x114>)
 800214c:	f002 fc71 	bl	8004a32 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002150:	2201      	movs	r2, #1
 8002152:	2140      	movs	r1, #64	; 0x40
 8002154:	4805      	ldr	r0, [pc, #20]	; (800216c <led7_Scan+0x110>)
 8002156:	f000 fe57 	bl	8002e08 <HAL_GPIO_WritePin>
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000014 	.word	0x20000014
 8002164:	200001c8 	.word	0x200001c8
 8002168:	20000010 	.word	0x20000010
 800216c:	40021800 	.word	0x40021800
 8002170:	200001d4 	.word	0x200001d4

08002174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002178:	f000 fb02 	bl	8002780 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800217c:	f000 f822 	bl	80021c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002180:	f7fe fc0e 	bl	80009a0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002184:	f000 fa22 	bl	80025cc <MX_TIM2_Init>
  MX_SPI1_Init();
 8002188:	f000 f8fe 	bl	8002388 <MX_SPI1_Init>
  MX_FSMC_Init();
 800218c:	f7fe fb38 	bl	8000800 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002190:	f7fe fcfe 	bl	8000b90 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8002194:	f000 f880 	bl	8002298 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 lcd_Clear(BLACK);
 8002198:	2000      	movs	r0, #0
 800219a:	f7ff fb47 	bl	800182c <lcd_Clear>
 updateTime();
 800219e:	f7fe fd6d 	bl	8000c7c <updateTime>
  while (1)
  {
	  while(!flag_timer2);
 80021a2:	bf00      	nop
 80021a4:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <main+0x4c>)
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0fb      	beq.n	80021a4 <main+0x30>
	  flag_timer2 = 0;
 80021ac:	4b04      	ldr	r3, [pc, #16]	; (80021c0 <main+0x4c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	801a      	strh	r2, [r3, #0]
	  button_Scan();
 80021b2:	f7fe f9ef 	bl	8000594 <button_Scan>
	  ds3231_ReadTime();
 80021b6:	f7fe fabf 	bl	8000738 <ds3231_ReadTime>
	  fsm_clock();
 80021ba:	f7ff fa17 	bl	80015ec <fsm_clock>
  {
 80021be:	e7f0      	b.n	80021a2 <main+0x2e>
 80021c0:	200001cc 	.word	0x200001cc

080021c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b094      	sub	sp, #80	; 0x50
 80021c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ca:	f107 0320 	add.w	r3, r7, #32
 80021ce:	2230      	movs	r2, #48	; 0x30
 80021d0:	2100      	movs	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f003 ff02 	bl	8005fdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021d8:	f107 030c 	add.w	r3, r7, #12
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021e8:	2300      	movs	r3, #0
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	4b28      	ldr	r3, [pc, #160]	; (8002290 <SystemClock_Config+0xcc>)
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	4a27      	ldr	r2, [pc, #156]	; (8002290 <SystemClock_Config+0xcc>)
 80021f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f6:	6413      	str	r3, [r2, #64]	; 0x40
 80021f8:	4b25      	ldr	r3, [pc, #148]	; (8002290 <SystemClock_Config+0xcc>)
 80021fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002204:	2300      	movs	r3, #0
 8002206:	607b      	str	r3, [r7, #4]
 8002208:	4b22      	ldr	r3, [pc, #136]	; (8002294 <SystemClock_Config+0xd0>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a21      	ldr	r2, [pc, #132]	; (8002294 <SystemClock_Config+0xd0>)
 800220e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002212:	6013      	str	r3, [r2, #0]
 8002214:	4b1f      	ldr	r3, [pc, #124]	; (8002294 <SystemClock_Config+0xd0>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002220:	2302      	movs	r3, #2
 8002222:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002224:	2301      	movs	r3, #1
 8002226:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002228:	2310      	movs	r3, #16
 800222a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800222c:	2302      	movs	r3, #2
 800222e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002230:	2300      	movs	r3, #0
 8002232:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002234:	2308      	movs	r3, #8
 8002236:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002238:	23a8      	movs	r3, #168	; 0xa8
 800223a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800223c:	2302      	movs	r3, #2
 800223e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002240:	2304      	movs	r3, #4
 8002242:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002244:	f107 0320 	add.w	r3, r7, #32
 8002248:	4618      	mov	r0, r3
 800224a:	f001 fee5 	bl	8004018 <HAL_RCC_OscConfig>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002254:	f000 f842 	bl	80022dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002258:	230f      	movs	r3, #15
 800225a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800225c:	2302      	movs	r3, #2
 800225e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002264:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002268:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800226a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800226e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002270:	f107 030c 	add.w	r3, r7, #12
 8002274:	2105      	movs	r1, #5
 8002276:	4618      	mov	r0, r3
 8002278:	f002 f946 	bl	8004508 <HAL_RCC_ClockConfig>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002282:	f000 f82b 	bl	80022dc <Error_Handler>
  }
}
 8002286:	bf00      	nop
 8002288:	3750      	adds	r7, #80	; 0x50
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40023800 	.word	0x40023800
 8002294:	40007000 	.word	0x40007000

08002298 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 800229c:	2200      	movs	r2, #0
 800229e:	2120      	movs	r1, #32
 80022a0:	480d      	ldr	r0, [pc, #52]	; (80022d8 <system_init+0x40>)
 80022a2:	f000 fdb1 	bl	8002e08 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2140      	movs	r1, #64	; 0x40
 80022aa:	480b      	ldr	r0, [pc, #44]	; (80022d8 <system_init+0x40>)
 80022ac:	f000 fdac 	bl	8002e08 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 80022b0:	2200      	movs	r2, #0
 80022b2:	2110      	movs	r1, #16
 80022b4:	4808      	ldr	r0, [pc, #32]	; (80022d8 <system_init+0x40>)
 80022b6:	f000 fda7 	bl	8002e08 <HAL_GPIO_WritePin>
	  timer_init();
 80022ba:	f000 f815 	bl	80022e8 <timer_init>
	  led7_init();
 80022be:	f7ff fec1 	bl	8002044 <led7_init>
	  button_init();
 80022c2:	f7fe f95b 	bl	800057c <button_init>
	  lcd_init();
 80022c6:	f7ff fcc7 	bl	8001c58 <lcd_init>
	  ds3231_init();
 80022ca:	f7fe f9cf 	bl	800066c <ds3231_init>
	  setTimer2(50);
 80022ce:	2032      	movs	r0, #50	; 0x32
 80022d0:	f000 f814 	bl	80022fc <setTimer2>
}
 80022d4:	bf00      	nop
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40021000 	.word	0x40021000

080022dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022e0:	b672      	cpsid	i
}
 80022e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <Error_Handler+0x8>
	...

080022e8 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <timer_init+0x10>)
 80022ee:	f003 f953 	bl	8005598 <HAL_TIM_Base_Start_IT>
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000230 	.word	0x20000230

080022fc <setTimer2>:

void setTimer2(uint16_t duration){
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8002306:	4a08      	ldr	r2, [pc, #32]	; (8002328 <setTimer2+0x2c>)
 8002308:	88fb      	ldrh	r3, [r7, #6]
 800230a:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 800230c:	4b06      	ldr	r3, [pc, #24]	; (8002328 <setTimer2+0x2c>)
 800230e:	881a      	ldrh	r2, [r3, #0]
 8002310:	4b06      	ldr	r3, [pc, #24]	; (800232c <setTimer2+0x30>)
 8002312:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002314:	4b06      	ldr	r3, [pc, #24]	; (8002330 <setTimer2+0x34>)
 8002316:	2200      	movs	r2, #0
 8002318:	801a      	strh	r2, [r3, #0]
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	200001d0 	.word	0x200001d0
 800232c:	200001ce 	.word	0x200001ce
 8002330:	200001cc 	.word	0x200001cc

08002334 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002344:	d116      	bne.n	8002374 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8002346:	4b0d      	ldr	r3, [pc, #52]	; (800237c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d010      	beq.n	8002370 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 800234e:	4b0b      	ldr	r3, [pc, #44]	; (800237c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	3b01      	subs	r3, #1
 8002354:	b29a      	uxth	r2, r3
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002358:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 800235a:	4b08      	ldr	r3, [pc, #32]	; (800237c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800235c:	881b      	ldrh	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d106      	bne.n	8002370 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002362:	4b07      	ldr	r3, [pc, #28]	; (8002380 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002364:	2201      	movs	r2, #1
 8002366:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002368:	4b06      	ldr	r3, [pc, #24]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800236a:	881a      	ldrh	r2, [r3, #0]
 800236c:	4b03      	ldr	r3, [pc, #12]	; (800237c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800236e:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002370:	f7ff fe74 	bl	800205c <led7_Scan>
	}
}
 8002374:	bf00      	nop
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	200001ce 	.word	0x200001ce
 8002380:	200001cc 	.word	0x200001cc
 8002384:	200001d0 	.word	0x200001d0

08002388 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800238c:	4b17      	ldr	r3, [pc, #92]	; (80023ec <MX_SPI1_Init+0x64>)
 800238e:	4a18      	ldr	r2, [pc, #96]	; (80023f0 <MX_SPI1_Init+0x68>)
 8002390:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002392:	4b16      	ldr	r3, [pc, #88]	; (80023ec <MX_SPI1_Init+0x64>)
 8002394:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002398:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800239a:	4b14      	ldr	r3, [pc, #80]	; (80023ec <MX_SPI1_Init+0x64>)
 800239c:	2200      	movs	r2, #0
 800239e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023a0:	4b12      	ldr	r3, [pc, #72]	; (80023ec <MX_SPI1_Init+0x64>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <MX_SPI1_Init+0x64>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023ac:	4b0f      	ldr	r3, [pc, #60]	; (80023ec <MX_SPI1_Init+0x64>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023b2:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <MX_SPI1_Init+0x64>)
 80023b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023ba:	4b0c      	ldr	r3, [pc, #48]	; (80023ec <MX_SPI1_Init+0x64>)
 80023bc:	2200      	movs	r2, #0
 80023be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023c0:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <MX_SPI1_Init+0x64>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <MX_SPI1_Init+0x64>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023cc:	4b07      	ldr	r3, [pc, #28]	; (80023ec <MX_SPI1_Init+0x64>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <MX_SPI1_Init+0x64>)
 80023d4:	220a      	movs	r2, #10
 80023d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023d8:	4804      	ldr	r0, [pc, #16]	; (80023ec <MX_SPI1_Init+0x64>)
 80023da:	f002 faa1 	bl	8004920 <HAL_SPI_Init>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80023e4:	f7ff ff7a 	bl	80022dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	200001d4 	.word	0x200001d4
 80023f0:	40013000 	.word	0x40013000

080023f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	; 0x28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a19      	ldr	r2, [pc, #100]	; (8002478 <HAL_SPI_MspInit+0x84>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d12b      	bne.n	800246e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	4b18      	ldr	r3, [pc, #96]	; (800247c <HAL_SPI_MspInit+0x88>)
 800241c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241e:	4a17      	ldr	r2, [pc, #92]	; (800247c <HAL_SPI_MspInit+0x88>)
 8002420:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002424:	6453      	str	r3, [r2, #68]	; 0x44
 8002426:	4b15      	ldr	r3, [pc, #84]	; (800247c <HAL_SPI_MspInit+0x88>)
 8002428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	4b11      	ldr	r3, [pc, #68]	; (800247c <HAL_SPI_MspInit+0x88>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	4a10      	ldr	r2, [pc, #64]	; (800247c <HAL_SPI_MspInit+0x88>)
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	6313      	str	r3, [r2, #48]	; 0x30
 8002442:	4b0e      	ldr	r3, [pc, #56]	; (800247c <HAL_SPI_MspInit+0x88>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800244e:	2338      	movs	r3, #56	; 0x38
 8002450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002452:	2302      	movs	r3, #2
 8002454:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800245a:	2303      	movs	r3, #3
 800245c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800245e:	2305      	movs	r3, #5
 8002460:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002462:	f107 0314 	add.w	r3, r7, #20
 8002466:	4619      	mov	r1, r3
 8002468:	4805      	ldr	r0, [pc, #20]	; (8002480 <HAL_SPI_MspInit+0x8c>)
 800246a:	f000 fb31 	bl	8002ad0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800246e:	bf00      	nop
 8002470:	3728      	adds	r7, #40	; 0x28
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40013000 	.word	0x40013000
 800247c:	40023800 	.word	0x40023800
 8002480:	40020400 	.word	0x40020400

08002484 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	607b      	str	r3, [r7, #4]
 800248e:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <HAL_MspInit+0x4c>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002492:	4a0f      	ldr	r2, [pc, #60]	; (80024d0 <HAL_MspInit+0x4c>)
 8002494:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002498:	6453      	str	r3, [r2, #68]	; 0x44
 800249a:	4b0d      	ldr	r3, [pc, #52]	; (80024d0 <HAL_MspInit+0x4c>)
 800249c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024a2:	607b      	str	r3, [r7, #4]
 80024a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	603b      	str	r3, [r7, #0]
 80024aa:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <HAL_MspInit+0x4c>)
 80024ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ae:	4a08      	ldr	r2, [pc, #32]	; (80024d0 <HAL_MspInit+0x4c>)
 80024b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b4:	6413      	str	r3, [r2, #64]	; 0x40
 80024b6:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <HAL_MspInit+0x4c>)
 80024b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024be:	603b      	str	r3, [r7, #0]
 80024c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024c2:	bf00      	nop
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800

080024d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024d8:	e7fe      	b.n	80024d8 <NMI_Handler+0x4>

080024da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024da:	b480      	push	{r7}
 80024dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024de:	e7fe      	b.n	80024de <HardFault_Handler+0x4>

080024e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e4:	e7fe      	b.n	80024e4 <MemManage_Handler+0x4>

080024e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024e6:	b480      	push	{r7}
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ea:	e7fe      	b.n	80024ea <BusFault_Handler+0x4>

080024ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f0:	e7fe      	b.n	80024f0 <UsageFault_Handler+0x4>

080024f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800250e:	b480      	push	{r7}
 8002510:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002520:	f000 f980 	bl	8002824 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}

08002528 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <TIM2_IRQHandler+0x10>)
 800252e:	f003 f8a3 	bl	8005678 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000230 	.word	0x20000230

0800253c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002544:	4a14      	ldr	r2, [pc, #80]	; (8002598 <_sbrk+0x5c>)
 8002546:	4b15      	ldr	r3, [pc, #84]	; (800259c <_sbrk+0x60>)
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002550:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <_sbrk+0x64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d102      	bne.n	800255e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002558:	4b11      	ldr	r3, [pc, #68]	; (80025a0 <_sbrk+0x64>)
 800255a:	4a12      	ldr	r2, [pc, #72]	; (80025a4 <_sbrk+0x68>)
 800255c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800255e:	4b10      	ldr	r3, [pc, #64]	; (80025a0 <_sbrk+0x64>)
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	429a      	cmp	r2, r3
 800256a:	d207      	bcs.n	800257c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800256c:	f003 fd3e 	bl	8005fec <__errno>
 8002570:	4603      	mov	r3, r0
 8002572:	220c      	movs	r2, #12
 8002574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002576:	f04f 33ff 	mov.w	r3, #4294967295
 800257a:	e009      	b.n	8002590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800257c:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <_sbrk+0x64>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002582:	4b07      	ldr	r3, [pc, #28]	; (80025a0 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	4a05      	ldr	r2, [pc, #20]	; (80025a0 <_sbrk+0x64>)
 800258c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800258e:	68fb      	ldr	r3, [r7, #12]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20020000 	.word	0x20020000
 800259c:	00000400 	.word	0x00000400
 80025a0:	2000022c 	.word	0x2000022c
 80025a4:	200003c8 	.word	0x200003c8

080025a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <SystemInit+0x20>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b2:	4a05      	ldr	r2, [pc, #20]	; (80025c8 <SystemInit+0x20>)
 80025b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025d2:	f107 0308 	add.w	r3, r7, #8
 80025d6:	2200      	movs	r2, #0
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	605a      	str	r2, [r3, #4]
 80025dc:	609a      	str	r2, [r3, #8]
 80025de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025e0:	463b      	mov	r3, r7
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025e8:	4b1d      	ldr	r3, [pc, #116]	; (8002660 <MX_TIM2_Init+0x94>)
 80025ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80025f0:	4b1b      	ldr	r3, [pc, #108]	; (8002660 <MX_TIM2_Init+0x94>)
 80025f2:	f240 3247 	movw	r2, #839	; 0x347
 80025f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025f8:	4b19      	ldr	r3, [pc, #100]	; (8002660 <MX_TIM2_Init+0x94>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80025fe:	4b18      	ldr	r3, [pc, #96]	; (8002660 <MX_TIM2_Init+0x94>)
 8002600:	2263      	movs	r2, #99	; 0x63
 8002602:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002604:	4b16      	ldr	r3, [pc, #88]	; (8002660 <MX_TIM2_Init+0x94>)
 8002606:	2200      	movs	r2, #0
 8002608:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800260a:	4b15      	ldr	r3, [pc, #84]	; (8002660 <MX_TIM2_Init+0x94>)
 800260c:	2200      	movs	r2, #0
 800260e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002610:	4813      	ldr	r0, [pc, #76]	; (8002660 <MX_TIM2_Init+0x94>)
 8002612:	f002 ff71 	bl	80054f8 <HAL_TIM_Base_Init>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800261c:	f7ff fe5e 	bl	80022dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002620:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002624:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002626:	f107 0308 	add.w	r3, r7, #8
 800262a:	4619      	mov	r1, r3
 800262c:	480c      	ldr	r0, [pc, #48]	; (8002660 <MX_TIM2_Init+0x94>)
 800262e:	f003 f92b 	bl	8005888 <HAL_TIM_ConfigClockSource>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002638:	f7ff fe50 	bl	80022dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800263c:	2300      	movs	r3, #0
 800263e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002640:	2300      	movs	r3, #0
 8002642:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002644:	463b      	mov	r3, r7
 8002646:	4619      	mov	r1, r3
 8002648:	4805      	ldr	r0, [pc, #20]	; (8002660 <MX_TIM2_Init+0x94>)
 800264a:	f003 fb47 	bl	8005cdc <HAL_TIMEx_MasterConfigSynchronization>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002654:	f7ff fe42 	bl	80022dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002658:	bf00      	nop
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000230 	.word	0x20000230

08002664 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002674:	d115      	bne.n	80026a2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <HAL_TIM_Base_MspInit+0x48>)
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	4a0b      	ldr	r2, [pc, #44]	; (80026ac <HAL_TIM_Base_MspInit+0x48>)
 8002680:	f043 0301 	orr.w	r3, r3, #1
 8002684:	6413      	str	r3, [r2, #64]	; 0x40
 8002686:	4b09      	ldr	r3, [pc, #36]	; (80026ac <HAL_TIM_Base_MspInit+0x48>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002692:	2200      	movs	r2, #0
 8002694:	2100      	movs	r1, #0
 8002696:	201c      	movs	r0, #28
 8002698:	f000 f9e3 	bl	8002a62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800269c:	201c      	movs	r0, #28
 800269e:	f000 f9fc 	bl	8002a9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80026a2:	bf00      	nop
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40023800 	.word	0x40023800

080026b0 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	091b      	lsrs	r3, r3, #4
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	461a      	mov	r2, r3
 80026c2:	0092      	lsls	r2, r2, #2
 80026c4:	4413      	add	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	f003 030f 	and.w	r3, r3, #15
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	4413      	add	r3, r2
 80026d4:	b2db      	uxtb	r3, r3
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
	...

080026e4 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	4a0d      	ldr	r2, [pc, #52]	; (8002728 <DEC2BCD+0x44>)
 80026f2:	fba2 2303 	umull	r2, r3, r2, r3
 80026f6:	08db      	lsrs	r3, r3, #3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	011b      	lsls	r3, r3, #4
 80026fc:	b258      	sxtb	r0, r3
 80026fe:	79fa      	ldrb	r2, [r7, #7]
 8002700:	4b09      	ldr	r3, [pc, #36]	; (8002728 <DEC2BCD+0x44>)
 8002702:	fba3 1302 	umull	r1, r3, r3, r2
 8002706:	08d9      	lsrs	r1, r3, #3
 8002708:	460b      	mov	r3, r1
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	b25b      	sxtb	r3, r3
 8002716:	4303      	orrs	r3, r0
 8002718:	b25b      	sxtb	r3, r3
 800271a:	b2db      	uxtb	r3, r3
}
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	cccccccd 	.word	0xcccccccd

0800272c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800272c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002764 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002730:	480d      	ldr	r0, [pc, #52]	; (8002768 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002732:	490e      	ldr	r1, [pc, #56]	; (800276c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002734:	4a0e      	ldr	r2, [pc, #56]	; (8002770 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002738:	e002      	b.n	8002740 <LoopCopyDataInit>

0800273a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800273a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800273c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800273e:	3304      	adds	r3, #4

08002740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002744:	d3f9      	bcc.n	800273a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002746:	4a0b      	ldr	r2, [pc, #44]	; (8002774 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002748:	4c0b      	ldr	r4, [pc, #44]	; (8002778 <LoopFillZerobss+0x26>)
  movs r3, #0
 800274a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800274c:	e001      	b.n	8002752 <LoopFillZerobss>

0800274e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800274e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002750:	3204      	adds	r2, #4

08002752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002754:	d3fb      	bcc.n	800274e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002756:	f7ff ff27 	bl	80025a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800275a:	f003 fc4d 	bl	8005ff8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800275e:	f7ff fd09 	bl	8002174 <main>
  bx  lr    
 8002762:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002764:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800276c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002770:	08009964 	.word	0x08009964
  ldr r2, =_sbss
 8002774:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002778:	200003c4 	.word	0x200003c4

0800277c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800277c:	e7fe      	b.n	800277c <ADC_IRQHandler>
	...

08002780 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002784:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <HAL_Init+0x40>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a0d      	ldr	r2, [pc, #52]	; (80027c0 <HAL_Init+0x40>)
 800278a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800278e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <HAL_Init+0x40>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a0a      	ldr	r2, [pc, #40]	; (80027c0 <HAL_Init+0x40>)
 8002796:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800279a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800279c:	4b08      	ldr	r3, [pc, #32]	; (80027c0 <HAL_Init+0x40>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a07      	ldr	r2, [pc, #28]	; (80027c0 <HAL_Init+0x40>)
 80027a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027a8:	2003      	movs	r0, #3
 80027aa:	f000 f94f 	bl	8002a4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027ae:	200f      	movs	r0, #15
 80027b0:	f000 f808 	bl	80027c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027b4:	f7ff fe66 	bl	8002484 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40023c00 	.word	0x40023c00

080027c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027cc:	4b12      	ldr	r3, [pc, #72]	; (8002818 <HAL_InitTick+0x54>)
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	4b12      	ldr	r3, [pc, #72]	; (800281c <HAL_InitTick+0x58>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	4619      	mov	r1, r3
 80027d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027da:	fbb3 f3f1 	udiv	r3, r3, r1
 80027de:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 f967 	bl	8002ab6 <HAL_SYSTICK_Config>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e00e      	b.n	8002810 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b0f      	cmp	r3, #15
 80027f6:	d80a      	bhi.n	800280e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027f8:	2200      	movs	r2, #0
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002800:	f000 f92f 	bl	8002a62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002804:	4a06      	ldr	r2, [pc, #24]	; (8002820 <HAL_InitTick+0x5c>)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800280a:	2300      	movs	r3, #0
 800280c:	e000      	b.n	8002810 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
}
 8002810:	4618      	mov	r0, r3
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	20000018 	.word	0x20000018
 800281c:	20000020 	.word	0x20000020
 8002820:	2000001c 	.word	0x2000001c

08002824 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <HAL_IncTick+0x20>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	461a      	mov	r2, r3
 800282e:	4b06      	ldr	r3, [pc, #24]	; (8002848 <HAL_IncTick+0x24>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4413      	add	r3, r2
 8002834:	4a04      	ldr	r2, [pc, #16]	; (8002848 <HAL_IncTick+0x24>)
 8002836:	6013      	str	r3, [r2, #0]
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	20000020 	.word	0x20000020
 8002848:	20000278 	.word	0x20000278

0800284c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  return uwTick;
 8002850:	4b03      	ldr	r3, [pc, #12]	; (8002860 <HAL_GetTick+0x14>)
 8002852:	681b      	ldr	r3, [r3, #0]
}
 8002854:	4618      	mov	r0, r3
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	20000278 	.word	0x20000278

08002864 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800286c:	f7ff ffee 	bl	800284c <HAL_GetTick>
 8002870:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800287c:	d005      	beq.n	800288a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800287e:	4b0a      	ldr	r3, [pc, #40]	; (80028a8 <HAL_Delay+0x44>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	461a      	mov	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	4413      	add	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800288a:	bf00      	nop
 800288c:	f7ff ffde 	bl	800284c <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	429a      	cmp	r2, r3
 800289a:	d8f7      	bhi.n	800288c <HAL_Delay+0x28>
  {
  }
}
 800289c:	bf00      	nop
 800289e:	bf00      	nop
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	20000020 	.word	0x20000020

080028ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028bc:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <__NVIC_SetPriorityGrouping+0x44>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028c8:	4013      	ands	r3, r2
 80028ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028de:	4a04      	ldr	r2, [pc, #16]	; (80028f0 <__NVIC_SetPriorityGrouping+0x44>)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	60d3      	str	r3, [r2, #12]
}
 80028e4:	bf00      	nop
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028f8:	4b04      	ldr	r3, [pc, #16]	; (800290c <__NVIC_GetPriorityGrouping+0x18>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	0a1b      	lsrs	r3, r3, #8
 80028fe:	f003 0307 	and.w	r3, r3, #7
}
 8002902:	4618      	mov	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000ed00 	.word	0xe000ed00

08002910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	2b00      	cmp	r3, #0
 8002920:	db0b      	blt.n	800293a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	f003 021f 	and.w	r2, r3, #31
 8002928:	4907      	ldr	r1, [pc, #28]	; (8002948 <__NVIC_EnableIRQ+0x38>)
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	095b      	lsrs	r3, r3, #5
 8002930:	2001      	movs	r0, #1
 8002932:	fa00 f202 	lsl.w	r2, r0, r2
 8002936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000e100 	.word	0xe000e100

0800294c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	6039      	str	r1, [r7, #0]
 8002956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295c:	2b00      	cmp	r3, #0
 800295e:	db0a      	blt.n	8002976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	b2da      	uxtb	r2, r3
 8002964:	490c      	ldr	r1, [pc, #48]	; (8002998 <__NVIC_SetPriority+0x4c>)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	0112      	lsls	r2, r2, #4
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	440b      	add	r3, r1
 8002970:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002974:	e00a      	b.n	800298c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	b2da      	uxtb	r2, r3
 800297a:	4908      	ldr	r1, [pc, #32]	; (800299c <__NVIC_SetPriority+0x50>)
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	3b04      	subs	r3, #4
 8002984:	0112      	lsls	r2, r2, #4
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	440b      	add	r3, r1
 800298a:	761a      	strb	r2, [r3, #24]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	e000e100 	.word	0xe000e100
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b089      	sub	sp, #36	; 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f1c3 0307 	rsb	r3, r3, #7
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	bf28      	it	cs
 80029be:	2304      	movcs	r3, #4
 80029c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3304      	adds	r3, #4
 80029c6:	2b06      	cmp	r3, #6
 80029c8:	d902      	bls.n	80029d0 <NVIC_EncodePriority+0x30>
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3b03      	subs	r3, #3
 80029ce:	e000      	b.n	80029d2 <NVIC_EncodePriority+0x32>
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d4:	f04f 32ff 	mov.w	r2, #4294967295
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43da      	mvns	r2, r3
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	401a      	ands	r2, r3
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e8:	f04f 31ff 	mov.w	r1, #4294967295
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa01 f303 	lsl.w	r3, r1, r3
 80029f2:	43d9      	mvns	r1, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f8:	4313      	orrs	r3, r2
         );
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3724      	adds	r7, #36	; 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a18:	d301      	bcc.n	8002a1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e00f      	b.n	8002a3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a1e:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <SysTick_Config+0x40>)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a26:	210f      	movs	r1, #15
 8002a28:	f04f 30ff 	mov.w	r0, #4294967295
 8002a2c:	f7ff ff8e 	bl	800294c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a30:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <SysTick_Config+0x40>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a36:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <SysTick_Config+0x40>)
 8002a38:	2207      	movs	r2, #7
 8002a3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	e000e010 	.word	0xe000e010

08002a4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff ff29 	bl	80028ac <__NVIC_SetPriorityGrouping>
}
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b086      	sub	sp, #24
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	4603      	mov	r3, r0
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a70:	2300      	movs	r3, #0
 8002a72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a74:	f7ff ff3e 	bl	80028f4 <__NVIC_GetPriorityGrouping>
 8002a78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	68b9      	ldr	r1, [r7, #8]
 8002a7e:	6978      	ldr	r0, [r7, #20]
 8002a80:	f7ff ff8e 	bl	80029a0 <NVIC_EncodePriority>
 8002a84:	4602      	mov	r2, r0
 8002a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff5d 	bl	800294c <__NVIC_SetPriority>
}
 8002a92:	bf00      	nop
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b082      	sub	sp, #8
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7ff ff31 	bl	8002910 <__NVIC_EnableIRQ>
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7ff ffa2 	bl	8002a08 <SysTick_Config>
 8002ac4:	4603      	mov	r3, r0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b089      	sub	sp, #36	; 0x24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
 8002aea:	e16b      	b.n	8002dc4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002aec:	2201      	movs	r2, #1
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	697a      	ldr	r2, [r7, #20]
 8002afc:	4013      	ands	r3, r2
 8002afe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	f040 815a 	bne.w	8002dbe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d005      	beq.n	8002b22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d130      	bne.n	8002b84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43db      	mvns	r3, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4013      	ands	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b58:	2201      	movs	r2, #1
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	43db      	mvns	r3, r3
 8002b62:	69ba      	ldr	r2, [r7, #24]
 8002b64:	4013      	ands	r3, r2
 8002b66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	091b      	lsrs	r3, r3, #4
 8002b6e:	f003 0201 	and.w	r2, r3, #1
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 0303 	and.w	r3, r3, #3
 8002b8c:	2b03      	cmp	r3, #3
 8002b8e:	d017      	beq.n	8002bc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	2203      	movs	r2, #3
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d123      	bne.n	8002c14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	08da      	lsrs	r2, r3, #3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3208      	adds	r2, #8
 8002bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	220f      	movs	r2, #15
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	4013      	ands	r3, r2
 8002bee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	691a      	ldr	r2, [r3, #16]
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	08da      	lsrs	r2, r3, #3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3208      	adds	r2, #8
 8002c0e:	69b9      	ldr	r1, [r7, #24]
 8002c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	2203      	movs	r2, #3
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f003 0203 	and.w	r2, r3, #3
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	f000 80b4 	beq.w	8002dbe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	60fb      	str	r3, [r7, #12]
 8002c5a:	4b60      	ldr	r3, [pc, #384]	; (8002ddc <HAL_GPIO_Init+0x30c>)
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	4a5f      	ldr	r2, [pc, #380]	; (8002ddc <HAL_GPIO_Init+0x30c>)
 8002c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c64:	6453      	str	r3, [r2, #68]	; 0x44
 8002c66:	4b5d      	ldr	r3, [pc, #372]	; (8002ddc <HAL_GPIO_Init+0x30c>)
 8002c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c72:	4a5b      	ldr	r2, [pc, #364]	; (8002de0 <HAL_GPIO_Init+0x310>)
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	089b      	lsrs	r3, r3, #2
 8002c78:	3302      	adds	r3, #2
 8002c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f003 0303 	and.w	r3, r3, #3
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	220f      	movs	r2, #15
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	43db      	mvns	r3, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4013      	ands	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a52      	ldr	r2, [pc, #328]	; (8002de4 <HAL_GPIO_Init+0x314>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d02b      	beq.n	8002cf6 <HAL_GPIO_Init+0x226>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a51      	ldr	r2, [pc, #324]	; (8002de8 <HAL_GPIO_Init+0x318>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d025      	beq.n	8002cf2 <HAL_GPIO_Init+0x222>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a50      	ldr	r2, [pc, #320]	; (8002dec <HAL_GPIO_Init+0x31c>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d01f      	beq.n	8002cee <HAL_GPIO_Init+0x21e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a4f      	ldr	r2, [pc, #316]	; (8002df0 <HAL_GPIO_Init+0x320>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d019      	beq.n	8002cea <HAL_GPIO_Init+0x21a>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a4e      	ldr	r2, [pc, #312]	; (8002df4 <HAL_GPIO_Init+0x324>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d013      	beq.n	8002ce6 <HAL_GPIO_Init+0x216>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a4d      	ldr	r2, [pc, #308]	; (8002df8 <HAL_GPIO_Init+0x328>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d00d      	beq.n	8002ce2 <HAL_GPIO_Init+0x212>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a4c      	ldr	r2, [pc, #304]	; (8002dfc <HAL_GPIO_Init+0x32c>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d007      	beq.n	8002cde <HAL_GPIO_Init+0x20e>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a4b      	ldr	r2, [pc, #300]	; (8002e00 <HAL_GPIO_Init+0x330>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d101      	bne.n	8002cda <HAL_GPIO_Init+0x20a>
 8002cd6:	2307      	movs	r3, #7
 8002cd8:	e00e      	b.n	8002cf8 <HAL_GPIO_Init+0x228>
 8002cda:	2308      	movs	r3, #8
 8002cdc:	e00c      	b.n	8002cf8 <HAL_GPIO_Init+0x228>
 8002cde:	2306      	movs	r3, #6
 8002ce0:	e00a      	b.n	8002cf8 <HAL_GPIO_Init+0x228>
 8002ce2:	2305      	movs	r3, #5
 8002ce4:	e008      	b.n	8002cf8 <HAL_GPIO_Init+0x228>
 8002ce6:	2304      	movs	r3, #4
 8002ce8:	e006      	b.n	8002cf8 <HAL_GPIO_Init+0x228>
 8002cea:	2303      	movs	r3, #3
 8002cec:	e004      	b.n	8002cf8 <HAL_GPIO_Init+0x228>
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e002      	b.n	8002cf8 <HAL_GPIO_Init+0x228>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <HAL_GPIO_Init+0x228>
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	69fa      	ldr	r2, [r7, #28]
 8002cfa:	f002 0203 	and.w	r2, r2, #3
 8002cfe:	0092      	lsls	r2, r2, #2
 8002d00:	4093      	lsls	r3, r2
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d08:	4935      	ldr	r1, [pc, #212]	; (8002de0 <HAL_GPIO_Init+0x310>)
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	089b      	lsrs	r3, r3, #2
 8002d0e:	3302      	adds	r3, #2
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d16:	4b3b      	ldr	r3, [pc, #236]	; (8002e04 <HAL_GPIO_Init+0x334>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4013      	ands	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d3a:	4a32      	ldr	r2, [pc, #200]	; (8002e04 <HAL_GPIO_Init+0x334>)
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d40:	4b30      	ldr	r3, [pc, #192]	; (8002e04 <HAL_GPIO_Init+0x334>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d003      	beq.n	8002d64 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d64:	4a27      	ldr	r2, [pc, #156]	; (8002e04 <HAL_GPIO_Init+0x334>)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d6a:	4b26      	ldr	r3, [pc, #152]	; (8002e04 <HAL_GPIO_Init+0x334>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	43db      	mvns	r3, r3
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	4013      	ands	r3, r2
 8002d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d8e:	4a1d      	ldr	r2, [pc, #116]	; (8002e04 <HAL_GPIO_Init+0x334>)
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d94:	4b1b      	ldr	r3, [pc, #108]	; (8002e04 <HAL_GPIO_Init+0x334>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4013      	ands	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d003      	beq.n	8002db8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002db8:	4a12      	ldr	r2, [pc, #72]	; (8002e04 <HAL_GPIO_Init+0x334>)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	61fb      	str	r3, [r7, #28]
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	2b0f      	cmp	r3, #15
 8002dc8:	f67f ae90 	bls.w	8002aec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dcc:	bf00      	nop
 8002dce:	bf00      	nop
 8002dd0:	3724      	adds	r7, #36	; 0x24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	40023800 	.word	0x40023800
 8002de0:	40013800 	.word	0x40013800
 8002de4:	40020000 	.word	0x40020000
 8002de8:	40020400 	.word	0x40020400
 8002dec:	40020800 	.word	0x40020800
 8002df0:	40020c00 	.word	0x40020c00
 8002df4:	40021000 	.word	0x40021000
 8002df8:	40021400 	.word	0x40021400
 8002dfc:	40021800 	.word	0x40021800
 8002e00:	40021c00 	.word	0x40021c00
 8002e04:	40013c00 	.word	0x40013c00

08002e08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	460b      	mov	r3, r1
 8002e12:	807b      	strh	r3, [r7, #2]
 8002e14:	4613      	mov	r3, r2
 8002e16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e18:	787b      	ldrb	r3, [r7, #1]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e1e:	887a      	ldrh	r2, [r7, #2]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e24:	e003      	b.n	8002e2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e26:	887b      	ldrh	r3, [r7, #2]
 8002e28:	041a      	lsls	r2, r3, #16
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	619a      	str	r2, [r3, #24]
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
	...

08002e3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e12b      	b.n	80030a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d106      	bne.n	8002e68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7fd fec2 	bl	8000bec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2224      	movs	r2, #36	; 0x24
 8002e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0201 	bic.w	r2, r2, #1
 8002e7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ea0:	f001 fd2a 	bl	80048f8 <HAL_RCC_GetPCLK1Freq>
 8002ea4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	4a81      	ldr	r2, [pc, #516]	; (80030b0 <HAL_I2C_Init+0x274>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d807      	bhi.n	8002ec0 <HAL_I2C_Init+0x84>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	4a80      	ldr	r2, [pc, #512]	; (80030b4 <HAL_I2C_Init+0x278>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	bf94      	ite	ls
 8002eb8:	2301      	movls	r3, #1
 8002eba:	2300      	movhi	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	e006      	b.n	8002ece <HAL_I2C_Init+0x92>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4a7d      	ldr	r2, [pc, #500]	; (80030b8 <HAL_I2C_Init+0x27c>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	bf94      	ite	ls
 8002ec8:	2301      	movls	r3, #1
 8002eca:	2300      	movhi	r3, #0
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e0e7      	b.n	80030a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	4a78      	ldr	r2, [pc, #480]	; (80030bc <HAL_I2C_Init+0x280>)
 8002eda:	fba2 2303 	umull	r2, r3, r2, r3
 8002ede:	0c9b      	lsrs	r3, r3, #18
 8002ee0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68ba      	ldr	r2, [r7, #8]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6a1b      	ldr	r3, [r3, #32]
 8002efc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	4a6a      	ldr	r2, [pc, #424]	; (80030b0 <HAL_I2C_Init+0x274>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d802      	bhi.n	8002f10 <HAL_I2C_Init+0xd4>
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	e009      	b.n	8002f24 <HAL_I2C_Init+0xe8>
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f16:	fb02 f303 	mul.w	r3, r2, r3
 8002f1a:	4a69      	ldr	r2, [pc, #420]	; (80030c0 <HAL_I2C_Init+0x284>)
 8002f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f20:	099b      	lsrs	r3, r3, #6
 8002f22:	3301      	adds	r3, #1
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	6812      	ldr	r2, [r2, #0]
 8002f28:	430b      	orrs	r3, r1
 8002f2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	69db      	ldr	r3, [r3, #28]
 8002f32:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f36:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	495c      	ldr	r1, [pc, #368]	; (80030b0 <HAL_I2C_Init+0x274>)
 8002f40:	428b      	cmp	r3, r1
 8002f42:	d819      	bhi.n	8002f78 <HAL_I2C_Init+0x13c>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	1e59      	subs	r1, r3, #1
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f52:	1c59      	adds	r1, r3, #1
 8002f54:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f58:	400b      	ands	r3, r1
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00a      	beq.n	8002f74 <HAL_I2C_Init+0x138>
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	1e59      	subs	r1, r3, #1
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f72:	e051      	b.n	8003018 <HAL_I2C_Init+0x1dc>
 8002f74:	2304      	movs	r3, #4
 8002f76:	e04f      	b.n	8003018 <HAL_I2C_Init+0x1dc>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d111      	bne.n	8002fa4 <HAL_I2C_Init+0x168>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1e58      	subs	r0, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	440b      	add	r3, r1
 8002f8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f92:	3301      	adds	r3, #1
 8002f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	bf0c      	ite	eq
 8002f9c:	2301      	moveq	r3, #1
 8002f9e:	2300      	movne	r3, #0
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	e012      	b.n	8002fca <HAL_I2C_Init+0x18e>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	1e58      	subs	r0, r3, #1
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6859      	ldr	r1, [r3, #4]
 8002fac:	460b      	mov	r3, r1
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	0099      	lsls	r1, r3, #2
 8002fb4:	440b      	add	r3, r1
 8002fb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fba:	3301      	adds	r3, #1
 8002fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	bf0c      	ite	eq
 8002fc4:	2301      	moveq	r3, #1
 8002fc6:	2300      	movne	r3, #0
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_I2C_Init+0x196>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e022      	b.n	8003018 <HAL_I2C_Init+0x1dc>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d10e      	bne.n	8002ff8 <HAL_I2C_Init+0x1bc>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	1e58      	subs	r0, r3, #1
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6859      	ldr	r1, [r3, #4]
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	440b      	add	r3, r1
 8002fe8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fec:	3301      	adds	r3, #1
 8002fee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ff6:	e00f      	b.n	8003018 <HAL_I2C_Init+0x1dc>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	1e58      	subs	r0, r3, #1
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6859      	ldr	r1, [r3, #4]
 8003000:	460b      	mov	r3, r1
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	0099      	lsls	r1, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	fbb0 f3f3 	udiv	r3, r0, r3
 800300e:	3301      	adds	r3, #1
 8003010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003014:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003018:	6879      	ldr	r1, [r7, #4]
 800301a:	6809      	ldr	r1, [r1, #0]
 800301c:	4313      	orrs	r3, r2
 800301e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69da      	ldr	r2, [r3, #28]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003046:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	6911      	ldr	r1, [r2, #16]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	68d2      	ldr	r2, [r2, #12]
 8003052:	4311      	orrs	r1, r2
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6812      	ldr	r2, [r2, #0]
 8003058:	430b      	orrs	r3, r1
 800305a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	695a      	ldr	r2, [r3, #20]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f042 0201 	orr.w	r2, r2, #1
 8003086:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2220      	movs	r2, #32
 8003092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	000186a0 	.word	0x000186a0
 80030b4:	001e847f 	.word	0x001e847f
 80030b8:	003d08ff 	.word	0x003d08ff
 80030bc:	431bde83 	.word	0x431bde83
 80030c0:	10624dd3 	.word	0x10624dd3

080030c4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b088      	sub	sp, #32
 80030c8:	af02      	add	r7, sp, #8
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	4608      	mov	r0, r1
 80030ce:	4611      	mov	r1, r2
 80030d0:	461a      	mov	r2, r3
 80030d2:	4603      	mov	r3, r0
 80030d4:	817b      	strh	r3, [r7, #10]
 80030d6:	460b      	mov	r3, r1
 80030d8:	813b      	strh	r3, [r7, #8]
 80030da:	4613      	mov	r3, r2
 80030dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030de:	f7ff fbb5 	bl	800284c <HAL_GetTick>
 80030e2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b20      	cmp	r3, #32
 80030ee:	f040 80d9 	bne.w	80032a4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	2319      	movs	r3, #25
 80030f8:	2201      	movs	r2, #1
 80030fa:	496d      	ldr	r1, [pc, #436]	; (80032b0 <HAL_I2C_Mem_Write+0x1ec>)
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 fdad 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003108:	2302      	movs	r3, #2
 800310a:	e0cc      	b.n	80032a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_I2C_Mem_Write+0x56>
 8003116:	2302      	movs	r3, #2
 8003118:	e0c5      	b.n	80032a6 <HAL_I2C_Mem_Write+0x1e2>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	2b01      	cmp	r3, #1
 800312e:	d007      	beq.n	8003140 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f042 0201 	orr.w	r2, r2, #1
 800313e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800314e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2221      	movs	r2, #33	; 0x21
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2240      	movs	r2, #64	; 0x40
 800315c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6a3a      	ldr	r2, [r7, #32]
 800316a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003170:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	4a4d      	ldr	r2, [pc, #308]	; (80032b4 <HAL_I2C_Mem_Write+0x1f0>)
 8003180:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003182:	88f8      	ldrh	r0, [r7, #6]
 8003184:	893a      	ldrh	r2, [r7, #8]
 8003186:	8979      	ldrh	r1, [r7, #10]
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	9301      	str	r3, [sp, #4]
 800318c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800318e:	9300      	str	r3, [sp, #0]
 8003190:	4603      	mov	r3, r0
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f000 fbe4 	bl	8003960 <I2C_RequestMemoryWrite>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d052      	beq.n	8003244 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e081      	b.n	80032a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031a6:	68f8      	ldr	r0, [r7, #12]
 80031a8:	f000 fe2e 	bl	8003e08 <I2C_WaitOnTXEFlagUntilTimeout>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00d      	beq.n	80031ce <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	2b04      	cmp	r3, #4
 80031b8:	d107      	bne.n	80031ca <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e06b      	b.n	80032a6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d2:	781a      	ldrb	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	3b01      	subs	r3, #1
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	2b04      	cmp	r3, #4
 800320a:	d11b      	bne.n	8003244 <HAL_I2C_Mem_Write+0x180>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003210:	2b00      	cmp	r3, #0
 8003212:	d017      	beq.n	8003244 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	781a      	ldrb	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	1c5a      	adds	r2, r3, #1
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322e:	3b01      	subs	r3, #1
 8003230:	b29a      	uxth	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323a:	b29b      	uxth	r3, r3
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1aa      	bne.n	80031a2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f000 fe1a 	bl	8003e8a <I2C_WaitOnBTFFlagUntilTimeout>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00d      	beq.n	8003278 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	2b04      	cmp	r3, #4
 8003262:	d107      	bne.n	8003274 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003272:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e016      	b.n	80032a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003286:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	e000      	b.n	80032a6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80032a4:	2302      	movs	r3, #2
  }
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	00100002 	.word	0x00100002
 80032b4:	ffff0000 	.word	0xffff0000

080032b8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08c      	sub	sp, #48	; 0x30
 80032bc:	af02      	add	r7, sp, #8
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	4608      	mov	r0, r1
 80032c2:	4611      	mov	r1, r2
 80032c4:	461a      	mov	r2, r3
 80032c6:	4603      	mov	r3, r0
 80032c8:	817b      	strh	r3, [r7, #10]
 80032ca:	460b      	mov	r3, r1
 80032cc:	813b      	strh	r3, [r7, #8]
 80032ce:	4613      	mov	r3, r2
 80032d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032d2:	f7ff fabb 	bl	800284c <HAL_GetTick>
 80032d6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b20      	cmp	r3, #32
 80032e2:	f040 8208 	bne.w	80036f6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	2319      	movs	r3, #25
 80032ec:	2201      	movs	r2, #1
 80032ee:	497b      	ldr	r1, [pc, #492]	; (80034dc <HAL_I2C_Mem_Read+0x224>)
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f000 fcb3 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80032fc:	2302      	movs	r3, #2
 80032fe:	e1fb      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_I2C_Mem_Read+0x56>
 800330a:	2302      	movs	r3, #2
 800330c:	e1f4      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b01      	cmp	r3, #1
 8003322:	d007      	beq.n	8003334 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f042 0201 	orr.w	r2, r2, #1
 8003332:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003342:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2222      	movs	r2, #34	; 0x22
 8003348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2240      	movs	r2, #64	; 0x40
 8003350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2200      	movs	r2, #0
 8003358:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800335e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003364:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800336a:	b29a      	uxth	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	4a5b      	ldr	r2, [pc, #364]	; (80034e0 <HAL_I2C_Mem_Read+0x228>)
 8003374:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003376:	88f8      	ldrh	r0, [r7, #6]
 8003378:	893a      	ldrh	r2, [r7, #8]
 800337a:	8979      	ldrh	r1, [r7, #10]
 800337c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337e:	9301      	str	r3, [sp, #4]
 8003380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	4603      	mov	r3, r0
 8003386:	68f8      	ldr	r0, [r7, #12]
 8003388:	f000 fb80 	bl	8003a8c <I2C_RequestMemoryRead>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e1b0      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339a:	2b00      	cmp	r3, #0
 800339c:	d113      	bne.n	80033c6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800339e:	2300      	movs	r3, #0
 80033a0:	623b      	str	r3, [r7, #32]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	623b      	str	r3, [r7, #32]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	623b      	str	r3, [r7, #32]
 80033b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	e184      	b.n	80036d0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d11b      	bne.n	8003406 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033de:	2300      	movs	r3, #0
 80033e0:	61fb      	str	r3, [r7, #28]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	695b      	ldr	r3, [r3, #20]
 80033e8:	61fb      	str	r3, [r7, #28]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	61fb      	str	r3, [r7, #28]
 80033f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	e164      	b.n	80036d0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340a:	2b02      	cmp	r3, #2
 800340c:	d11b      	bne.n	8003446 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800341c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800342c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800342e:	2300      	movs	r3, #0
 8003430:	61bb      	str	r3, [r7, #24]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	61bb      	str	r3, [r7, #24]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	61bb      	str	r3, [r7, #24]
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	e144      	b.n	80036d0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	695b      	ldr	r3, [r3, #20]
 8003450:	617b      	str	r3, [r7, #20]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	617b      	str	r3, [r7, #20]
 800345a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800345c:	e138      	b.n	80036d0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003462:	2b03      	cmp	r3, #3
 8003464:	f200 80f1 	bhi.w	800364a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800346c:	2b01      	cmp	r3, #1
 800346e:	d123      	bne.n	80034b8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003472:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 fd49 	bl	8003f0c <I2C_WaitOnRXNEFlagUntilTimeout>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e139      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	691a      	ldr	r2, [r3, #16]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348e:	b2d2      	uxtb	r2, r2
 8003490:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003496:	1c5a      	adds	r2, r3, #1
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a0:	3b01      	subs	r3, #1
 80034a2:	b29a      	uxth	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	3b01      	subs	r3, #1
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034b6:	e10b      	b.n	80036d0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d14e      	bne.n	800355e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034c6:	2200      	movs	r2, #0
 80034c8:	4906      	ldr	r1, [pc, #24]	; (80034e4 <HAL_I2C_Mem_Read+0x22c>)
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f000 fbc6 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d008      	beq.n	80034e8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e10e      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
 80034da:	bf00      	nop
 80034dc:	00100002 	.word	0x00100002
 80034e0:	ffff0000 	.word	0xffff0000
 80034e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	691a      	ldr	r2, [r3, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003502:	b2d2      	uxtb	r2, r2
 8003504:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350a:	1c5a      	adds	r2, r3, #1
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003514:	3b01      	subs	r3, #1
 8003516:	b29a      	uxth	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003520:	b29b      	uxth	r3, r3
 8003522:	3b01      	subs	r3, #1
 8003524:	b29a      	uxth	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	691a      	ldr	r2, [r3, #16]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003534:	b2d2      	uxtb	r2, r2
 8003536:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	1c5a      	adds	r2, r3, #1
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003546:	3b01      	subs	r3, #1
 8003548:	b29a      	uxth	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003552:	b29b      	uxth	r3, r3
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800355c:	e0b8      	b.n	80036d0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800355e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003564:	2200      	movs	r2, #0
 8003566:	4966      	ldr	r1, [pc, #408]	; (8003700 <HAL_I2C_Mem_Read+0x448>)
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f000 fb77 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e0bf      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003586:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	691a      	ldr	r2, [r3, #16]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a4:	3b01      	subs	r3, #1
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	3b01      	subs	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c0:	2200      	movs	r2, #0
 80035c2:	494f      	ldr	r1, [pc, #316]	; (8003700 <HAL_I2C_Mem_Read+0x448>)
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 fb49 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e091      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	691a      	ldr	r2, [r3, #16]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	691a      	ldr	r2, [r3, #16]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003628:	1c5a      	adds	r2, r3, #1
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363e:	b29b      	uxth	r3, r3
 8003640:	3b01      	subs	r3, #1
 8003642:	b29a      	uxth	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003648:	e042      	b.n	80036d0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800364a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800364c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f000 fc5c 	bl	8003f0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e04c      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	691a      	ldr	r2, [r3, #16]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	b2d2      	uxtb	r2, r2
 800366a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	1c5a      	adds	r2, r3, #1
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367a:	3b01      	subs	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003686:	b29b      	uxth	r3, r3
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	f003 0304 	and.w	r3, r3, #4
 800369a:	2b04      	cmp	r3, #4
 800369c:	d118      	bne.n	80036d0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	691a      	ldr	r2, [r3, #16]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	f47f aec2 	bne.w	800345e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2220      	movs	r2, #32
 80036de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e000      	b.n	80036f8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80036f6:	2302      	movs	r3, #2
  }
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3728      	adds	r7, #40	; 0x28
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	00010004 	.word	0x00010004

08003704 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b08a      	sub	sp, #40	; 0x28
 8003708:	af02      	add	r7, sp, #8
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	607a      	str	r2, [r7, #4]
 800370e:	603b      	str	r3, [r7, #0]
 8003710:	460b      	mov	r3, r1
 8003712:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003714:	f7ff f89a 	bl	800284c <HAL_GetTick>
 8003718:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800371a:	2301      	movs	r3, #1
 800371c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b20      	cmp	r3, #32
 8003728:	f040 8111 	bne.w	800394e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	2319      	movs	r3, #25
 8003732:	2201      	movs	r2, #1
 8003734:	4988      	ldr	r1, [pc, #544]	; (8003958 <HAL_I2C_IsDeviceReady+0x254>)
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 fa90 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003742:	2302      	movs	r3, #2
 8003744:	e104      	b.n	8003950 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800374c:	2b01      	cmp	r3, #1
 800374e:	d101      	bne.n	8003754 <HAL_I2C_IsDeviceReady+0x50>
 8003750:	2302      	movs	r3, #2
 8003752:	e0fd      	b.n	8003950 <HAL_I2C_IsDeviceReady+0x24c>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b01      	cmp	r3, #1
 8003768:	d007      	beq.n	800377a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 0201 	orr.w	r2, r2, #1
 8003778:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003788:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2224      	movs	r2, #36	; 0x24
 800378e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	4a70      	ldr	r2, [pc, #448]	; (800395c <HAL_I2C_IsDeviceReady+0x258>)
 800379c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037ac:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f000 fa4e 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00d      	beq.n	80037e2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037d4:	d103      	bne.n	80037de <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037dc:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e0b6      	b.n	8003950 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037e2:	897b      	ldrh	r3, [r7, #10]
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037f0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80037f2:	f7ff f82b 	bl	800284c <HAL_GetTick>
 80037f6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b02      	cmp	r3, #2
 8003804:	bf0c      	ite	eq
 8003806:	2301      	moveq	r3, #1
 8003808:	2300      	movne	r3, #0
 800380a:	b2db      	uxtb	r3, r3
 800380c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003818:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800381c:	bf0c      	ite	eq
 800381e:	2301      	moveq	r3, #1
 8003820:	2300      	movne	r3, #0
 8003822:	b2db      	uxtb	r3, r3
 8003824:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003826:	e025      	b.n	8003874 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003828:	f7ff f810 	bl	800284c <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	429a      	cmp	r2, r3
 8003836:	d302      	bcc.n	800383e <HAL_I2C_IsDeviceReady+0x13a>
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d103      	bne.n	8003846 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	22a0      	movs	r2, #160	; 0xa0
 8003842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	f003 0302 	and.w	r3, r3, #2
 8003850:	2b02      	cmp	r3, #2
 8003852:	bf0c      	ite	eq
 8003854:	2301      	moveq	r3, #1
 8003856:	2300      	movne	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003866:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800386a:	bf0c      	ite	eq
 800386c:	2301      	moveq	r3, #1
 800386e:	2300      	movne	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2ba0      	cmp	r3, #160	; 0xa0
 800387e:	d005      	beq.n	800388c <HAL_I2C_IsDeviceReady+0x188>
 8003880:	7dfb      	ldrb	r3, [r7, #23]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d102      	bne.n	800388c <HAL_I2C_IsDeviceReady+0x188>
 8003886:	7dbb      	ldrb	r3, [r7, #22]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d0cd      	beq.n	8003828 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2220      	movs	r2, #32
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d129      	bne.n	80038f6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038b0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038b2:	2300      	movs	r3, #0
 80038b4:	613b      	str	r3, [r7, #16]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	613b      	str	r3, [r7, #16]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	613b      	str	r3, [r7, #16]
 80038c6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	2319      	movs	r3, #25
 80038ce:	2201      	movs	r2, #1
 80038d0:	4921      	ldr	r1, [pc, #132]	; (8003958 <HAL_I2C_IsDeviceReady+0x254>)
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f000 f9c2 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e036      	b.n	8003950 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80038f2:	2300      	movs	r3, #0
 80038f4:	e02c      	b.n	8003950 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003904:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800390e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	9300      	str	r3, [sp, #0]
 8003914:	2319      	movs	r3, #25
 8003916:	2201      	movs	r2, #1
 8003918:	490f      	ldr	r1, [pc, #60]	; (8003958 <HAL_I2C_IsDeviceReady+0x254>)
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f99e 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e012      	b.n	8003950 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	3301      	adds	r3, #1
 800392e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	429a      	cmp	r2, r3
 8003936:	f4ff af32 	bcc.w	800379e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2220      	movs	r2, #32
 800393e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800394e:	2302      	movs	r3, #2
  }
}
 8003950:	4618      	mov	r0, r3
 8003952:	3720      	adds	r7, #32
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	00100002 	.word	0x00100002
 800395c:	ffff0000 	.word	0xffff0000

08003960 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b088      	sub	sp, #32
 8003964:	af02      	add	r7, sp, #8
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	4608      	mov	r0, r1
 800396a:	4611      	mov	r1, r2
 800396c:	461a      	mov	r2, r3
 800396e:	4603      	mov	r3, r0
 8003970:	817b      	strh	r3, [r7, #10]
 8003972:	460b      	mov	r3, r1
 8003974:	813b      	strh	r3, [r7, #8]
 8003976:	4613      	mov	r3, r2
 8003978:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003988:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	2200      	movs	r2, #0
 8003992:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f000 f960 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00d      	beq.n	80039be <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039b0:	d103      	bne.n	80039ba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e05f      	b.n	8003a7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039be:	897b      	ldrh	r3, [r7, #10]
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	461a      	mov	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d0:	6a3a      	ldr	r2, [r7, #32]
 80039d2:	492d      	ldr	r1, [pc, #180]	; (8003a88 <I2C_RequestMemoryWrite+0x128>)
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f000 f998 	bl	8003d0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e04c      	b.n	8003a7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e4:	2300      	movs	r3, #0
 80039e6:	617b      	str	r3, [r7, #20]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	617b      	str	r3, [r7, #20]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	617b      	str	r3, [r7, #20]
 80039f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fc:	6a39      	ldr	r1, [r7, #32]
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 fa02 	bl	8003e08 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00d      	beq.n	8003a26 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d107      	bne.n	8003a22 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a20:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e02b      	b.n	8003a7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a26:	88fb      	ldrh	r3, [r7, #6]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d105      	bne.n	8003a38 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a2c:	893b      	ldrh	r3, [r7, #8]
 8003a2e:	b2da      	uxtb	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	611a      	str	r2, [r3, #16]
 8003a36:	e021      	b.n	8003a7c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a38:	893b      	ldrh	r3, [r7, #8]
 8003a3a:	0a1b      	lsrs	r3, r3, #8
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	b2da      	uxtb	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a48:	6a39      	ldr	r1, [r7, #32]
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f000 f9dc 	bl	8003e08 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00d      	beq.n	8003a72 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d107      	bne.n	8003a6e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a6c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e005      	b.n	8003a7e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a72:	893b      	ldrh	r3, [r7, #8]
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	00010002 	.word	0x00010002

08003a8c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b088      	sub	sp, #32
 8003a90:	af02      	add	r7, sp, #8
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	4608      	mov	r0, r1
 8003a96:	4611      	mov	r1, r2
 8003a98:	461a      	mov	r2, r3
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	817b      	strh	r3, [r7, #10]
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	813b      	strh	r3, [r7, #8]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ab4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ac4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f000 f8c2 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00d      	beq.n	8003afa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003aec:	d103      	bne.n	8003af6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003af4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e0aa      	b.n	8003c50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003afa:	897b      	ldrh	r3, [r7, #10]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	461a      	mov	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0c:	6a3a      	ldr	r2, [r7, #32]
 8003b0e:	4952      	ldr	r1, [pc, #328]	; (8003c58 <I2C_RequestMemoryRead+0x1cc>)
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 f8fa 	bl	8003d0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d001      	beq.n	8003b20 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e097      	b.n	8003c50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b20:	2300      	movs	r3, #0
 8003b22:	617b      	str	r3, [r7, #20]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	617b      	str	r3, [r7, #20]
 8003b34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b38:	6a39      	ldr	r1, [r7, #32]
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 f964 	bl	8003e08 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00d      	beq.n	8003b62 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d107      	bne.n	8003b5e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e076      	b.n	8003c50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b62:	88fb      	ldrh	r3, [r7, #6]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d105      	bne.n	8003b74 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b68:	893b      	ldrh	r3, [r7, #8]
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	611a      	str	r2, [r3, #16]
 8003b72:	e021      	b.n	8003bb8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b74:	893b      	ldrh	r3, [r7, #8]
 8003b76:	0a1b      	lsrs	r3, r3, #8
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	b2da      	uxtb	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b84:	6a39      	ldr	r1, [r7, #32]
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 f93e 	bl	8003e08 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00d      	beq.n	8003bae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d107      	bne.n	8003baa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ba8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e050      	b.n	8003c50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bae:	893b      	ldrh	r3, [r7, #8]
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bba:	6a39      	ldr	r1, [r7, #32]
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 f923 	bl	8003e08 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00d      	beq.n	8003be4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d107      	bne.n	8003be0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bde:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e035      	b.n	8003c50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bf2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f000 f82b 	bl	8003c5c <I2C_WaitOnFlagUntilTimeout>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00d      	beq.n	8003c28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c1a:	d103      	bne.n	8003c24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e013      	b.n	8003c50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c28:	897b      	ldrh	r3, [r7, #10]
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	f043 0301 	orr.w	r3, r3, #1
 8003c30:	b2da      	uxtb	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3a:	6a3a      	ldr	r2, [r7, #32]
 8003c3c:	4906      	ldr	r1, [pc, #24]	; (8003c58 <I2C_RequestMemoryRead+0x1cc>)
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f000 f863 	bl	8003d0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e000      	b.n	8003c50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	00010002 	.word	0x00010002

08003c5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	603b      	str	r3, [r7, #0]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c6c:	e025      	b.n	8003cba <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c74:	d021      	beq.n	8003cba <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c76:	f7fe fde9 	bl	800284c <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d302      	bcc.n	8003c8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d116      	bne.n	8003cba <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2220      	movs	r2, #32
 8003c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	f043 0220 	orr.w	r2, r3, #32
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e023      	b.n	8003d02 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	0c1b      	lsrs	r3, r3, #16
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d10d      	bne.n	8003ce0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	43da      	mvns	r2, r3
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	bf0c      	ite	eq
 8003cd6:	2301      	moveq	r3, #1
 8003cd8:	2300      	movne	r3, #0
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	461a      	mov	r2, r3
 8003cde:	e00c      	b.n	8003cfa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4013      	ands	r3, r2
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bf0c      	ite	eq
 8003cf2:	2301      	moveq	r3, #1
 8003cf4:	2300      	movne	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d0b6      	beq.n	8003c6e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b084      	sub	sp, #16
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	60f8      	str	r0, [r7, #12]
 8003d12:	60b9      	str	r1, [r7, #8]
 8003d14:	607a      	str	r2, [r7, #4]
 8003d16:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d18:	e051      	b.n	8003dbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d28:	d123      	bne.n	8003d72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d38:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d42:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5e:	f043 0204 	orr.w	r2, r3, #4
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e046      	b.n	8003e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d78:	d021      	beq.n	8003dbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d7a:	f7fe fd67 	bl	800284c <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d302      	bcc.n	8003d90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d116      	bne.n	8003dbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2220      	movs	r2, #32
 8003d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003daa:	f043 0220 	orr.w	r2, r3, #32
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e020      	b.n	8003e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	0c1b      	lsrs	r3, r3, #16
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d10c      	bne.n	8003de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	43da      	mvns	r2, r3
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	bf14      	ite	ne
 8003dda:	2301      	movne	r3, #1
 8003ddc:	2300      	moveq	r3, #0
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	e00b      	b.n	8003dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	43da      	mvns	r2, r3
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	4013      	ands	r3, r2
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	bf14      	ite	ne
 8003df4:	2301      	movne	r3, #1
 8003df6:	2300      	moveq	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d18d      	bne.n	8003d1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e14:	e02d      	b.n	8003e72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f000 f8ce 	bl	8003fb8 <I2C_IsAcknowledgeFailed>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e02d      	b.n	8003e82 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2c:	d021      	beq.n	8003e72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e2e:	f7fe fd0d 	bl	800284c <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d302      	bcc.n	8003e44 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d116      	bne.n	8003e72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5e:	f043 0220 	orr.w	r2, r3, #32
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e007      	b.n	8003e82 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e7c:	2b80      	cmp	r3, #128	; 0x80
 8003e7e:	d1ca      	bne.n	8003e16 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	b084      	sub	sp, #16
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	60f8      	str	r0, [r7, #12]
 8003e92:	60b9      	str	r1, [r7, #8]
 8003e94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e96:	e02d      	b.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 f88d 	bl	8003fb8 <I2C_IsAcknowledgeFailed>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d001      	beq.n	8003ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e02d      	b.n	8003f04 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eae:	d021      	beq.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb0:	f7fe fccc 	bl	800284c <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d302      	bcc.n	8003ec6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d116      	bne.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee0:	f043 0220 	orr.w	r2, r3, #32
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e007      	b.n	8003f04 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d1ca      	bne.n	8003e98 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f18:	e042      	b.n	8003fa0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	f003 0310 	and.w	r3, r3, #16
 8003f24:	2b10      	cmp	r3, #16
 8003f26:	d119      	bne.n	8003f5c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f06f 0210 	mvn.w	r2, #16
 8003f30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e029      	b.n	8003fb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f5c:	f7fe fc76 	bl	800284c <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d302      	bcc.n	8003f72 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d116      	bne.n	8003fa0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8c:	f043 0220 	orr.w	r2, r3, #32
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e007      	b.n	8003fb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003faa:	2b40      	cmp	r3, #64	; 0x40
 8003fac:	d1b5      	bne.n	8003f1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fce:	d11b      	bne.n	8004008 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fd8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff4:	f043 0204 	orr.w	r2, r3, #4
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e000      	b.n	800400a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
	...

08004018 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e267      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d075      	beq.n	8004122 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004036:	4b88      	ldr	r3, [pc, #544]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	2b04      	cmp	r3, #4
 8004040:	d00c      	beq.n	800405c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004042:	4b85      	ldr	r3, [pc, #532]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800404a:	2b08      	cmp	r3, #8
 800404c:	d112      	bne.n	8004074 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404e:	4b82      	ldr	r3, [pc, #520]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004056:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800405a:	d10b      	bne.n	8004074 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405c:	4b7e      	ldr	r3, [pc, #504]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d05b      	beq.n	8004120 <HAL_RCC_OscConfig+0x108>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d157      	bne.n	8004120 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e242      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800407c:	d106      	bne.n	800408c <HAL_RCC_OscConfig+0x74>
 800407e:	4b76      	ldr	r3, [pc, #472]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a75      	ldr	r2, [pc, #468]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	e01d      	b.n	80040c8 <HAL_RCC_OscConfig+0xb0>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004094:	d10c      	bne.n	80040b0 <HAL_RCC_OscConfig+0x98>
 8004096:	4b70      	ldr	r3, [pc, #448]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a6f      	ldr	r2, [pc, #444]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800409c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040a0:	6013      	str	r3, [r2, #0]
 80040a2:	4b6d      	ldr	r3, [pc, #436]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a6c      	ldr	r2, [pc, #432]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	e00b      	b.n	80040c8 <HAL_RCC_OscConfig+0xb0>
 80040b0:	4b69      	ldr	r3, [pc, #420]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a68      	ldr	r2, [pc, #416]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	4b66      	ldr	r3, [pc, #408]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a65      	ldr	r2, [pc, #404]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d013      	beq.n	80040f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d0:	f7fe fbbc 	bl	800284c <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040d8:	f7fe fbb8 	bl	800284c <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b64      	cmp	r3, #100	; 0x64
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e207      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ea:	4b5b      	ldr	r3, [pc, #364]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d0f0      	beq.n	80040d8 <HAL_RCC_OscConfig+0xc0>
 80040f6:	e014      	b.n	8004122 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f8:	f7fe fba8 	bl	800284c <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040fe:	e008      	b.n	8004112 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004100:	f7fe fba4 	bl	800284c <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b64      	cmp	r3, #100	; 0x64
 800410c:	d901      	bls.n	8004112 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e1f3      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004112:	4b51      	ldr	r3, [pc, #324]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1f0      	bne.n	8004100 <HAL_RCC_OscConfig+0xe8>
 800411e:	e000      	b.n	8004122 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d063      	beq.n	80041f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800412e:	4b4a      	ldr	r3, [pc, #296]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 030c 	and.w	r3, r3, #12
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00b      	beq.n	8004152 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800413a:	4b47      	ldr	r3, [pc, #284]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004142:	2b08      	cmp	r3, #8
 8004144:	d11c      	bne.n	8004180 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004146:	4b44      	ldr	r3, [pc, #272]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d116      	bne.n	8004180 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004152:	4b41      	ldr	r3, [pc, #260]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d005      	beq.n	800416a <HAL_RCC_OscConfig+0x152>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d001      	beq.n	800416a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e1c7      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800416a:	4b3b      	ldr	r3, [pc, #236]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	4937      	ldr	r1, [pc, #220]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800417a:	4313      	orrs	r3, r2
 800417c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800417e:	e03a      	b.n	80041f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d020      	beq.n	80041ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004188:	4b34      	ldr	r3, [pc, #208]	; (800425c <HAL_RCC_OscConfig+0x244>)
 800418a:	2201      	movs	r2, #1
 800418c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418e:	f7fe fb5d 	bl	800284c <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004194:	e008      	b.n	80041a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004196:	f7fe fb59 	bl	800284c <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d901      	bls.n	80041a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e1a8      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a8:	4b2b      	ldr	r3, [pc, #172]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d0f0      	beq.n	8004196 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b4:	4b28      	ldr	r3, [pc, #160]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	4925      	ldr	r1, [pc, #148]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	600b      	str	r3, [r1, #0]
 80041c8:	e015      	b.n	80041f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ca:	4b24      	ldr	r3, [pc, #144]	; (800425c <HAL_RCC_OscConfig+0x244>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d0:	f7fe fb3c 	bl	800284c <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041d8:	f7fe fb38 	bl	800284c <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e187      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ea:	4b1b      	ldr	r3, [pc, #108]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1f0      	bne.n	80041d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0308 	and.w	r3, r3, #8
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d036      	beq.n	8004270 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d016      	beq.n	8004238 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800420a:	4b15      	ldr	r3, [pc, #84]	; (8004260 <HAL_RCC_OscConfig+0x248>)
 800420c:	2201      	movs	r2, #1
 800420e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004210:	f7fe fb1c 	bl	800284c <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004218:	f7fe fb18 	bl	800284c <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e167      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800422a:	4b0b      	ldr	r3, [pc, #44]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800422c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f0      	beq.n	8004218 <HAL_RCC_OscConfig+0x200>
 8004236:	e01b      	b.n	8004270 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004238:	4b09      	ldr	r3, [pc, #36]	; (8004260 <HAL_RCC_OscConfig+0x248>)
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800423e:	f7fe fb05 	bl	800284c <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004244:	e00e      	b.n	8004264 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004246:	f7fe fb01 	bl	800284c <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d907      	bls.n	8004264 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e150      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
 8004258:	40023800 	.word	0x40023800
 800425c:	42470000 	.word	0x42470000
 8004260:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004264:	4b88      	ldr	r3, [pc, #544]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1ea      	bne.n	8004246 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 8097 	beq.w	80043ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800427e:	2300      	movs	r3, #0
 8004280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004282:	4b81      	ldr	r3, [pc, #516]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10f      	bne.n	80042ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800428e:	2300      	movs	r3, #0
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	4b7d      	ldr	r3, [pc, #500]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	4a7c      	ldr	r2, [pc, #496]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800429c:	6413      	str	r3, [r2, #64]	; 0x40
 800429e:	4b7a      	ldr	r3, [pc, #488]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a6:	60bb      	str	r3, [r7, #8]
 80042a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042aa:	2301      	movs	r3, #1
 80042ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ae:	4b77      	ldr	r3, [pc, #476]	; (800448c <HAL_RCC_OscConfig+0x474>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d118      	bne.n	80042ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ba:	4b74      	ldr	r3, [pc, #464]	; (800448c <HAL_RCC_OscConfig+0x474>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a73      	ldr	r2, [pc, #460]	; (800448c <HAL_RCC_OscConfig+0x474>)
 80042c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c6:	f7fe fac1 	bl	800284c <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042cc:	e008      	b.n	80042e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ce:	f7fe fabd 	bl	800284c <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d901      	bls.n	80042e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e10c      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e0:	4b6a      	ldr	r3, [pc, #424]	; (800448c <HAL_RCC_OscConfig+0x474>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0f0      	beq.n	80042ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d106      	bne.n	8004302 <HAL_RCC_OscConfig+0x2ea>
 80042f4:	4b64      	ldr	r3, [pc, #400]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80042f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f8:	4a63      	ldr	r2, [pc, #396]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80042fa:	f043 0301 	orr.w	r3, r3, #1
 80042fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004300:	e01c      	b.n	800433c <HAL_RCC_OscConfig+0x324>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b05      	cmp	r3, #5
 8004308:	d10c      	bne.n	8004324 <HAL_RCC_OscConfig+0x30c>
 800430a:	4b5f      	ldr	r3, [pc, #380]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 800430c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800430e:	4a5e      	ldr	r2, [pc, #376]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004310:	f043 0304 	orr.w	r3, r3, #4
 8004314:	6713      	str	r3, [r2, #112]	; 0x70
 8004316:	4b5c      	ldr	r3, [pc, #368]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431a:	4a5b      	ldr	r2, [pc, #364]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 800431c:	f043 0301 	orr.w	r3, r3, #1
 8004320:	6713      	str	r3, [r2, #112]	; 0x70
 8004322:	e00b      	b.n	800433c <HAL_RCC_OscConfig+0x324>
 8004324:	4b58      	ldr	r3, [pc, #352]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004328:	4a57      	ldr	r2, [pc, #348]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 800432a:	f023 0301 	bic.w	r3, r3, #1
 800432e:	6713      	str	r3, [r2, #112]	; 0x70
 8004330:	4b55      	ldr	r3, [pc, #340]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	4a54      	ldr	r2, [pc, #336]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004336:	f023 0304 	bic.w	r3, r3, #4
 800433a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d015      	beq.n	8004370 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004344:	f7fe fa82 	bl	800284c <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800434a:	e00a      	b.n	8004362 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800434c:	f7fe fa7e 	bl	800284c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	f241 3288 	movw	r2, #5000	; 0x1388
 800435a:	4293      	cmp	r3, r2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e0cb      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004362:	4b49      	ldr	r3, [pc, #292]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0ee      	beq.n	800434c <HAL_RCC_OscConfig+0x334>
 800436e:	e014      	b.n	800439a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004370:	f7fe fa6c 	bl	800284c <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004376:	e00a      	b.n	800438e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004378:	f7fe fa68 	bl	800284c <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	f241 3288 	movw	r2, #5000	; 0x1388
 8004386:	4293      	cmp	r3, r2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e0b5      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800438e:	4b3e      	ldr	r3, [pc, #248]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1ee      	bne.n	8004378 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800439a:	7dfb      	ldrb	r3, [r7, #23]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d105      	bne.n	80043ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a0:	4b39      	ldr	r3, [pc, #228]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	4a38      	ldr	r2, [pc, #224]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80043a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 80a1 	beq.w	80044f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043b6:	4b34      	ldr	r3, [pc, #208]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 030c 	and.w	r3, r3, #12
 80043be:	2b08      	cmp	r3, #8
 80043c0:	d05c      	beq.n	800447c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d141      	bne.n	800444e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ca:	4b31      	ldr	r3, [pc, #196]	; (8004490 <HAL_RCC_OscConfig+0x478>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d0:	f7fe fa3c 	bl	800284c <HAL_GetTick>
 80043d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043d6:	e008      	b.n	80043ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043d8:	f7fe fa38 	bl	800284c <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d901      	bls.n	80043ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e087      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ea:	4b27      	ldr	r3, [pc, #156]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1f0      	bne.n	80043d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69da      	ldr	r2, [r3, #28]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	431a      	orrs	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004404:	019b      	lsls	r3, r3, #6
 8004406:	431a      	orrs	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800440c:	085b      	lsrs	r3, r3, #1
 800440e:	3b01      	subs	r3, #1
 8004410:	041b      	lsls	r3, r3, #16
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	061b      	lsls	r3, r3, #24
 800441a:	491b      	ldr	r1, [pc, #108]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 800441c:	4313      	orrs	r3, r2
 800441e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004420:	4b1b      	ldr	r3, [pc, #108]	; (8004490 <HAL_RCC_OscConfig+0x478>)
 8004422:	2201      	movs	r2, #1
 8004424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004426:	f7fe fa11 	bl	800284c <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800442c:	e008      	b.n	8004440 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800442e:	f7fe fa0d 	bl	800284c <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e05c      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004440:	4b11      	ldr	r3, [pc, #68]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0f0      	beq.n	800442e <HAL_RCC_OscConfig+0x416>
 800444c:	e054      	b.n	80044f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800444e:	4b10      	ldr	r3, [pc, #64]	; (8004490 <HAL_RCC_OscConfig+0x478>)
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004454:	f7fe f9fa 	bl	800284c <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800445c:	f7fe f9f6 	bl	800284c <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e045      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800446e:	4b06      	ldr	r3, [pc, #24]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <HAL_RCC_OscConfig+0x444>
 800447a:	e03d      	b.n	80044f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d107      	bne.n	8004494 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e038      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
 8004488:	40023800 	.word	0x40023800
 800448c:	40007000 	.word	0x40007000
 8004490:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004494:	4b1b      	ldr	r3, [pc, #108]	; (8004504 <HAL_RCC_OscConfig+0x4ec>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d028      	beq.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d121      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d11a      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044c4:	4013      	ands	r3, r2
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d111      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044da:	085b      	lsrs	r3, r3, #1
 80044dc:	3b01      	subs	r3, #1
 80044de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d107      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d001      	beq.n	80044f8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e000      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3718      	adds	r7, #24
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40023800 	.word	0x40023800

08004508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e0cc      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800451c:	4b68      	ldr	r3, [pc, #416]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0307 	and.w	r3, r3, #7
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d90c      	bls.n	8004544 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452a:	4b65      	ldr	r3, [pc, #404]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	b2d2      	uxtb	r2, r2
 8004530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004532:	4b63      	ldr	r3, [pc, #396]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0307 	and.w	r3, r3, #7
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d001      	beq.n	8004544 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e0b8      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d020      	beq.n	8004592 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800455c:	4b59      	ldr	r3, [pc, #356]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	4a58      	ldr	r2, [pc, #352]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004562:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004566:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0308 	and.w	r3, r3, #8
 8004570:	2b00      	cmp	r3, #0
 8004572:	d005      	beq.n	8004580 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004574:	4b53      	ldr	r3, [pc, #332]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	4a52      	ldr	r2, [pc, #328]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800457a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800457e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004580:	4b50      	ldr	r3, [pc, #320]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	494d      	ldr	r1, [pc, #308]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800458e:	4313      	orrs	r3, r2
 8004590:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d044      	beq.n	8004628 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d107      	bne.n	80045b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	4b47      	ldr	r3, [pc, #284]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d119      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e07f      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d003      	beq.n	80045c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045c2:	2b03      	cmp	r3, #3
 80045c4:	d107      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c6:	4b3f      	ldr	r3, [pc, #252]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d109      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e06f      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d6:	4b3b      	ldr	r3, [pc, #236]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e067      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045e6:	4b37      	ldr	r3, [pc, #220]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f023 0203 	bic.w	r2, r3, #3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	4934      	ldr	r1, [pc, #208]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045f8:	f7fe f928 	bl	800284c <HAL_GetTick>
 80045fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fe:	e00a      	b.n	8004616 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004600:	f7fe f924 	bl	800284c <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	f241 3288 	movw	r2, #5000	; 0x1388
 800460e:	4293      	cmp	r3, r2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e04f      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004616:	4b2b      	ldr	r3, [pc, #172]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 020c 	and.w	r2, r3, #12
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	429a      	cmp	r2, r3
 8004626:	d1eb      	bne.n	8004600 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004628:	4b25      	ldr	r3, [pc, #148]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0307 	and.w	r3, r3, #7
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	429a      	cmp	r2, r3
 8004634:	d20c      	bcs.n	8004650 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004636:	4b22      	ldr	r3, [pc, #136]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800463e:	4b20      	ldr	r3, [pc, #128]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0307 	and.w	r3, r3, #7
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	429a      	cmp	r2, r3
 800464a:	d001      	beq.n	8004650 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e032      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	d008      	beq.n	800466e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800465c:	4b19      	ldr	r3, [pc, #100]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	4916      	ldr	r1, [pc, #88]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800466a:	4313      	orrs	r3, r2
 800466c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0308 	and.w	r3, r3, #8
 8004676:	2b00      	cmp	r3, #0
 8004678:	d009      	beq.n	800468e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800467a:	4b12      	ldr	r3, [pc, #72]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	490e      	ldr	r1, [pc, #56]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	4313      	orrs	r3, r2
 800468c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800468e:	f000 f821 	bl	80046d4 <HAL_RCC_GetSysClockFreq>
 8004692:	4602      	mov	r2, r0
 8004694:	4b0b      	ldr	r3, [pc, #44]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	091b      	lsrs	r3, r3, #4
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	490a      	ldr	r1, [pc, #40]	; (80046c8 <HAL_RCC_ClockConfig+0x1c0>)
 80046a0:	5ccb      	ldrb	r3, [r1, r3]
 80046a2:	fa22 f303 	lsr.w	r3, r2, r3
 80046a6:	4a09      	ldr	r2, [pc, #36]	; (80046cc <HAL_RCC_ClockConfig+0x1c4>)
 80046a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046aa:	4b09      	ldr	r3, [pc, #36]	; (80046d0 <HAL_RCC_ClockConfig+0x1c8>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fe f888 	bl	80027c4 <HAL_InitTick>

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40023c00 	.word	0x40023c00
 80046c4:	40023800 	.word	0x40023800
 80046c8:	08009908 	.word	0x08009908
 80046cc:	20000018 	.word	0x20000018
 80046d0:	2000001c 	.word	0x2000001c

080046d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046d8:	b094      	sub	sp, #80	; 0x50
 80046da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	647b      	str	r3, [r7, #68]	; 0x44
 80046e0:	2300      	movs	r3, #0
 80046e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046e4:	2300      	movs	r3, #0
 80046e6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046ec:	4b79      	ldr	r3, [pc, #484]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f003 030c 	and.w	r3, r3, #12
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d00d      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0x40>
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	f200 80e1 	bhi.w	80048c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d002      	beq.n	8004708 <HAL_RCC_GetSysClockFreq+0x34>
 8004702:	2b04      	cmp	r3, #4
 8004704:	d003      	beq.n	800470e <HAL_RCC_GetSysClockFreq+0x3a>
 8004706:	e0db      	b.n	80048c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004708:	4b73      	ldr	r3, [pc, #460]	; (80048d8 <HAL_RCC_GetSysClockFreq+0x204>)
 800470a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800470c:	e0db      	b.n	80048c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800470e:	4b73      	ldr	r3, [pc, #460]	; (80048dc <HAL_RCC_GetSysClockFreq+0x208>)
 8004710:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004712:	e0d8      	b.n	80048c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004714:	4b6f      	ldr	r3, [pc, #444]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800471c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800471e:	4b6d      	ldr	r3, [pc, #436]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d063      	beq.n	80047f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800472a:	4b6a      	ldr	r3, [pc, #424]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	099b      	lsrs	r3, r3, #6
 8004730:	2200      	movs	r2, #0
 8004732:	63bb      	str	r3, [r7, #56]	; 0x38
 8004734:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004738:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800473c:	633b      	str	r3, [r7, #48]	; 0x30
 800473e:	2300      	movs	r3, #0
 8004740:	637b      	str	r3, [r7, #52]	; 0x34
 8004742:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004746:	4622      	mov	r2, r4
 8004748:	462b      	mov	r3, r5
 800474a:	f04f 0000 	mov.w	r0, #0
 800474e:	f04f 0100 	mov.w	r1, #0
 8004752:	0159      	lsls	r1, r3, #5
 8004754:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004758:	0150      	lsls	r0, r2, #5
 800475a:	4602      	mov	r2, r0
 800475c:	460b      	mov	r3, r1
 800475e:	4621      	mov	r1, r4
 8004760:	1a51      	subs	r1, r2, r1
 8004762:	6139      	str	r1, [r7, #16]
 8004764:	4629      	mov	r1, r5
 8004766:	eb63 0301 	sbc.w	r3, r3, r1
 800476a:	617b      	str	r3, [r7, #20]
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004778:	4659      	mov	r1, fp
 800477a:	018b      	lsls	r3, r1, #6
 800477c:	4651      	mov	r1, sl
 800477e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004782:	4651      	mov	r1, sl
 8004784:	018a      	lsls	r2, r1, #6
 8004786:	4651      	mov	r1, sl
 8004788:	ebb2 0801 	subs.w	r8, r2, r1
 800478c:	4659      	mov	r1, fp
 800478e:	eb63 0901 	sbc.w	r9, r3, r1
 8004792:	f04f 0200 	mov.w	r2, #0
 8004796:	f04f 0300 	mov.w	r3, #0
 800479a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800479e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047a6:	4690      	mov	r8, r2
 80047a8:	4699      	mov	r9, r3
 80047aa:	4623      	mov	r3, r4
 80047ac:	eb18 0303 	adds.w	r3, r8, r3
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	462b      	mov	r3, r5
 80047b4:	eb49 0303 	adc.w	r3, r9, r3
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	f04f 0200 	mov.w	r2, #0
 80047be:	f04f 0300 	mov.w	r3, #0
 80047c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047c6:	4629      	mov	r1, r5
 80047c8:	024b      	lsls	r3, r1, #9
 80047ca:	4621      	mov	r1, r4
 80047cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80047d0:	4621      	mov	r1, r4
 80047d2:	024a      	lsls	r2, r1, #9
 80047d4:	4610      	mov	r0, r2
 80047d6:	4619      	mov	r1, r3
 80047d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047da:	2200      	movs	r2, #0
 80047dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80047de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80047e4:	f7fb fd4c 	bl	8000280 <__aeabi_uldivmod>
 80047e8:	4602      	mov	r2, r0
 80047ea:	460b      	mov	r3, r1
 80047ec:	4613      	mov	r3, r2
 80047ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047f0:	e058      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047f2:	4b38      	ldr	r3, [pc, #224]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	099b      	lsrs	r3, r3, #6
 80047f8:	2200      	movs	r2, #0
 80047fa:	4618      	mov	r0, r3
 80047fc:	4611      	mov	r1, r2
 80047fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004802:	623b      	str	r3, [r7, #32]
 8004804:	2300      	movs	r3, #0
 8004806:	627b      	str	r3, [r7, #36]	; 0x24
 8004808:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800480c:	4642      	mov	r2, r8
 800480e:	464b      	mov	r3, r9
 8004810:	f04f 0000 	mov.w	r0, #0
 8004814:	f04f 0100 	mov.w	r1, #0
 8004818:	0159      	lsls	r1, r3, #5
 800481a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800481e:	0150      	lsls	r0, r2, #5
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4641      	mov	r1, r8
 8004826:	ebb2 0a01 	subs.w	sl, r2, r1
 800482a:	4649      	mov	r1, r9
 800482c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	f04f 0300 	mov.w	r3, #0
 8004838:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800483c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004840:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004844:	ebb2 040a 	subs.w	r4, r2, sl
 8004848:	eb63 050b 	sbc.w	r5, r3, fp
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	f04f 0300 	mov.w	r3, #0
 8004854:	00eb      	lsls	r3, r5, #3
 8004856:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800485a:	00e2      	lsls	r2, r4, #3
 800485c:	4614      	mov	r4, r2
 800485e:	461d      	mov	r5, r3
 8004860:	4643      	mov	r3, r8
 8004862:	18e3      	adds	r3, r4, r3
 8004864:	603b      	str	r3, [r7, #0]
 8004866:	464b      	mov	r3, r9
 8004868:	eb45 0303 	adc.w	r3, r5, r3
 800486c:	607b      	str	r3, [r7, #4]
 800486e:	f04f 0200 	mov.w	r2, #0
 8004872:	f04f 0300 	mov.w	r3, #0
 8004876:	e9d7 4500 	ldrd	r4, r5, [r7]
 800487a:	4629      	mov	r1, r5
 800487c:	028b      	lsls	r3, r1, #10
 800487e:	4621      	mov	r1, r4
 8004880:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004884:	4621      	mov	r1, r4
 8004886:	028a      	lsls	r2, r1, #10
 8004888:	4610      	mov	r0, r2
 800488a:	4619      	mov	r1, r3
 800488c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800488e:	2200      	movs	r2, #0
 8004890:	61bb      	str	r3, [r7, #24]
 8004892:	61fa      	str	r2, [r7, #28]
 8004894:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004898:	f7fb fcf2 	bl	8000280 <__aeabi_uldivmod>
 800489c:	4602      	mov	r2, r0
 800489e:	460b      	mov	r3, r1
 80048a0:	4613      	mov	r3, r2
 80048a2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048a4:	4b0b      	ldr	r3, [pc, #44]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	0c1b      	lsrs	r3, r3, #16
 80048aa:	f003 0303 	and.w	r3, r3, #3
 80048ae:	3301      	adds	r3, #1
 80048b0:	005b      	lsls	r3, r3, #1
 80048b2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80048b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048be:	e002      	b.n	80048c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048c0:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80048c2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3750      	adds	r7, #80	; 0x50
 80048cc:	46bd      	mov	sp, r7
 80048ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048d2:	bf00      	nop
 80048d4:	40023800 	.word	0x40023800
 80048d8:	00f42400 	.word	0x00f42400
 80048dc:	007a1200 	.word	0x007a1200

080048e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048e4:	4b03      	ldr	r3, [pc, #12]	; (80048f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80048e6:	681b      	ldr	r3, [r3, #0]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	20000018 	.word	0x20000018

080048f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80048fc:	f7ff fff0 	bl	80048e0 <HAL_RCC_GetHCLKFreq>
 8004900:	4602      	mov	r2, r0
 8004902:	4b05      	ldr	r3, [pc, #20]	; (8004918 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	0a9b      	lsrs	r3, r3, #10
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	4903      	ldr	r1, [pc, #12]	; (800491c <HAL_RCC_GetPCLK1Freq+0x24>)
 800490e:	5ccb      	ldrb	r3, [r1, r3]
 8004910:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004914:	4618      	mov	r0, r3
 8004916:	bd80      	pop	{r7, pc}
 8004918:	40023800 	.word	0x40023800
 800491c:	08009918 	.word	0x08009918

08004920 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e07b      	b.n	8004a2a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004936:	2b00      	cmp	r3, #0
 8004938:	d108      	bne.n	800494c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004942:	d009      	beq.n	8004958 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	61da      	str	r2, [r3, #28]
 800494a:	e005      	b.n	8004958 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d106      	bne.n	8004978 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7fd fd3e 	bl	80023f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2202      	movs	r2, #2
 800497c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800498e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80049a0:	431a      	orrs	r2, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	431a      	orrs	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	431a      	orrs	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049c8:	431a      	orrs	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80049d2:	431a      	orrs	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049dc:	ea42 0103 	orr.w	r1, r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	0c1b      	lsrs	r3, r3, #16
 80049f6:	f003 0104 	and.w	r1, r3, #4
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fe:	f003 0210 	and.w	r2, r3, #16
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	69da      	ldr	r2, [r3, #28]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b088      	sub	sp, #32
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	60f8      	str	r0, [r7, #12]
 8004a3a:	60b9      	str	r1, [r7, #8]
 8004a3c:	603b      	str	r3, [r7, #0]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a42:	2300      	movs	r3, #0
 8004a44:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d101      	bne.n	8004a54 <HAL_SPI_Transmit+0x22>
 8004a50:	2302      	movs	r3, #2
 8004a52:	e126      	b.n	8004ca2 <HAL_SPI_Transmit+0x270>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a5c:	f7fd fef6 	bl	800284c <HAL_GetTick>
 8004a60:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d002      	beq.n	8004a78 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004a72:	2302      	movs	r3, #2
 8004a74:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a76:	e10b      	b.n	8004c90 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <HAL_SPI_Transmit+0x52>
 8004a7e:	88fb      	ldrh	r3, [r7, #6]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d102      	bne.n	8004a8a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a88:	e102      	b.n	8004c90 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2203      	movs	r2, #3
 8004a8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	88fa      	ldrh	r2, [r7, #6]
 8004aa2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	88fa      	ldrh	r2, [r7, #6]
 8004aa8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ad0:	d10f      	bne.n	8004af2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ae0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004af0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004afc:	2b40      	cmp	r3, #64	; 0x40
 8004afe:	d007      	beq.n	8004b10 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b18:	d14b      	bne.n	8004bb2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d002      	beq.n	8004b28 <HAL_SPI_Transmit+0xf6>
 8004b22:	8afb      	ldrh	r3, [r7, #22]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d13e      	bne.n	8004ba6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2c:	881a      	ldrh	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b38:	1c9a      	adds	r2, r3, #2
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	3b01      	subs	r3, #1
 8004b46:	b29a      	uxth	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b4c:	e02b      	b.n	8004ba6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d112      	bne.n	8004b82 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b60:	881a      	ldrh	r2, [r3, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	1c9a      	adds	r2, r3, #2
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004b80:	e011      	b.n	8004ba6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b82:	f7fd fe63 	bl	800284c <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d803      	bhi.n	8004b9a <HAL_SPI_Transmit+0x168>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b98:	d102      	bne.n	8004ba0 <HAL_SPI_Transmit+0x16e>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d102      	bne.n	8004ba6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ba4:	e074      	b.n	8004c90 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1ce      	bne.n	8004b4e <HAL_SPI_Transmit+0x11c>
 8004bb0:	e04c      	b.n	8004c4c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d002      	beq.n	8004bc0 <HAL_SPI_Transmit+0x18e>
 8004bba:	8afb      	ldrh	r3, [r7, #22]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d140      	bne.n	8004c42 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	330c      	adds	r3, #12
 8004bca:	7812      	ldrb	r2, [r2, #0]
 8004bcc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	1c5a      	adds	r2, r3, #1
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	3b01      	subs	r3, #1
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004be6:	e02c      	b.n	8004c42 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d113      	bne.n	8004c1e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	330c      	adds	r3, #12
 8004c00:	7812      	ldrb	r2, [r2, #0]
 8004c02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c08:	1c5a      	adds	r2, r3, #1
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	3b01      	subs	r3, #1
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c1c:	e011      	b.n	8004c42 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c1e:	f7fd fe15 	bl	800284c <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	683a      	ldr	r2, [r7, #0]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d803      	bhi.n	8004c36 <HAL_SPI_Transmit+0x204>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c34:	d102      	bne.n	8004c3c <HAL_SPI_Transmit+0x20a>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d102      	bne.n	8004c42 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c40:	e026      	b.n	8004c90 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1cd      	bne.n	8004be8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	6839      	ldr	r1, [r7, #0]
 8004c50:	68f8      	ldr	r0, [r7, #12]
 8004c52:	f000 fbcb 	bl	80053ec <SPI_EndRxTxTransaction>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d002      	beq.n	8004c62 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10a      	bne.n	8004c80 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	613b      	str	r3, [r7, #16]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	613b      	str	r3, [r7, #16]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d002      	beq.n	8004c8e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	77fb      	strb	r3, [r7, #31]
 8004c8c:	e000      	b.n	8004c90 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004c8e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ca0:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3720      	adds	r7, #32
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b088      	sub	sp, #32
 8004cae:	af02      	add	r7, sp, #8
 8004cb0:	60f8      	str	r0, [r7, #12]
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	603b      	str	r3, [r7, #0]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cc6:	d112      	bne.n	8004cee <HAL_SPI_Receive+0x44>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10e      	bne.n	8004cee <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2204      	movs	r2, #4
 8004cd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004cd8:	88fa      	ldrh	r2, [r7, #6]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	4613      	mov	r3, r2
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	68b9      	ldr	r1, [r7, #8]
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 f8f1 	bl	8004ecc <HAL_SPI_TransmitReceive>
 8004cea:	4603      	mov	r3, r0
 8004cec:	e0ea      	b.n	8004ec4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d101      	bne.n	8004cfc <HAL_SPI_Receive+0x52>
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	e0e3      	b.n	8004ec4 <HAL_SPI_Receive+0x21a>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d04:	f7fd fda2 	bl	800284c <HAL_GetTick>
 8004d08:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d002      	beq.n	8004d1c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004d16:	2302      	movs	r3, #2
 8004d18:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004d1a:	e0ca      	b.n	8004eb2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_SPI_Receive+0x7e>
 8004d22:	88fb      	ldrh	r3, [r7, #6]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d102      	bne.n	8004d2e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004d2c:	e0c1      	b.n	8004eb2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2204      	movs	r2, #4
 8004d32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	88fa      	ldrh	r2, [r7, #6]
 8004d46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	88fa      	ldrh	r2, [r7, #6]
 8004d4c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2200      	movs	r2, #0
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d74:	d10f      	bne.n	8004d96 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d94:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da0:	2b40      	cmp	r3, #64	; 0x40
 8004da2:	d007      	beq.n	8004db4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004db2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d162      	bne.n	8004e82 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004dbc:	e02e      	b.n	8004e1c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d115      	bne.n	8004df8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f103 020c 	add.w	r2, r3, #12
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd8:	7812      	ldrb	r2, [r2, #0]
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de2:	1c5a      	adds	r2, r3, #1
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004df6:	e011      	b.n	8004e1c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004df8:	f7fd fd28 	bl	800284c <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d803      	bhi.n	8004e10 <HAL_SPI_Receive+0x166>
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e0e:	d102      	bne.n	8004e16 <HAL_SPI_Receive+0x16c>
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d102      	bne.n	8004e1c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004e1a:	e04a      	b.n	8004eb2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1cb      	bne.n	8004dbe <HAL_SPI_Receive+0x114>
 8004e26:	e031      	b.n	8004e8c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d113      	bne.n	8004e5e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68da      	ldr	r2, [r3, #12]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e40:	b292      	uxth	r2, r2
 8004e42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e48:	1c9a      	adds	r2, r3, #2
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e5c:	e011      	b.n	8004e82 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e5e:	f7fd fcf5 	bl	800284c <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d803      	bhi.n	8004e76 <HAL_SPI_Receive+0x1cc>
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e74:	d102      	bne.n	8004e7c <HAL_SPI_Receive+0x1d2>
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d102      	bne.n	8004e82 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004e80:	e017      	b.n	8004eb2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1cd      	bne.n	8004e28 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	6839      	ldr	r1, [r7, #0]
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 fa45 	bl	8005320 <SPI_EndRxTransaction>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d002      	beq.n	8004ea2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d002      	beq.n	8004eb0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	75fb      	strb	r3, [r7, #23]
 8004eae:	e000      	b.n	8004eb2 <HAL_SPI_Receive+0x208>
  }

error :
 8004eb0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ec2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3718      	adds	r7, #24
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b08c      	sub	sp, #48	; 0x30
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
 8004ed8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004eda:	2301      	movs	r3, #1
 8004edc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d101      	bne.n	8004ef2 <HAL_SPI_TransmitReceive+0x26>
 8004eee:	2302      	movs	r3, #2
 8004ef0:	e18a      	b.n	8005208 <HAL_SPI_TransmitReceive+0x33c>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004efa:	f7fd fca7 	bl	800284c <HAL_GetTick>
 8004efe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004f10:	887b      	ldrh	r3, [r7, #2]
 8004f12:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d00f      	beq.n	8004f3c <HAL_SPI_TransmitReceive+0x70>
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f22:	d107      	bne.n	8004f34 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d103      	bne.n	8004f34 <HAL_SPI_TransmitReceive+0x68>
 8004f2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f30:	2b04      	cmp	r3, #4
 8004f32:	d003      	beq.n	8004f3c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004f34:	2302      	movs	r3, #2
 8004f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f3a:	e15b      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d005      	beq.n	8004f4e <HAL_SPI_TransmitReceive+0x82>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d002      	beq.n	8004f4e <HAL_SPI_TransmitReceive+0x82>
 8004f48:	887b      	ldrh	r3, [r7, #2]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d103      	bne.n	8004f56 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f54:	e14e      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	d003      	beq.n	8004f6a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2205      	movs	r2, #5
 8004f66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	887a      	ldrh	r2, [r7, #2]
 8004f7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	887a      	ldrh	r2, [r7, #2]
 8004f80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	887a      	ldrh	r2, [r7, #2]
 8004f8c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	887a      	ldrh	r2, [r7, #2]
 8004f92:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004faa:	2b40      	cmp	r3, #64	; 0x40
 8004fac:	d007      	beq.n	8004fbe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fbc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fc6:	d178      	bne.n	80050ba <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d002      	beq.n	8004fd6 <HAL_SPI_TransmitReceive+0x10a>
 8004fd0:	8b7b      	ldrh	r3, [r7, #26]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d166      	bne.n	80050a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fda:	881a      	ldrh	r2, [r3, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe6:	1c9a      	adds	r2, r3, #2
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ffa:	e053      	b.n	80050a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 0302 	and.w	r3, r3, #2
 8005006:	2b02      	cmp	r3, #2
 8005008:	d11b      	bne.n	8005042 <HAL_SPI_TransmitReceive+0x176>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800500e:	b29b      	uxth	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d016      	beq.n	8005042 <HAL_SPI_TransmitReceive+0x176>
 8005014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005016:	2b01      	cmp	r3, #1
 8005018:	d113      	bne.n	8005042 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501e:	881a      	ldrh	r2, [r3, #0]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502a:	1c9a      	adds	r2, r3, #2
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005034:	b29b      	uxth	r3, r3
 8005036:	3b01      	subs	r3, #1
 8005038:	b29a      	uxth	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b01      	cmp	r3, #1
 800504e:	d119      	bne.n	8005084 <HAL_SPI_TransmitReceive+0x1b8>
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005054:	b29b      	uxth	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d014      	beq.n	8005084 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005064:	b292      	uxth	r2, r2
 8005066:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800506c:	1c9a      	adds	r2, r3, #2
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005076:	b29b      	uxth	r3, r3
 8005078:	3b01      	subs	r3, #1
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005080:	2301      	movs	r3, #1
 8005082:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005084:	f7fd fbe2 	bl	800284c <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005090:	429a      	cmp	r2, r3
 8005092:	d807      	bhi.n	80050a4 <HAL_SPI_TransmitReceive+0x1d8>
 8005094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509a:	d003      	beq.n	80050a4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80050a2:	e0a7      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1a6      	bne.n	8004ffc <HAL_SPI_TransmitReceive+0x130>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1a1      	bne.n	8004ffc <HAL_SPI_TransmitReceive+0x130>
 80050b8:	e07c      	b.n	80051b4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <HAL_SPI_TransmitReceive+0x1fc>
 80050c2:	8b7b      	ldrh	r3, [r7, #26]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d16b      	bne.n	80051a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	330c      	adds	r3, #12
 80050d2:	7812      	ldrb	r2, [r2, #0]
 80050d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050da:	1c5a      	adds	r2, r3, #1
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	3b01      	subs	r3, #1
 80050e8:	b29a      	uxth	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050ee:	e057      	b.n	80051a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d11c      	bne.n	8005138 <HAL_SPI_TransmitReceive+0x26c>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005102:	b29b      	uxth	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	d017      	beq.n	8005138 <HAL_SPI_TransmitReceive+0x26c>
 8005108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800510a:	2b01      	cmp	r3, #1
 800510c:	d114      	bne.n	8005138 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	330c      	adds	r3, #12
 8005118:	7812      	ldrb	r2, [r2, #0]
 800511a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800512a:	b29b      	uxth	r3, r3
 800512c:	3b01      	subs	r3, #1
 800512e:	b29a      	uxth	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b01      	cmp	r3, #1
 8005144:	d119      	bne.n	800517a <HAL_SPI_TransmitReceive+0x2ae>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800514a:	b29b      	uxth	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d014      	beq.n	800517a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68da      	ldr	r2, [r3, #12]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515a:	b2d2      	uxtb	r2, r2
 800515c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005162:	1c5a      	adds	r2, r3, #1
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800516c:	b29b      	uxth	r3, r3
 800516e:	3b01      	subs	r3, #1
 8005170:	b29a      	uxth	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005176:	2301      	movs	r3, #1
 8005178:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800517a:	f7fd fb67 	bl	800284c <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005186:	429a      	cmp	r2, r3
 8005188:	d803      	bhi.n	8005192 <HAL_SPI_TransmitReceive+0x2c6>
 800518a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800518c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005190:	d102      	bne.n	8005198 <HAL_SPI_TransmitReceive+0x2cc>
 8005192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005194:	2b00      	cmp	r3, #0
 8005196:	d103      	bne.n	80051a0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800519e:	e029      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1a2      	bne.n	80050f0 <HAL_SPI_TransmitReceive+0x224>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d19d      	bne.n	80050f0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 f917 	bl	80053ec <SPI_EndRxTxTransaction>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d006      	beq.n	80051d2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2220      	movs	r2, #32
 80051ce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80051d0:	e010      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10b      	bne.n	80051f2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051da:	2300      	movs	r3, #0
 80051dc:	617b      	str	r3, [r7, #20]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	617b      	str	r3, [r7, #20]
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	e000      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80051f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005204:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005208:	4618      	mov	r0, r3
 800520a:	3730      	adds	r7, #48	; 0x30
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b088      	sub	sp, #32
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	603b      	str	r3, [r7, #0]
 800521c:	4613      	mov	r3, r2
 800521e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005220:	f7fd fb14 	bl	800284c <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	683a      	ldr	r2, [r7, #0]
 800522c:	4413      	add	r3, r2
 800522e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005230:	f7fd fb0c 	bl	800284c <HAL_GetTick>
 8005234:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005236:	4b39      	ldr	r3, [pc, #228]	; (800531c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	015b      	lsls	r3, r3, #5
 800523c:	0d1b      	lsrs	r3, r3, #20
 800523e:	69fa      	ldr	r2, [r7, #28]
 8005240:	fb02 f303 	mul.w	r3, r2, r3
 8005244:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005246:	e054      	b.n	80052f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800524e:	d050      	beq.n	80052f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005250:	f7fd fafc 	bl	800284c <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	69fa      	ldr	r2, [r7, #28]
 800525c:	429a      	cmp	r2, r3
 800525e:	d902      	bls.n	8005266 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d13d      	bne.n	80052e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005274:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800527e:	d111      	bne.n	80052a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005288:	d004      	beq.n	8005294 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005292:	d107      	bne.n	80052a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052ac:	d10f      	bne.n	80052ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052bc:	601a      	str	r2, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e017      	b.n	8005312 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80052e8:	2300      	movs	r3, #0
 80052ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	3b01      	subs	r3, #1
 80052f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	4013      	ands	r3, r2
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	429a      	cmp	r2, r3
 8005300:	bf0c      	ite	eq
 8005302:	2301      	moveq	r3, #1
 8005304:	2300      	movne	r3, #0
 8005306:	b2db      	uxtb	r3, r3
 8005308:	461a      	mov	r2, r3
 800530a:	79fb      	ldrb	r3, [r7, #7]
 800530c:	429a      	cmp	r2, r3
 800530e:	d19b      	bne.n	8005248 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	3720      	adds	r7, #32
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	20000018 	.word	0x20000018

08005320 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af02      	add	r7, sp, #8
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005334:	d111      	bne.n	800535a <SPI_EndRxTransaction+0x3a>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800533e:	d004      	beq.n	800534a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005348:	d107      	bne.n	800535a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005358:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005362:	d12a      	bne.n	80053ba <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800536c:	d012      	beq.n	8005394 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	9300      	str	r3, [sp, #0]
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2200      	movs	r2, #0
 8005376:	2180      	movs	r1, #128	; 0x80
 8005378:	68f8      	ldr	r0, [r7, #12]
 800537a:	f7ff ff49 	bl	8005210 <SPI_WaitFlagStateUntilTimeout>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d02d      	beq.n	80053e0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005388:	f043 0220 	orr.w	r2, r3, #32
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	e026      	b.n	80053e2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	2200      	movs	r2, #0
 800539c:	2101      	movs	r1, #1
 800539e:	68f8      	ldr	r0, [r7, #12]
 80053a0:	f7ff ff36 	bl	8005210 <SPI_WaitFlagStateUntilTimeout>
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d01a      	beq.n	80053e0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ae:	f043 0220 	orr.w	r2, r3, #32
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e013      	b.n	80053e2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	2200      	movs	r2, #0
 80053c2:	2101      	movs	r1, #1
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f7ff ff23 	bl	8005210 <SPI_WaitFlagStateUntilTimeout>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d007      	beq.n	80053e0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053d4:	f043 0220 	orr.w	r2, r3, #32
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e000      	b.n	80053e2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
	...

080053ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b088      	sub	sp, #32
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053f8:	4b1b      	ldr	r3, [pc, #108]	; (8005468 <SPI_EndRxTxTransaction+0x7c>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a1b      	ldr	r2, [pc, #108]	; (800546c <SPI_EndRxTxTransaction+0x80>)
 80053fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005402:	0d5b      	lsrs	r3, r3, #21
 8005404:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005408:	fb02 f303 	mul.w	r3, r2, r3
 800540c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005416:	d112      	bne.n	800543e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2200      	movs	r2, #0
 8005420:	2180      	movs	r1, #128	; 0x80
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f7ff fef4 	bl	8005210 <SPI_WaitFlagStateUntilTimeout>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d016      	beq.n	800545c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005432:	f043 0220 	orr.w	r2, r3, #32
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e00f      	b.n	800545e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00a      	beq.n	800545a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	3b01      	subs	r3, #1
 8005448:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005454:	2b80      	cmp	r3, #128	; 0x80
 8005456:	d0f2      	beq.n	800543e <SPI_EndRxTxTransaction+0x52>
 8005458:	e000      	b.n	800545c <SPI_EndRxTxTransaction+0x70>
        break;
 800545a:	bf00      	nop
  }

  return HAL_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3718      	adds	r7, #24
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	20000018 	.word	0x20000018
 800546c:	165e9f81 	.word	0x165e9f81

08005470 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e034      	b.n	80054f0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d106      	bne.n	80054a0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f7fb fa76 	bl	800098c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	3308      	adds	r3, #8
 80054a8:	4619      	mov	r1, r3
 80054aa:	4610      	mov	r0, r2
 80054ac:	f000 fca6 	bl	8005dfc <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6818      	ldr	r0, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	461a      	mov	r2, r3
 80054ba:	68b9      	ldr	r1, [r7, #8]
 80054bc:	f000 fcf0 	bl	8005ea0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6858      	ldr	r0, [r3, #4]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	689a      	ldr	r2, [r3, #8]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054cc:	6879      	ldr	r1, [r7, #4]
 80054ce:	f000 fd25 	bl	8005f1c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	6892      	ldr	r2, [r2, #8]
 80054da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	6892      	ldr	r2, [r2, #8]
 80054e6:	f041 0101 	orr.w	r1, r1, #1
 80054ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e041      	b.n	800558e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d106      	bne.n	8005524 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7fd f8a0 	bl	8002664 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	3304      	adds	r3, #4
 8005534:	4619      	mov	r1, r3
 8005536:	4610      	mov	r0, r2
 8005538:	f000 fa96 	bl	8005a68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3708      	adds	r7, #8
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
	...

08005598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d001      	beq.n	80055b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e04e      	b.n	800564e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2202      	movs	r2, #2
 80055b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68da      	ldr	r2, [r3, #12]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0201 	orr.w	r2, r2, #1
 80055c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a23      	ldr	r2, [pc, #140]	; (800565c <HAL_TIM_Base_Start_IT+0xc4>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d022      	beq.n	8005618 <HAL_TIM_Base_Start_IT+0x80>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055da:	d01d      	beq.n	8005618 <HAL_TIM_Base_Start_IT+0x80>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a1f      	ldr	r2, [pc, #124]	; (8005660 <HAL_TIM_Base_Start_IT+0xc8>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d018      	beq.n	8005618 <HAL_TIM_Base_Start_IT+0x80>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a1e      	ldr	r2, [pc, #120]	; (8005664 <HAL_TIM_Base_Start_IT+0xcc>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d013      	beq.n	8005618 <HAL_TIM_Base_Start_IT+0x80>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a1c      	ldr	r2, [pc, #112]	; (8005668 <HAL_TIM_Base_Start_IT+0xd0>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d00e      	beq.n	8005618 <HAL_TIM_Base_Start_IT+0x80>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a1b      	ldr	r2, [pc, #108]	; (800566c <HAL_TIM_Base_Start_IT+0xd4>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d009      	beq.n	8005618 <HAL_TIM_Base_Start_IT+0x80>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a19      	ldr	r2, [pc, #100]	; (8005670 <HAL_TIM_Base_Start_IT+0xd8>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d004      	beq.n	8005618 <HAL_TIM_Base_Start_IT+0x80>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a18      	ldr	r2, [pc, #96]	; (8005674 <HAL_TIM_Base_Start_IT+0xdc>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d111      	bne.n	800563c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 0307 	and.w	r3, r3, #7
 8005622:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2b06      	cmp	r3, #6
 8005628:	d010      	beq.n	800564c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f042 0201 	orr.w	r2, r2, #1
 8005638:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800563a:	e007      	b.n	800564c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0201 	orr.w	r2, r2, #1
 800564a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40010000 	.word	0x40010000
 8005660:	40000400 	.word	0x40000400
 8005664:	40000800 	.word	0x40000800
 8005668:	40000c00 	.word	0x40000c00
 800566c:	40010400 	.word	0x40010400
 8005670:	40014000 	.word	0x40014000
 8005674:	40001800 	.word	0x40001800

08005678 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	f003 0302 	and.w	r3, r3, #2
 800568a:	2b02      	cmp	r3, #2
 800568c:	d122      	bne.n	80056d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	f003 0302 	and.w	r3, r3, #2
 8005698:	2b02      	cmp	r3, #2
 800569a:	d11b      	bne.n	80056d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f06f 0202 	mvn.w	r2, #2
 80056a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	699b      	ldr	r3, [r3, #24]
 80056b2:	f003 0303 	and.w	r3, r3, #3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 f9b5 	bl	8005a2a <HAL_TIM_IC_CaptureCallback>
 80056c0:	e005      	b.n	80056ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f9a7 	bl	8005a16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 f9b8 	bl	8005a3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	f003 0304 	and.w	r3, r3, #4
 80056de:	2b04      	cmp	r3, #4
 80056e0:	d122      	bne.n	8005728 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	f003 0304 	and.w	r3, r3, #4
 80056ec:	2b04      	cmp	r3, #4
 80056ee:	d11b      	bne.n	8005728 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f06f 0204 	mvn.w	r2, #4
 80056f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2202      	movs	r2, #2
 80056fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 f98b 	bl	8005a2a <HAL_TIM_IC_CaptureCallback>
 8005714:	e005      	b.n	8005722 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f97d 	bl	8005a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f98e 	bl	8005a3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	f003 0308 	and.w	r3, r3, #8
 8005732:	2b08      	cmp	r3, #8
 8005734:	d122      	bne.n	800577c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f003 0308 	and.w	r3, r3, #8
 8005740:	2b08      	cmp	r3, #8
 8005742:	d11b      	bne.n	800577c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f06f 0208 	mvn.w	r2, #8
 800574c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2204      	movs	r2, #4
 8005752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	2b00      	cmp	r3, #0
 8005760:	d003      	beq.n	800576a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f961 	bl	8005a2a <HAL_TIM_IC_CaptureCallback>
 8005768:	e005      	b.n	8005776 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f953 	bl	8005a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f964 	bl	8005a3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	f003 0310 	and.w	r3, r3, #16
 8005786:	2b10      	cmp	r3, #16
 8005788:	d122      	bne.n	80057d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	f003 0310 	and.w	r3, r3, #16
 8005794:	2b10      	cmp	r3, #16
 8005796:	d11b      	bne.n	80057d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f06f 0210 	mvn.w	r2, #16
 80057a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2208      	movs	r2, #8
 80057a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	69db      	ldr	r3, [r3, #28]
 80057ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f937 	bl	8005a2a <HAL_TIM_IC_CaptureCallback>
 80057bc:	e005      	b.n	80057ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f929 	bl	8005a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f93a 	bl	8005a3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d10e      	bne.n	80057fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d107      	bne.n	80057fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f06f 0201 	mvn.w	r2, #1
 80057f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7fc fd9c 	bl	8002334 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005806:	2b80      	cmp	r3, #128	; 0x80
 8005808:	d10e      	bne.n	8005828 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005814:	2b80      	cmp	r3, #128	; 0x80
 8005816:	d107      	bne.n	8005828 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 fae0 	bl	8005de8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005832:	2b40      	cmp	r3, #64	; 0x40
 8005834:	d10e      	bne.n	8005854 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005840:	2b40      	cmp	r3, #64	; 0x40
 8005842:	d107      	bne.n	8005854 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800584c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f8ff 	bl	8005a52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	f003 0320 	and.w	r3, r3, #32
 800585e:	2b20      	cmp	r3, #32
 8005860:	d10e      	bne.n	8005880 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f003 0320 	and.w	r3, r3, #32
 800586c:	2b20      	cmp	r3, #32
 800586e:	d107      	bne.n	8005880 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f06f 0220 	mvn.w	r2, #32
 8005878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 faaa 	bl	8005dd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005880:	bf00      	nop
 8005882:	3708      	adds	r7, #8
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005892:	2300      	movs	r3, #0
 8005894:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <HAL_TIM_ConfigClockSource+0x1c>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e0b4      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x186>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2202      	movs	r2, #2
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80058c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058dc:	d03e      	beq.n	800595c <HAL_TIM_ConfigClockSource+0xd4>
 80058de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058e2:	f200 8087 	bhi.w	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 80058e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ea:	f000 8086 	beq.w	80059fa <HAL_TIM_ConfigClockSource+0x172>
 80058ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058f2:	d87f      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 80058f4:	2b70      	cmp	r3, #112	; 0x70
 80058f6:	d01a      	beq.n	800592e <HAL_TIM_ConfigClockSource+0xa6>
 80058f8:	2b70      	cmp	r3, #112	; 0x70
 80058fa:	d87b      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 80058fc:	2b60      	cmp	r3, #96	; 0x60
 80058fe:	d050      	beq.n	80059a2 <HAL_TIM_ConfigClockSource+0x11a>
 8005900:	2b60      	cmp	r3, #96	; 0x60
 8005902:	d877      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005904:	2b50      	cmp	r3, #80	; 0x50
 8005906:	d03c      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0xfa>
 8005908:	2b50      	cmp	r3, #80	; 0x50
 800590a:	d873      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 800590c:	2b40      	cmp	r3, #64	; 0x40
 800590e:	d058      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0x13a>
 8005910:	2b40      	cmp	r3, #64	; 0x40
 8005912:	d86f      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005914:	2b30      	cmp	r3, #48	; 0x30
 8005916:	d064      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005918:	2b30      	cmp	r3, #48	; 0x30
 800591a:	d86b      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 800591c:	2b20      	cmp	r3, #32
 800591e:	d060      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005920:	2b20      	cmp	r3, #32
 8005922:	d867      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005924:	2b00      	cmp	r3, #0
 8005926:	d05c      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005928:	2b10      	cmp	r3, #16
 800592a:	d05a      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x15a>
 800592c:	e062      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6818      	ldr	r0, [r3, #0]
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	6899      	ldr	r1, [r3, #8]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685a      	ldr	r2, [r3, #4]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	f000 f9ad 	bl	8005c9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005950:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	609a      	str	r2, [r3, #8]
      break;
 800595a:	e04f      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6818      	ldr	r0, [r3, #0]
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	6899      	ldr	r1, [r3, #8]
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685a      	ldr	r2, [r3, #4]
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	f000 f996 	bl	8005c9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689a      	ldr	r2, [r3, #8]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800597e:	609a      	str	r2, [r3, #8]
      break;
 8005980:	e03c      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6818      	ldr	r0, [r3, #0]
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	6859      	ldr	r1, [r3, #4]
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	461a      	mov	r2, r3
 8005990:	f000 f90a 	bl	8005ba8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2150      	movs	r1, #80	; 0x50
 800599a:	4618      	mov	r0, r3
 800599c:	f000 f963 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 80059a0:	e02c      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6818      	ldr	r0, [r3, #0]
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	6859      	ldr	r1, [r3, #4]
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	461a      	mov	r2, r3
 80059b0:	f000 f929 	bl	8005c06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2160      	movs	r1, #96	; 0x60
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 f953 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 80059c0:	e01c      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6818      	ldr	r0, [r3, #0]
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	6859      	ldr	r1, [r3, #4]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	461a      	mov	r2, r3
 80059d0:	f000 f8ea 	bl	8005ba8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2140      	movs	r1, #64	; 0x40
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 f943 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 80059e0:	e00c      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4619      	mov	r1, r3
 80059ec:	4610      	mov	r0, r2
 80059ee:	f000 f93a 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 80059f2:	e003      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	73fb      	strb	r3, [r7, #15]
      break;
 80059f8:	e000      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b083      	sub	sp, #12
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr

08005a2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	b083      	sub	sp, #12
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a32:	bf00      	nop
 8005a34:	370c      	adds	r7, #12
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr

08005a3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b083      	sub	sp, #12
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a46:	bf00      	nop
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr

08005a52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a52:	b480      	push	{r7}
 8005a54:	b083      	sub	sp, #12
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a5a:	bf00      	nop
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr
	...

08005a68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a40      	ldr	r2, [pc, #256]	; (8005b7c <TIM_Base_SetConfig+0x114>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d013      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a86:	d00f      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a3d      	ldr	r2, [pc, #244]	; (8005b80 <TIM_Base_SetConfig+0x118>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00b      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a3c      	ldr	r2, [pc, #240]	; (8005b84 <TIM_Base_SetConfig+0x11c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d007      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a3b      	ldr	r2, [pc, #236]	; (8005b88 <TIM_Base_SetConfig+0x120>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d003      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a3a      	ldr	r2, [pc, #232]	; (8005b8c <TIM_Base_SetConfig+0x124>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d108      	bne.n	8005aba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a2f      	ldr	r2, [pc, #188]	; (8005b7c <TIM_Base_SetConfig+0x114>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d02b      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ac8:	d027      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a2c      	ldr	r2, [pc, #176]	; (8005b80 <TIM_Base_SetConfig+0x118>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d023      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a2b      	ldr	r2, [pc, #172]	; (8005b84 <TIM_Base_SetConfig+0x11c>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d01f      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a2a      	ldr	r2, [pc, #168]	; (8005b88 <TIM_Base_SetConfig+0x120>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d01b      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a29      	ldr	r2, [pc, #164]	; (8005b8c <TIM_Base_SetConfig+0x124>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d017      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a28      	ldr	r2, [pc, #160]	; (8005b90 <TIM_Base_SetConfig+0x128>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d013      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a27      	ldr	r2, [pc, #156]	; (8005b94 <TIM_Base_SetConfig+0x12c>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d00f      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a26      	ldr	r2, [pc, #152]	; (8005b98 <TIM_Base_SetConfig+0x130>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d00b      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a25      	ldr	r2, [pc, #148]	; (8005b9c <TIM_Base_SetConfig+0x134>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d007      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a24      	ldr	r2, [pc, #144]	; (8005ba0 <TIM_Base_SetConfig+0x138>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d003      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a23      	ldr	r2, [pc, #140]	; (8005ba4 <TIM_Base_SetConfig+0x13c>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d108      	bne.n	8005b2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a0a      	ldr	r2, [pc, #40]	; (8005b7c <TIM_Base_SetConfig+0x114>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d003      	beq.n	8005b60 <TIM_Base_SetConfig+0xf8>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a0c      	ldr	r2, [pc, #48]	; (8005b8c <TIM_Base_SetConfig+0x124>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d103      	bne.n	8005b68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	615a      	str	r2, [r3, #20]
}
 8005b6e:	bf00      	nop
 8005b70:	3714      	adds	r7, #20
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	40010000 	.word	0x40010000
 8005b80:	40000400 	.word	0x40000400
 8005b84:	40000800 	.word	0x40000800
 8005b88:	40000c00 	.word	0x40000c00
 8005b8c:	40010400 	.word	0x40010400
 8005b90:	40014000 	.word	0x40014000
 8005b94:	40014400 	.word	0x40014400
 8005b98:	40014800 	.word	0x40014800
 8005b9c:	40001800 	.word	0x40001800
 8005ba0:	40001c00 	.word	0x40001c00
 8005ba4:	40002000 	.word	0x40002000

08005ba8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b087      	sub	sp, #28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a1b      	ldr	r3, [r3, #32]
 8005bb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
 8005bbe:	f023 0201 	bic.w	r2, r3, #1
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	011b      	lsls	r3, r3, #4
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f023 030a 	bic.w	r3, r3, #10
 8005be4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	621a      	str	r2, [r3, #32]
}
 8005bfa:	bf00      	nop
 8005bfc:	371c      	adds	r7, #28
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c06:	b480      	push	{r7}
 8005c08:	b087      	sub	sp, #28
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	60f8      	str	r0, [r7, #12]
 8005c0e:	60b9      	str	r1, [r7, #8]
 8005c10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	f023 0210 	bic.w	r2, r3, #16
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	031b      	lsls	r3, r3, #12
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	621a      	str	r2, [r3, #32]
}
 8005c5a:	bf00      	nop
 8005c5c:	371c      	adds	r7, #28
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b085      	sub	sp, #20
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
 8005c6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c7e:	683a      	ldr	r2, [r7, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	f043 0307 	orr.w	r3, r3, #7
 8005c88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	609a      	str	r2, [r3, #8]
}
 8005c90:	bf00      	nop
 8005c92:	3714      	adds	r7, #20
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b087      	sub	sp, #28
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
 8005ca8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	021a      	lsls	r2, r3, #8
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	431a      	orrs	r2, r3
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	609a      	str	r2, [r3, #8]
}
 8005cd0:	bf00      	nop
 8005cd2:	371c      	adds	r7, #28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d101      	bne.n	8005cf4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cf0:	2302      	movs	r3, #2
 8005cf2:	e05a      	b.n	8005daa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a21      	ldr	r2, [pc, #132]	; (8005db8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d022      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d40:	d01d      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a1d      	ldr	r2, [pc, #116]	; (8005dbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d018      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a1b      	ldr	r2, [pc, #108]	; (8005dc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d013      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a1a      	ldr	r2, [pc, #104]	; (8005dc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d00e      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a18      	ldr	r2, [pc, #96]	; (8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d009      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a17      	ldr	r2, [pc, #92]	; (8005dcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d004      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a15      	ldr	r2, [pc, #84]	; (8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d10c      	bne.n	8005d98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	40000400 	.word	0x40000400
 8005dc0:	40000800 	.word	0x40000800
 8005dc4:	40000c00 	.word	0x40000c00
 8005dc8:	40010400 	.word	0x40010400
 8005dcc:	40014000 	.word	0x40014000
 8005dd0:	40001800 	.word	0x40001800

08005dd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005df0:	bf00      	nop
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8005dfc:	b480      	push	{r7}
 8005dfe:	b085      	sub	sp, #20
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8005e06:	2300      	movs	r3, #0
 8005e08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e14:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	4b20      	ldr	r3, [pc, #128]	; (8005e9c <FSMC_NORSRAM_Init+0xa0>)
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005e26:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8005e2c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8005e32:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8005e38:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8005e3e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8005e44:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8005e4a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8005e50:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8005e56:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8005e5c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8005e62:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8005e68:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	2b08      	cmp	r3, #8
 8005e76:	d103      	bne.n	8005e80 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e7e:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	68f9      	ldr	r1, [r7, #12]
 8005e88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3714      	adds	r7, #20
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	fff00080 	.word	0xfff00080

08005ea0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b087      	sub	sp, #28
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8005eac:	2300      	movs	r3, #0
 8005eae:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	1c5a      	adds	r2, r3, #1
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eba:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005ec2:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005ece:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005ed6:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8005ede:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005ee8:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	3b02      	subs	r3, #2
 8005ef0:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005ef2:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	697a      	ldr	r2, [r7, #20]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	1c5a      	adds	r2, r3, #1
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6979      	ldr	r1, [r7, #20]
 8005f08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	371c      	adds	r7, #28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
	...

08005f1c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b087      	sub	sp, #28
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
 8005f28:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f34:	d122      	bne.n	8005f7c <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f3e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	4b15      	ldr	r3, [pc, #84]	; (8005f98 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8005f44:	4013      	ands	r3, r2
 8005f46:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f52:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005f5a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8005f62:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005f68:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6979      	ldr	r1, [r7, #20]
 8005f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005f7a:	e005      	b.n	8005f88 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	371c      	adds	r7, #28
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop
 8005f98:	cff00000 	.word	0xcff00000

08005f9c <siprintf>:
 8005f9c:	b40e      	push	{r1, r2, r3}
 8005f9e:	b500      	push	{lr}
 8005fa0:	b09c      	sub	sp, #112	; 0x70
 8005fa2:	ab1d      	add	r3, sp, #116	; 0x74
 8005fa4:	9002      	str	r0, [sp, #8]
 8005fa6:	9006      	str	r0, [sp, #24]
 8005fa8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005fac:	4809      	ldr	r0, [pc, #36]	; (8005fd4 <siprintf+0x38>)
 8005fae:	9107      	str	r1, [sp, #28]
 8005fb0:	9104      	str	r1, [sp, #16]
 8005fb2:	4909      	ldr	r1, [pc, #36]	; (8005fd8 <siprintf+0x3c>)
 8005fb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fb8:	9105      	str	r1, [sp, #20]
 8005fba:	6800      	ldr	r0, [r0, #0]
 8005fbc:	9301      	str	r3, [sp, #4]
 8005fbe:	a902      	add	r1, sp, #8
 8005fc0:	f000 f992 	bl	80062e8 <_svfiprintf_r>
 8005fc4:	9b02      	ldr	r3, [sp, #8]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	701a      	strb	r2, [r3, #0]
 8005fca:	b01c      	add	sp, #112	; 0x70
 8005fcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fd0:	b003      	add	sp, #12
 8005fd2:	4770      	bx	lr
 8005fd4:	20000070 	.word	0x20000070
 8005fd8:	ffff0208 	.word	0xffff0208

08005fdc <memset>:
 8005fdc:	4402      	add	r2, r0
 8005fde:	4603      	mov	r3, r0
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d100      	bne.n	8005fe6 <memset+0xa>
 8005fe4:	4770      	bx	lr
 8005fe6:	f803 1b01 	strb.w	r1, [r3], #1
 8005fea:	e7f9      	b.n	8005fe0 <memset+0x4>

08005fec <__errno>:
 8005fec:	4b01      	ldr	r3, [pc, #4]	; (8005ff4 <__errno+0x8>)
 8005fee:	6818      	ldr	r0, [r3, #0]
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	20000070 	.word	0x20000070

08005ff8 <__libc_init_array>:
 8005ff8:	b570      	push	{r4, r5, r6, lr}
 8005ffa:	4d0d      	ldr	r5, [pc, #52]	; (8006030 <__libc_init_array+0x38>)
 8005ffc:	4c0d      	ldr	r4, [pc, #52]	; (8006034 <__libc_init_array+0x3c>)
 8005ffe:	1b64      	subs	r4, r4, r5
 8006000:	10a4      	asrs	r4, r4, #2
 8006002:	2600      	movs	r6, #0
 8006004:	42a6      	cmp	r6, r4
 8006006:	d109      	bne.n	800601c <__libc_init_array+0x24>
 8006008:	4d0b      	ldr	r5, [pc, #44]	; (8006038 <__libc_init_array+0x40>)
 800600a:	4c0c      	ldr	r4, [pc, #48]	; (800603c <__libc_init_array+0x44>)
 800600c:	f000 fc6a 	bl	80068e4 <_init>
 8006010:	1b64      	subs	r4, r4, r5
 8006012:	10a4      	asrs	r4, r4, #2
 8006014:	2600      	movs	r6, #0
 8006016:	42a6      	cmp	r6, r4
 8006018:	d105      	bne.n	8006026 <__libc_init_array+0x2e>
 800601a:	bd70      	pop	{r4, r5, r6, pc}
 800601c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006020:	4798      	blx	r3
 8006022:	3601      	adds	r6, #1
 8006024:	e7ee      	b.n	8006004 <__libc_init_array+0xc>
 8006026:	f855 3b04 	ldr.w	r3, [r5], #4
 800602a:	4798      	blx	r3
 800602c:	3601      	adds	r6, #1
 800602e:	e7f2      	b.n	8006016 <__libc_init_array+0x1e>
 8006030:	0800995c 	.word	0x0800995c
 8006034:	0800995c 	.word	0x0800995c
 8006038:	0800995c 	.word	0x0800995c
 800603c:	08009960 	.word	0x08009960

08006040 <__retarget_lock_acquire_recursive>:
 8006040:	4770      	bx	lr

08006042 <__retarget_lock_release_recursive>:
 8006042:	4770      	bx	lr

08006044 <_free_r>:
 8006044:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006046:	2900      	cmp	r1, #0
 8006048:	d044      	beq.n	80060d4 <_free_r+0x90>
 800604a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800604e:	9001      	str	r0, [sp, #4]
 8006050:	2b00      	cmp	r3, #0
 8006052:	f1a1 0404 	sub.w	r4, r1, #4
 8006056:	bfb8      	it	lt
 8006058:	18e4      	addlt	r4, r4, r3
 800605a:	f000 f8df 	bl	800621c <__malloc_lock>
 800605e:	4a1e      	ldr	r2, [pc, #120]	; (80060d8 <_free_r+0x94>)
 8006060:	9801      	ldr	r0, [sp, #4]
 8006062:	6813      	ldr	r3, [r2, #0]
 8006064:	b933      	cbnz	r3, 8006074 <_free_r+0x30>
 8006066:	6063      	str	r3, [r4, #4]
 8006068:	6014      	str	r4, [r2, #0]
 800606a:	b003      	add	sp, #12
 800606c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006070:	f000 b8da 	b.w	8006228 <__malloc_unlock>
 8006074:	42a3      	cmp	r3, r4
 8006076:	d908      	bls.n	800608a <_free_r+0x46>
 8006078:	6825      	ldr	r5, [r4, #0]
 800607a:	1961      	adds	r1, r4, r5
 800607c:	428b      	cmp	r3, r1
 800607e:	bf01      	itttt	eq
 8006080:	6819      	ldreq	r1, [r3, #0]
 8006082:	685b      	ldreq	r3, [r3, #4]
 8006084:	1949      	addeq	r1, r1, r5
 8006086:	6021      	streq	r1, [r4, #0]
 8006088:	e7ed      	b.n	8006066 <_free_r+0x22>
 800608a:	461a      	mov	r2, r3
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	b10b      	cbz	r3, 8006094 <_free_r+0x50>
 8006090:	42a3      	cmp	r3, r4
 8006092:	d9fa      	bls.n	800608a <_free_r+0x46>
 8006094:	6811      	ldr	r1, [r2, #0]
 8006096:	1855      	adds	r5, r2, r1
 8006098:	42a5      	cmp	r5, r4
 800609a:	d10b      	bne.n	80060b4 <_free_r+0x70>
 800609c:	6824      	ldr	r4, [r4, #0]
 800609e:	4421      	add	r1, r4
 80060a0:	1854      	adds	r4, r2, r1
 80060a2:	42a3      	cmp	r3, r4
 80060a4:	6011      	str	r1, [r2, #0]
 80060a6:	d1e0      	bne.n	800606a <_free_r+0x26>
 80060a8:	681c      	ldr	r4, [r3, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	6053      	str	r3, [r2, #4]
 80060ae:	440c      	add	r4, r1
 80060b0:	6014      	str	r4, [r2, #0]
 80060b2:	e7da      	b.n	800606a <_free_r+0x26>
 80060b4:	d902      	bls.n	80060bc <_free_r+0x78>
 80060b6:	230c      	movs	r3, #12
 80060b8:	6003      	str	r3, [r0, #0]
 80060ba:	e7d6      	b.n	800606a <_free_r+0x26>
 80060bc:	6825      	ldr	r5, [r4, #0]
 80060be:	1961      	adds	r1, r4, r5
 80060c0:	428b      	cmp	r3, r1
 80060c2:	bf04      	itt	eq
 80060c4:	6819      	ldreq	r1, [r3, #0]
 80060c6:	685b      	ldreq	r3, [r3, #4]
 80060c8:	6063      	str	r3, [r4, #4]
 80060ca:	bf04      	itt	eq
 80060cc:	1949      	addeq	r1, r1, r5
 80060ce:	6021      	streq	r1, [r4, #0]
 80060d0:	6054      	str	r4, [r2, #4]
 80060d2:	e7ca      	b.n	800606a <_free_r+0x26>
 80060d4:	b003      	add	sp, #12
 80060d6:	bd30      	pop	{r4, r5, pc}
 80060d8:	200003bc 	.word	0x200003bc

080060dc <sbrk_aligned>:
 80060dc:	b570      	push	{r4, r5, r6, lr}
 80060de:	4e0e      	ldr	r6, [pc, #56]	; (8006118 <sbrk_aligned+0x3c>)
 80060e0:	460c      	mov	r4, r1
 80060e2:	6831      	ldr	r1, [r6, #0]
 80060e4:	4605      	mov	r5, r0
 80060e6:	b911      	cbnz	r1, 80060ee <sbrk_aligned+0x12>
 80060e8:	f000 fba6 	bl	8006838 <_sbrk_r>
 80060ec:	6030      	str	r0, [r6, #0]
 80060ee:	4621      	mov	r1, r4
 80060f0:	4628      	mov	r0, r5
 80060f2:	f000 fba1 	bl	8006838 <_sbrk_r>
 80060f6:	1c43      	adds	r3, r0, #1
 80060f8:	d00a      	beq.n	8006110 <sbrk_aligned+0x34>
 80060fa:	1cc4      	adds	r4, r0, #3
 80060fc:	f024 0403 	bic.w	r4, r4, #3
 8006100:	42a0      	cmp	r0, r4
 8006102:	d007      	beq.n	8006114 <sbrk_aligned+0x38>
 8006104:	1a21      	subs	r1, r4, r0
 8006106:	4628      	mov	r0, r5
 8006108:	f000 fb96 	bl	8006838 <_sbrk_r>
 800610c:	3001      	adds	r0, #1
 800610e:	d101      	bne.n	8006114 <sbrk_aligned+0x38>
 8006110:	f04f 34ff 	mov.w	r4, #4294967295
 8006114:	4620      	mov	r0, r4
 8006116:	bd70      	pop	{r4, r5, r6, pc}
 8006118:	200003c0 	.word	0x200003c0

0800611c <_malloc_r>:
 800611c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006120:	1ccd      	adds	r5, r1, #3
 8006122:	f025 0503 	bic.w	r5, r5, #3
 8006126:	3508      	adds	r5, #8
 8006128:	2d0c      	cmp	r5, #12
 800612a:	bf38      	it	cc
 800612c:	250c      	movcc	r5, #12
 800612e:	2d00      	cmp	r5, #0
 8006130:	4607      	mov	r7, r0
 8006132:	db01      	blt.n	8006138 <_malloc_r+0x1c>
 8006134:	42a9      	cmp	r1, r5
 8006136:	d905      	bls.n	8006144 <_malloc_r+0x28>
 8006138:	230c      	movs	r3, #12
 800613a:	603b      	str	r3, [r7, #0]
 800613c:	2600      	movs	r6, #0
 800613e:	4630      	mov	r0, r6
 8006140:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006144:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006218 <_malloc_r+0xfc>
 8006148:	f000 f868 	bl	800621c <__malloc_lock>
 800614c:	f8d8 3000 	ldr.w	r3, [r8]
 8006150:	461c      	mov	r4, r3
 8006152:	bb5c      	cbnz	r4, 80061ac <_malloc_r+0x90>
 8006154:	4629      	mov	r1, r5
 8006156:	4638      	mov	r0, r7
 8006158:	f7ff ffc0 	bl	80060dc <sbrk_aligned>
 800615c:	1c43      	adds	r3, r0, #1
 800615e:	4604      	mov	r4, r0
 8006160:	d155      	bne.n	800620e <_malloc_r+0xf2>
 8006162:	f8d8 4000 	ldr.w	r4, [r8]
 8006166:	4626      	mov	r6, r4
 8006168:	2e00      	cmp	r6, #0
 800616a:	d145      	bne.n	80061f8 <_malloc_r+0xdc>
 800616c:	2c00      	cmp	r4, #0
 800616e:	d048      	beq.n	8006202 <_malloc_r+0xe6>
 8006170:	6823      	ldr	r3, [r4, #0]
 8006172:	4631      	mov	r1, r6
 8006174:	4638      	mov	r0, r7
 8006176:	eb04 0903 	add.w	r9, r4, r3
 800617a:	f000 fb5d 	bl	8006838 <_sbrk_r>
 800617e:	4581      	cmp	r9, r0
 8006180:	d13f      	bne.n	8006202 <_malloc_r+0xe6>
 8006182:	6821      	ldr	r1, [r4, #0]
 8006184:	1a6d      	subs	r5, r5, r1
 8006186:	4629      	mov	r1, r5
 8006188:	4638      	mov	r0, r7
 800618a:	f7ff ffa7 	bl	80060dc <sbrk_aligned>
 800618e:	3001      	adds	r0, #1
 8006190:	d037      	beq.n	8006202 <_malloc_r+0xe6>
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	442b      	add	r3, r5
 8006196:	6023      	str	r3, [r4, #0]
 8006198:	f8d8 3000 	ldr.w	r3, [r8]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d038      	beq.n	8006212 <_malloc_r+0xf6>
 80061a0:	685a      	ldr	r2, [r3, #4]
 80061a2:	42a2      	cmp	r2, r4
 80061a4:	d12b      	bne.n	80061fe <_malloc_r+0xe2>
 80061a6:	2200      	movs	r2, #0
 80061a8:	605a      	str	r2, [r3, #4]
 80061aa:	e00f      	b.n	80061cc <_malloc_r+0xb0>
 80061ac:	6822      	ldr	r2, [r4, #0]
 80061ae:	1b52      	subs	r2, r2, r5
 80061b0:	d41f      	bmi.n	80061f2 <_malloc_r+0xd6>
 80061b2:	2a0b      	cmp	r2, #11
 80061b4:	d917      	bls.n	80061e6 <_malloc_r+0xca>
 80061b6:	1961      	adds	r1, r4, r5
 80061b8:	42a3      	cmp	r3, r4
 80061ba:	6025      	str	r5, [r4, #0]
 80061bc:	bf18      	it	ne
 80061be:	6059      	strne	r1, [r3, #4]
 80061c0:	6863      	ldr	r3, [r4, #4]
 80061c2:	bf08      	it	eq
 80061c4:	f8c8 1000 	streq.w	r1, [r8]
 80061c8:	5162      	str	r2, [r4, r5]
 80061ca:	604b      	str	r3, [r1, #4]
 80061cc:	4638      	mov	r0, r7
 80061ce:	f104 060b 	add.w	r6, r4, #11
 80061d2:	f000 f829 	bl	8006228 <__malloc_unlock>
 80061d6:	f026 0607 	bic.w	r6, r6, #7
 80061da:	1d23      	adds	r3, r4, #4
 80061dc:	1af2      	subs	r2, r6, r3
 80061de:	d0ae      	beq.n	800613e <_malloc_r+0x22>
 80061e0:	1b9b      	subs	r3, r3, r6
 80061e2:	50a3      	str	r3, [r4, r2]
 80061e4:	e7ab      	b.n	800613e <_malloc_r+0x22>
 80061e6:	42a3      	cmp	r3, r4
 80061e8:	6862      	ldr	r2, [r4, #4]
 80061ea:	d1dd      	bne.n	80061a8 <_malloc_r+0x8c>
 80061ec:	f8c8 2000 	str.w	r2, [r8]
 80061f0:	e7ec      	b.n	80061cc <_malloc_r+0xb0>
 80061f2:	4623      	mov	r3, r4
 80061f4:	6864      	ldr	r4, [r4, #4]
 80061f6:	e7ac      	b.n	8006152 <_malloc_r+0x36>
 80061f8:	4634      	mov	r4, r6
 80061fa:	6876      	ldr	r6, [r6, #4]
 80061fc:	e7b4      	b.n	8006168 <_malloc_r+0x4c>
 80061fe:	4613      	mov	r3, r2
 8006200:	e7cc      	b.n	800619c <_malloc_r+0x80>
 8006202:	230c      	movs	r3, #12
 8006204:	603b      	str	r3, [r7, #0]
 8006206:	4638      	mov	r0, r7
 8006208:	f000 f80e 	bl	8006228 <__malloc_unlock>
 800620c:	e797      	b.n	800613e <_malloc_r+0x22>
 800620e:	6025      	str	r5, [r4, #0]
 8006210:	e7dc      	b.n	80061cc <_malloc_r+0xb0>
 8006212:	605b      	str	r3, [r3, #4]
 8006214:	deff      	udf	#255	; 0xff
 8006216:	bf00      	nop
 8006218:	200003bc 	.word	0x200003bc

0800621c <__malloc_lock>:
 800621c:	4801      	ldr	r0, [pc, #4]	; (8006224 <__malloc_lock+0x8>)
 800621e:	f7ff bf0f 	b.w	8006040 <__retarget_lock_acquire_recursive>
 8006222:	bf00      	nop
 8006224:	200003b8 	.word	0x200003b8

08006228 <__malloc_unlock>:
 8006228:	4801      	ldr	r0, [pc, #4]	; (8006230 <__malloc_unlock+0x8>)
 800622a:	f7ff bf0a 	b.w	8006042 <__retarget_lock_release_recursive>
 800622e:	bf00      	nop
 8006230:	200003b8 	.word	0x200003b8

08006234 <__ssputs_r>:
 8006234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006238:	688e      	ldr	r6, [r1, #8]
 800623a:	461f      	mov	r7, r3
 800623c:	42be      	cmp	r6, r7
 800623e:	680b      	ldr	r3, [r1, #0]
 8006240:	4682      	mov	sl, r0
 8006242:	460c      	mov	r4, r1
 8006244:	4690      	mov	r8, r2
 8006246:	d82c      	bhi.n	80062a2 <__ssputs_r+0x6e>
 8006248:	898a      	ldrh	r2, [r1, #12]
 800624a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800624e:	d026      	beq.n	800629e <__ssputs_r+0x6a>
 8006250:	6965      	ldr	r5, [r4, #20]
 8006252:	6909      	ldr	r1, [r1, #16]
 8006254:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006258:	eba3 0901 	sub.w	r9, r3, r1
 800625c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006260:	1c7b      	adds	r3, r7, #1
 8006262:	444b      	add	r3, r9
 8006264:	106d      	asrs	r5, r5, #1
 8006266:	429d      	cmp	r5, r3
 8006268:	bf38      	it	cc
 800626a:	461d      	movcc	r5, r3
 800626c:	0553      	lsls	r3, r2, #21
 800626e:	d527      	bpl.n	80062c0 <__ssputs_r+0x8c>
 8006270:	4629      	mov	r1, r5
 8006272:	f7ff ff53 	bl	800611c <_malloc_r>
 8006276:	4606      	mov	r6, r0
 8006278:	b360      	cbz	r0, 80062d4 <__ssputs_r+0xa0>
 800627a:	6921      	ldr	r1, [r4, #16]
 800627c:	464a      	mov	r2, r9
 800627e:	f000 faeb 	bl	8006858 <memcpy>
 8006282:	89a3      	ldrh	r3, [r4, #12]
 8006284:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800628c:	81a3      	strh	r3, [r4, #12]
 800628e:	6126      	str	r6, [r4, #16]
 8006290:	6165      	str	r5, [r4, #20]
 8006292:	444e      	add	r6, r9
 8006294:	eba5 0509 	sub.w	r5, r5, r9
 8006298:	6026      	str	r6, [r4, #0]
 800629a:	60a5      	str	r5, [r4, #8]
 800629c:	463e      	mov	r6, r7
 800629e:	42be      	cmp	r6, r7
 80062a0:	d900      	bls.n	80062a4 <__ssputs_r+0x70>
 80062a2:	463e      	mov	r6, r7
 80062a4:	6820      	ldr	r0, [r4, #0]
 80062a6:	4632      	mov	r2, r6
 80062a8:	4641      	mov	r1, r8
 80062aa:	f000 faab 	bl	8006804 <memmove>
 80062ae:	68a3      	ldr	r3, [r4, #8]
 80062b0:	1b9b      	subs	r3, r3, r6
 80062b2:	60a3      	str	r3, [r4, #8]
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	4433      	add	r3, r6
 80062b8:	6023      	str	r3, [r4, #0]
 80062ba:	2000      	movs	r0, #0
 80062bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062c0:	462a      	mov	r2, r5
 80062c2:	f000 fad7 	bl	8006874 <_realloc_r>
 80062c6:	4606      	mov	r6, r0
 80062c8:	2800      	cmp	r0, #0
 80062ca:	d1e0      	bne.n	800628e <__ssputs_r+0x5a>
 80062cc:	6921      	ldr	r1, [r4, #16]
 80062ce:	4650      	mov	r0, sl
 80062d0:	f7ff feb8 	bl	8006044 <_free_r>
 80062d4:	230c      	movs	r3, #12
 80062d6:	f8ca 3000 	str.w	r3, [sl]
 80062da:	89a3      	ldrh	r3, [r4, #12]
 80062dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062e0:	81a3      	strh	r3, [r4, #12]
 80062e2:	f04f 30ff 	mov.w	r0, #4294967295
 80062e6:	e7e9      	b.n	80062bc <__ssputs_r+0x88>

080062e8 <_svfiprintf_r>:
 80062e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ec:	4698      	mov	r8, r3
 80062ee:	898b      	ldrh	r3, [r1, #12]
 80062f0:	061b      	lsls	r3, r3, #24
 80062f2:	b09d      	sub	sp, #116	; 0x74
 80062f4:	4607      	mov	r7, r0
 80062f6:	460d      	mov	r5, r1
 80062f8:	4614      	mov	r4, r2
 80062fa:	d50e      	bpl.n	800631a <_svfiprintf_r+0x32>
 80062fc:	690b      	ldr	r3, [r1, #16]
 80062fe:	b963      	cbnz	r3, 800631a <_svfiprintf_r+0x32>
 8006300:	2140      	movs	r1, #64	; 0x40
 8006302:	f7ff ff0b 	bl	800611c <_malloc_r>
 8006306:	6028      	str	r0, [r5, #0]
 8006308:	6128      	str	r0, [r5, #16]
 800630a:	b920      	cbnz	r0, 8006316 <_svfiprintf_r+0x2e>
 800630c:	230c      	movs	r3, #12
 800630e:	603b      	str	r3, [r7, #0]
 8006310:	f04f 30ff 	mov.w	r0, #4294967295
 8006314:	e0d0      	b.n	80064b8 <_svfiprintf_r+0x1d0>
 8006316:	2340      	movs	r3, #64	; 0x40
 8006318:	616b      	str	r3, [r5, #20]
 800631a:	2300      	movs	r3, #0
 800631c:	9309      	str	r3, [sp, #36]	; 0x24
 800631e:	2320      	movs	r3, #32
 8006320:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006324:	f8cd 800c 	str.w	r8, [sp, #12]
 8006328:	2330      	movs	r3, #48	; 0x30
 800632a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80064d0 <_svfiprintf_r+0x1e8>
 800632e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006332:	f04f 0901 	mov.w	r9, #1
 8006336:	4623      	mov	r3, r4
 8006338:	469a      	mov	sl, r3
 800633a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800633e:	b10a      	cbz	r2, 8006344 <_svfiprintf_r+0x5c>
 8006340:	2a25      	cmp	r2, #37	; 0x25
 8006342:	d1f9      	bne.n	8006338 <_svfiprintf_r+0x50>
 8006344:	ebba 0b04 	subs.w	fp, sl, r4
 8006348:	d00b      	beq.n	8006362 <_svfiprintf_r+0x7a>
 800634a:	465b      	mov	r3, fp
 800634c:	4622      	mov	r2, r4
 800634e:	4629      	mov	r1, r5
 8006350:	4638      	mov	r0, r7
 8006352:	f7ff ff6f 	bl	8006234 <__ssputs_r>
 8006356:	3001      	adds	r0, #1
 8006358:	f000 80a9 	beq.w	80064ae <_svfiprintf_r+0x1c6>
 800635c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800635e:	445a      	add	r2, fp
 8006360:	9209      	str	r2, [sp, #36]	; 0x24
 8006362:	f89a 3000 	ldrb.w	r3, [sl]
 8006366:	2b00      	cmp	r3, #0
 8006368:	f000 80a1 	beq.w	80064ae <_svfiprintf_r+0x1c6>
 800636c:	2300      	movs	r3, #0
 800636e:	f04f 32ff 	mov.w	r2, #4294967295
 8006372:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006376:	f10a 0a01 	add.w	sl, sl, #1
 800637a:	9304      	str	r3, [sp, #16]
 800637c:	9307      	str	r3, [sp, #28]
 800637e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006382:	931a      	str	r3, [sp, #104]	; 0x68
 8006384:	4654      	mov	r4, sl
 8006386:	2205      	movs	r2, #5
 8006388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800638c:	4850      	ldr	r0, [pc, #320]	; (80064d0 <_svfiprintf_r+0x1e8>)
 800638e:	f7f9 ff27 	bl	80001e0 <memchr>
 8006392:	9a04      	ldr	r2, [sp, #16]
 8006394:	b9d8      	cbnz	r0, 80063ce <_svfiprintf_r+0xe6>
 8006396:	06d0      	lsls	r0, r2, #27
 8006398:	bf44      	itt	mi
 800639a:	2320      	movmi	r3, #32
 800639c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063a0:	0711      	lsls	r1, r2, #28
 80063a2:	bf44      	itt	mi
 80063a4:	232b      	movmi	r3, #43	; 0x2b
 80063a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063aa:	f89a 3000 	ldrb.w	r3, [sl]
 80063ae:	2b2a      	cmp	r3, #42	; 0x2a
 80063b0:	d015      	beq.n	80063de <_svfiprintf_r+0xf6>
 80063b2:	9a07      	ldr	r2, [sp, #28]
 80063b4:	4654      	mov	r4, sl
 80063b6:	2000      	movs	r0, #0
 80063b8:	f04f 0c0a 	mov.w	ip, #10
 80063bc:	4621      	mov	r1, r4
 80063be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063c2:	3b30      	subs	r3, #48	; 0x30
 80063c4:	2b09      	cmp	r3, #9
 80063c6:	d94d      	bls.n	8006464 <_svfiprintf_r+0x17c>
 80063c8:	b1b0      	cbz	r0, 80063f8 <_svfiprintf_r+0x110>
 80063ca:	9207      	str	r2, [sp, #28]
 80063cc:	e014      	b.n	80063f8 <_svfiprintf_r+0x110>
 80063ce:	eba0 0308 	sub.w	r3, r0, r8
 80063d2:	fa09 f303 	lsl.w	r3, r9, r3
 80063d6:	4313      	orrs	r3, r2
 80063d8:	9304      	str	r3, [sp, #16]
 80063da:	46a2      	mov	sl, r4
 80063dc:	e7d2      	b.n	8006384 <_svfiprintf_r+0x9c>
 80063de:	9b03      	ldr	r3, [sp, #12]
 80063e0:	1d19      	adds	r1, r3, #4
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	9103      	str	r1, [sp, #12]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	bfbb      	ittet	lt
 80063ea:	425b      	neglt	r3, r3
 80063ec:	f042 0202 	orrlt.w	r2, r2, #2
 80063f0:	9307      	strge	r3, [sp, #28]
 80063f2:	9307      	strlt	r3, [sp, #28]
 80063f4:	bfb8      	it	lt
 80063f6:	9204      	strlt	r2, [sp, #16]
 80063f8:	7823      	ldrb	r3, [r4, #0]
 80063fa:	2b2e      	cmp	r3, #46	; 0x2e
 80063fc:	d10c      	bne.n	8006418 <_svfiprintf_r+0x130>
 80063fe:	7863      	ldrb	r3, [r4, #1]
 8006400:	2b2a      	cmp	r3, #42	; 0x2a
 8006402:	d134      	bne.n	800646e <_svfiprintf_r+0x186>
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	1d1a      	adds	r2, r3, #4
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	9203      	str	r2, [sp, #12]
 800640c:	2b00      	cmp	r3, #0
 800640e:	bfb8      	it	lt
 8006410:	f04f 33ff 	movlt.w	r3, #4294967295
 8006414:	3402      	adds	r4, #2
 8006416:	9305      	str	r3, [sp, #20]
 8006418:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80064e0 <_svfiprintf_r+0x1f8>
 800641c:	7821      	ldrb	r1, [r4, #0]
 800641e:	2203      	movs	r2, #3
 8006420:	4650      	mov	r0, sl
 8006422:	f7f9 fedd 	bl	80001e0 <memchr>
 8006426:	b138      	cbz	r0, 8006438 <_svfiprintf_r+0x150>
 8006428:	9b04      	ldr	r3, [sp, #16]
 800642a:	eba0 000a 	sub.w	r0, r0, sl
 800642e:	2240      	movs	r2, #64	; 0x40
 8006430:	4082      	lsls	r2, r0
 8006432:	4313      	orrs	r3, r2
 8006434:	3401      	adds	r4, #1
 8006436:	9304      	str	r3, [sp, #16]
 8006438:	f814 1b01 	ldrb.w	r1, [r4], #1
 800643c:	4825      	ldr	r0, [pc, #148]	; (80064d4 <_svfiprintf_r+0x1ec>)
 800643e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006442:	2206      	movs	r2, #6
 8006444:	f7f9 fecc 	bl	80001e0 <memchr>
 8006448:	2800      	cmp	r0, #0
 800644a:	d038      	beq.n	80064be <_svfiprintf_r+0x1d6>
 800644c:	4b22      	ldr	r3, [pc, #136]	; (80064d8 <_svfiprintf_r+0x1f0>)
 800644e:	bb1b      	cbnz	r3, 8006498 <_svfiprintf_r+0x1b0>
 8006450:	9b03      	ldr	r3, [sp, #12]
 8006452:	3307      	adds	r3, #7
 8006454:	f023 0307 	bic.w	r3, r3, #7
 8006458:	3308      	adds	r3, #8
 800645a:	9303      	str	r3, [sp, #12]
 800645c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800645e:	4433      	add	r3, r6
 8006460:	9309      	str	r3, [sp, #36]	; 0x24
 8006462:	e768      	b.n	8006336 <_svfiprintf_r+0x4e>
 8006464:	fb0c 3202 	mla	r2, ip, r2, r3
 8006468:	460c      	mov	r4, r1
 800646a:	2001      	movs	r0, #1
 800646c:	e7a6      	b.n	80063bc <_svfiprintf_r+0xd4>
 800646e:	2300      	movs	r3, #0
 8006470:	3401      	adds	r4, #1
 8006472:	9305      	str	r3, [sp, #20]
 8006474:	4619      	mov	r1, r3
 8006476:	f04f 0c0a 	mov.w	ip, #10
 800647a:	4620      	mov	r0, r4
 800647c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006480:	3a30      	subs	r2, #48	; 0x30
 8006482:	2a09      	cmp	r2, #9
 8006484:	d903      	bls.n	800648e <_svfiprintf_r+0x1a6>
 8006486:	2b00      	cmp	r3, #0
 8006488:	d0c6      	beq.n	8006418 <_svfiprintf_r+0x130>
 800648a:	9105      	str	r1, [sp, #20]
 800648c:	e7c4      	b.n	8006418 <_svfiprintf_r+0x130>
 800648e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006492:	4604      	mov	r4, r0
 8006494:	2301      	movs	r3, #1
 8006496:	e7f0      	b.n	800647a <_svfiprintf_r+0x192>
 8006498:	ab03      	add	r3, sp, #12
 800649a:	9300      	str	r3, [sp, #0]
 800649c:	462a      	mov	r2, r5
 800649e:	4b0f      	ldr	r3, [pc, #60]	; (80064dc <_svfiprintf_r+0x1f4>)
 80064a0:	a904      	add	r1, sp, #16
 80064a2:	4638      	mov	r0, r7
 80064a4:	f3af 8000 	nop.w
 80064a8:	1c42      	adds	r2, r0, #1
 80064aa:	4606      	mov	r6, r0
 80064ac:	d1d6      	bne.n	800645c <_svfiprintf_r+0x174>
 80064ae:	89ab      	ldrh	r3, [r5, #12]
 80064b0:	065b      	lsls	r3, r3, #25
 80064b2:	f53f af2d 	bmi.w	8006310 <_svfiprintf_r+0x28>
 80064b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064b8:	b01d      	add	sp, #116	; 0x74
 80064ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064be:	ab03      	add	r3, sp, #12
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	462a      	mov	r2, r5
 80064c4:	4b05      	ldr	r3, [pc, #20]	; (80064dc <_svfiprintf_r+0x1f4>)
 80064c6:	a904      	add	r1, sp, #16
 80064c8:	4638      	mov	r0, r7
 80064ca:	f000 f879 	bl	80065c0 <_printf_i>
 80064ce:	e7eb      	b.n	80064a8 <_svfiprintf_r+0x1c0>
 80064d0:	08009920 	.word	0x08009920
 80064d4:	0800992a 	.word	0x0800992a
 80064d8:	00000000 	.word	0x00000000
 80064dc:	08006235 	.word	0x08006235
 80064e0:	08009926 	.word	0x08009926

080064e4 <_printf_common>:
 80064e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064e8:	4616      	mov	r6, r2
 80064ea:	4699      	mov	r9, r3
 80064ec:	688a      	ldr	r2, [r1, #8]
 80064ee:	690b      	ldr	r3, [r1, #16]
 80064f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064f4:	4293      	cmp	r3, r2
 80064f6:	bfb8      	it	lt
 80064f8:	4613      	movlt	r3, r2
 80064fa:	6033      	str	r3, [r6, #0]
 80064fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006500:	4607      	mov	r7, r0
 8006502:	460c      	mov	r4, r1
 8006504:	b10a      	cbz	r2, 800650a <_printf_common+0x26>
 8006506:	3301      	adds	r3, #1
 8006508:	6033      	str	r3, [r6, #0]
 800650a:	6823      	ldr	r3, [r4, #0]
 800650c:	0699      	lsls	r1, r3, #26
 800650e:	bf42      	ittt	mi
 8006510:	6833      	ldrmi	r3, [r6, #0]
 8006512:	3302      	addmi	r3, #2
 8006514:	6033      	strmi	r3, [r6, #0]
 8006516:	6825      	ldr	r5, [r4, #0]
 8006518:	f015 0506 	ands.w	r5, r5, #6
 800651c:	d106      	bne.n	800652c <_printf_common+0x48>
 800651e:	f104 0a19 	add.w	sl, r4, #25
 8006522:	68e3      	ldr	r3, [r4, #12]
 8006524:	6832      	ldr	r2, [r6, #0]
 8006526:	1a9b      	subs	r3, r3, r2
 8006528:	42ab      	cmp	r3, r5
 800652a:	dc26      	bgt.n	800657a <_printf_common+0x96>
 800652c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006530:	1e13      	subs	r3, r2, #0
 8006532:	6822      	ldr	r2, [r4, #0]
 8006534:	bf18      	it	ne
 8006536:	2301      	movne	r3, #1
 8006538:	0692      	lsls	r2, r2, #26
 800653a:	d42b      	bmi.n	8006594 <_printf_common+0xb0>
 800653c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006540:	4649      	mov	r1, r9
 8006542:	4638      	mov	r0, r7
 8006544:	47c0      	blx	r8
 8006546:	3001      	adds	r0, #1
 8006548:	d01e      	beq.n	8006588 <_printf_common+0xa4>
 800654a:	6823      	ldr	r3, [r4, #0]
 800654c:	6922      	ldr	r2, [r4, #16]
 800654e:	f003 0306 	and.w	r3, r3, #6
 8006552:	2b04      	cmp	r3, #4
 8006554:	bf02      	ittt	eq
 8006556:	68e5      	ldreq	r5, [r4, #12]
 8006558:	6833      	ldreq	r3, [r6, #0]
 800655a:	1aed      	subeq	r5, r5, r3
 800655c:	68a3      	ldr	r3, [r4, #8]
 800655e:	bf0c      	ite	eq
 8006560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006564:	2500      	movne	r5, #0
 8006566:	4293      	cmp	r3, r2
 8006568:	bfc4      	itt	gt
 800656a:	1a9b      	subgt	r3, r3, r2
 800656c:	18ed      	addgt	r5, r5, r3
 800656e:	2600      	movs	r6, #0
 8006570:	341a      	adds	r4, #26
 8006572:	42b5      	cmp	r5, r6
 8006574:	d11a      	bne.n	80065ac <_printf_common+0xc8>
 8006576:	2000      	movs	r0, #0
 8006578:	e008      	b.n	800658c <_printf_common+0xa8>
 800657a:	2301      	movs	r3, #1
 800657c:	4652      	mov	r2, sl
 800657e:	4649      	mov	r1, r9
 8006580:	4638      	mov	r0, r7
 8006582:	47c0      	blx	r8
 8006584:	3001      	adds	r0, #1
 8006586:	d103      	bne.n	8006590 <_printf_common+0xac>
 8006588:	f04f 30ff 	mov.w	r0, #4294967295
 800658c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006590:	3501      	adds	r5, #1
 8006592:	e7c6      	b.n	8006522 <_printf_common+0x3e>
 8006594:	18e1      	adds	r1, r4, r3
 8006596:	1c5a      	adds	r2, r3, #1
 8006598:	2030      	movs	r0, #48	; 0x30
 800659a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800659e:	4422      	add	r2, r4
 80065a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065a8:	3302      	adds	r3, #2
 80065aa:	e7c7      	b.n	800653c <_printf_common+0x58>
 80065ac:	2301      	movs	r3, #1
 80065ae:	4622      	mov	r2, r4
 80065b0:	4649      	mov	r1, r9
 80065b2:	4638      	mov	r0, r7
 80065b4:	47c0      	blx	r8
 80065b6:	3001      	adds	r0, #1
 80065b8:	d0e6      	beq.n	8006588 <_printf_common+0xa4>
 80065ba:	3601      	adds	r6, #1
 80065bc:	e7d9      	b.n	8006572 <_printf_common+0x8e>
	...

080065c0 <_printf_i>:
 80065c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065c4:	7e0f      	ldrb	r7, [r1, #24]
 80065c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065c8:	2f78      	cmp	r7, #120	; 0x78
 80065ca:	4691      	mov	r9, r2
 80065cc:	4680      	mov	r8, r0
 80065ce:	460c      	mov	r4, r1
 80065d0:	469a      	mov	sl, r3
 80065d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065d6:	d807      	bhi.n	80065e8 <_printf_i+0x28>
 80065d8:	2f62      	cmp	r7, #98	; 0x62
 80065da:	d80a      	bhi.n	80065f2 <_printf_i+0x32>
 80065dc:	2f00      	cmp	r7, #0
 80065de:	f000 80d4 	beq.w	800678a <_printf_i+0x1ca>
 80065e2:	2f58      	cmp	r7, #88	; 0x58
 80065e4:	f000 80c0 	beq.w	8006768 <_printf_i+0x1a8>
 80065e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065f0:	e03a      	b.n	8006668 <_printf_i+0xa8>
 80065f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065f6:	2b15      	cmp	r3, #21
 80065f8:	d8f6      	bhi.n	80065e8 <_printf_i+0x28>
 80065fa:	a101      	add	r1, pc, #4	; (adr r1, 8006600 <_printf_i+0x40>)
 80065fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006600:	08006659 	.word	0x08006659
 8006604:	0800666d 	.word	0x0800666d
 8006608:	080065e9 	.word	0x080065e9
 800660c:	080065e9 	.word	0x080065e9
 8006610:	080065e9 	.word	0x080065e9
 8006614:	080065e9 	.word	0x080065e9
 8006618:	0800666d 	.word	0x0800666d
 800661c:	080065e9 	.word	0x080065e9
 8006620:	080065e9 	.word	0x080065e9
 8006624:	080065e9 	.word	0x080065e9
 8006628:	080065e9 	.word	0x080065e9
 800662c:	08006771 	.word	0x08006771
 8006630:	08006699 	.word	0x08006699
 8006634:	0800672b 	.word	0x0800672b
 8006638:	080065e9 	.word	0x080065e9
 800663c:	080065e9 	.word	0x080065e9
 8006640:	08006793 	.word	0x08006793
 8006644:	080065e9 	.word	0x080065e9
 8006648:	08006699 	.word	0x08006699
 800664c:	080065e9 	.word	0x080065e9
 8006650:	080065e9 	.word	0x080065e9
 8006654:	08006733 	.word	0x08006733
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	1d1a      	adds	r2, r3, #4
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	602a      	str	r2, [r5, #0]
 8006660:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006664:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006668:	2301      	movs	r3, #1
 800666a:	e09f      	b.n	80067ac <_printf_i+0x1ec>
 800666c:	6820      	ldr	r0, [r4, #0]
 800666e:	682b      	ldr	r3, [r5, #0]
 8006670:	0607      	lsls	r7, r0, #24
 8006672:	f103 0104 	add.w	r1, r3, #4
 8006676:	6029      	str	r1, [r5, #0]
 8006678:	d501      	bpl.n	800667e <_printf_i+0xbe>
 800667a:	681e      	ldr	r6, [r3, #0]
 800667c:	e003      	b.n	8006686 <_printf_i+0xc6>
 800667e:	0646      	lsls	r6, r0, #25
 8006680:	d5fb      	bpl.n	800667a <_printf_i+0xba>
 8006682:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006686:	2e00      	cmp	r6, #0
 8006688:	da03      	bge.n	8006692 <_printf_i+0xd2>
 800668a:	232d      	movs	r3, #45	; 0x2d
 800668c:	4276      	negs	r6, r6
 800668e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006692:	485a      	ldr	r0, [pc, #360]	; (80067fc <_printf_i+0x23c>)
 8006694:	230a      	movs	r3, #10
 8006696:	e012      	b.n	80066be <_printf_i+0xfe>
 8006698:	682b      	ldr	r3, [r5, #0]
 800669a:	6820      	ldr	r0, [r4, #0]
 800669c:	1d19      	adds	r1, r3, #4
 800669e:	6029      	str	r1, [r5, #0]
 80066a0:	0605      	lsls	r5, r0, #24
 80066a2:	d501      	bpl.n	80066a8 <_printf_i+0xe8>
 80066a4:	681e      	ldr	r6, [r3, #0]
 80066a6:	e002      	b.n	80066ae <_printf_i+0xee>
 80066a8:	0641      	lsls	r1, r0, #25
 80066aa:	d5fb      	bpl.n	80066a4 <_printf_i+0xe4>
 80066ac:	881e      	ldrh	r6, [r3, #0]
 80066ae:	4853      	ldr	r0, [pc, #332]	; (80067fc <_printf_i+0x23c>)
 80066b0:	2f6f      	cmp	r7, #111	; 0x6f
 80066b2:	bf0c      	ite	eq
 80066b4:	2308      	moveq	r3, #8
 80066b6:	230a      	movne	r3, #10
 80066b8:	2100      	movs	r1, #0
 80066ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066be:	6865      	ldr	r5, [r4, #4]
 80066c0:	60a5      	str	r5, [r4, #8]
 80066c2:	2d00      	cmp	r5, #0
 80066c4:	bfa2      	ittt	ge
 80066c6:	6821      	ldrge	r1, [r4, #0]
 80066c8:	f021 0104 	bicge.w	r1, r1, #4
 80066cc:	6021      	strge	r1, [r4, #0]
 80066ce:	b90e      	cbnz	r6, 80066d4 <_printf_i+0x114>
 80066d0:	2d00      	cmp	r5, #0
 80066d2:	d04b      	beq.n	800676c <_printf_i+0x1ac>
 80066d4:	4615      	mov	r5, r2
 80066d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80066da:	fb03 6711 	mls	r7, r3, r1, r6
 80066de:	5dc7      	ldrb	r7, [r0, r7]
 80066e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066e4:	4637      	mov	r7, r6
 80066e6:	42bb      	cmp	r3, r7
 80066e8:	460e      	mov	r6, r1
 80066ea:	d9f4      	bls.n	80066d6 <_printf_i+0x116>
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d10b      	bne.n	8006708 <_printf_i+0x148>
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	07de      	lsls	r6, r3, #31
 80066f4:	d508      	bpl.n	8006708 <_printf_i+0x148>
 80066f6:	6923      	ldr	r3, [r4, #16]
 80066f8:	6861      	ldr	r1, [r4, #4]
 80066fa:	4299      	cmp	r1, r3
 80066fc:	bfde      	ittt	le
 80066fe:	2330      	movle	r3, #48	; 0x30
 8006700:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006704:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006708:	1b52      	subs	r2, r2, r5
 800670a:	6122      	str	r2, [r4, #16]
 800670c:	f8cd a000 	str.w	sl, [sp]
 8006710:	464b      	mov	r3, r9
 8006712:	aa03      	add	r2, sp, #12
 8006714:	4621      	mov	r1, r4
 8006716:	4640      	mov	r0, r8
 8006718:	f7ff fee4 	bl	80064e4 <_printf_common>
 800671c:	3001      	adds	r0, #1
 800671e:	d14a      	bne.n	80067b6 <_printf_i+0x1f6>
 8006720:	f04f 30ff 	mov.w	r0, #4294967295
 8006724:	b004      	add	sp, #16
 8006726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	f043 0320 	orr.w	r3, r3, #32
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	4833      	ldr	r0, [pc, #204]	; (8006800 <_printf_i+0x240>)
 8006734:	2778      	movs	r7, #120	; 0x78
 8006736:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	6829      	ldr	r1, [r5, #0]
 800673e:	061f      	lsls	r7, r3, #24
 8006740:	f851 6b04 	ldr.w	r6, [r1], #4
 8006744:	d402      	bmi.n	800674c <_printf_i+0x18c>
 8006746:	065f      	lsls	r7, r3, #25
 8006748:	bf48      	it	mi
 800674a:	b2b6      	uxthmi	r6, r6
 800674c:	07df      	lsls	r7, r3, #31
 800674e:	bf48      	it	mi
 8006750:	f043 0320 	orrmi.w	r3, r3, #32
 8006754:	6029      	str	r1, [r5, #0]
 8006756:	bf48      	it	mi
 8006758:	6023      	strmi	r3, [r4, #0]
 800675a:	b91e      	cbnz	r6, 8006764 <_printf_i+0x1a4>
 800675c:	6823      	ldr	r3, [r4, #0]
 800675e:	f023 0320 	bic.w	r3, r3, #32
 8006762:	6023      	str	r3, [r4, #0]
 8006764:	2310      	movs	r3, #16
 8006766:	e7a7      	b.n	80066b8 <_printf_i+0xf8>
 8006768:	4824      	ldr	r0, [pc, #144]	; (80067fc <_printf_i+0x23c>)
 800676a:	e7e4      	b.n	8006736 <_printf_i+0x176>
 800676c:	4615      	mov	r5, r2
 800676e:	e7bd      	b.n	80066ec <_printf_i+0x12c>
 8006770:	682b      	ldr	r3, [r5, #0]
 8006772:	6826      	ldr	r6, [r4, #0]
 8006774:	6961      	ldr	r1, [r4, #20]
 8006776:	1d18      	adds	r0, r3, #4
 8006778:	6028      	str	r0, [r5, #0]
 800677a:	0635      	lsls	r5, r6, #24
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	d501      	bpl.n	8006784 <_printf_i+0x1c4>
 8006780:	6019      	str	r1, [r3, #0]
 8006782:	e002      	b.n	800678a <_printf_i+0x1ca>
 8006784:	0670      	lsls	r0, r6, #25
 8006786:	d5fb      	bpl.n	8006780 <_printf_i+0x1c0>
 8006788:	8019      	strh	r1, [r3, #0]
 800678a:	2300      	movs	r3, #0
 800678c:	6123      	str	r3, [r4, #16]
 800678e:	4615      	mov	r5, r2
 8006790:	e7bc      	b.n	800670c <_printf_i+0x14c>
 8006792:	682b      	ldr	r3, [r5, #0]
 8006794:	1d1a      	adds	r2, r3, #4
 8006796:	602a      	str	r2, [r5, #0]
 8006798:	681d      	ldr	r5, [r3, #0]
 800679a:	6862      	ldr	r2, [r4, #4]
 800679c:	2100      	movs	r1, #0
 800679e:	4628      	mov	r0, r5
 80067a0:	f7f9 fd1e 	bl	80001e0 <memchr>
 80067a4:	b108      	cbz	r0, 80067aa <_printf_i+0x1ea>
 80067a6:	1b40      	subs	r0, r0, r5
 80067a8:	6060      	str	r0, [r4, #4]
 80067aa:	6863      	ldr	r3, [r4, #4]
 80067ac:	6123      	str	r3, [r4, #16]
 80067ae:	2300      	movs	r3, #0
 80067b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067b4:	e7aa      	b.n	800670c <_printf_i+0x14c>
 80067b6:	6923      	ldr	r3, [r4, #16]
 80067b8:	462a      	mov	r2, r5
 80067ba:	4649      	mov	r1, r9
 80067bc:	4640      	mov	r0, r8
 80067be:	47d0      	blx	sl
 80067c0:	3001      	adds	r0, #1
 80067c2:	d0ad      	beq.n	8006720 <_printf_i+0x160>
 80067c4:	6823      	ldr	r3, [r4, #0]
 80067c6:	079b      	lsls	r3, r3, #30
 80067c8:	d413      	bmi.n	80067f2 <_printf_i+0x232>
 80067ca:	68e0      	ldr	r0, [r4, #12]
 80067cc:	9b03      	ldr	r3, [sp, #12]
 80067ce:	4298      	cmp	r0, r3
 80067d0:	bfb8      	it	lt
 80067d2:	4618      	movlt	r0, r3
 80067d4:	e7a6      	b.n	8006724 <_printf_i+0x164>
 80067d6:	2301      	movs	r3, #1
 80067d8:	4632      	mov	r2, r6
 80067da:	4649      	mov	r1, r9
 80067dc:	4640      	mov	r0, r8
 80067de:	47d0      	blx	sl
 80067e0:	3001      	adds	r0, #1
 80067e2:	d09d      	beq.n	8006720 <_printf_i+0x160>
 80067e4:	3501      	adds	r5, #1
 80067e6:	68e3      	ldr	r3, [r4, #12]
 80067e8:	9903      	ldr	r1, [sp, #12]
 80067ea:	1a5b      	subs	r3, r3, r1
 80067ec:	42ab      	cmp	r3, r5
 80067ee:	dcf2      	bgt.n	80067d6 <_printf_i+0x216>
 80067f0:	e7eb      	b.n	80067ca <_printf_i+0x20a>
 80067f2:	2500      	movs	r5, #0
 80067f4:	f104 0619 	add.w	r6, r4, #25
 80067f8:	e7f5      	b.n	80067e6 <_printf_i+0x226>
 80067fa:	bf00      	nop
 80067fc:	08009931 	.word	0x08009931
 8006800:	08009942 	.word	0x08009942

08006804 <memmove>:
 8006804:	4288      	cmp	r0, r1
 8006806:	b510      	push	{r4, lr}
 8006808:	eb01 0402 	add.w	r4, r1, r2
 800680c:	d902      	bls.n	8006814 <memmove+0x10>
 800680e:	4284      	cmp	r4, r0
 8006810:	4623      	mov	r3, r4
 8006812:	d807      	bhi.n	8006824 <memmove+0x20>
 8006814:	1e43      	subs	r3, r0, #1
 8006816:	42a1      	cmp	r1, r4
 8006818:	d008      	beq.n	800682c <memmove+0x28>
 800681a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800681e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006822:	e7f8      	b.n	8006816 <memmove+0x12>
 8006824:	4402      	add	r2, r0
 8006826:	4601      	mov	r1, r0
 8006828:	428a      	cmp	r2, r1
 800682a:	d100      	bne.n	800682e <memmove+0x2a>
 800682c:	bd10      	pop	{r4, pc}
 800682e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006832:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006836:	e7f7      	b.n	8006828 <memmove+0x24>

08006838 <_sbrk_r>:
 8006838:	b538      	push	{r3, r4, r5, lr}
 800683a:	4d06      	ldr	r5, [pc, #24]	; (8006854 <_sbrk_r+0x1c>)
 800683c:	2300      	movs	r3, #0
 800683e:	4604      	mov	r4, r0
 8006840:	4608      	mov	r0, r1
 8006842:	602b      	str	r3, [r5, #0]
 8006844:	f7fb fe7a 	bl	800253c <_sbrk>
 8006848:	1c43      	adds	r3, r0, #1
 800684a:	d102      	bne.n	8006852 <_sbrk_r+0x1a>
 800684c:	682b      	ldr	r3, [r5, #0]
 800684e:	b103      	cbz	r3, 8006852 <_sbrk_r+0x1a>
 8006850:	6023      	str	r3, [r4, #0]
 8006852:	bd38      	pop	{r3, r4, r5, pc}
 8006854:	200003b4 	.word	0x200003b4

08006858 <memcpy>:
 8006858:	440a      	add	r2, r1
 800685a:	4291      	cmp	r1, r2
 800685c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006860:	d100      	bne.n	8006864 <memcpy+0xc>
 8006862:	4770      	bx	lr
 8006864:	b510      	push	{r4, lr}
 8006866:	f811 4b01 	ldrb.w	r4, [r1], #1
 800686a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800686e:	4291      	cmp	r1, r2
 8006870:	d1f9      	bne.n	8006866 <memcpy+0xe>
 8006872:	bd10      	pop	{r4, pc}

08006874 <_realloc_r>:
 8006874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006878:	4680      	mov	r8, r0
 800687a:	4614      	mov	r4, r2
 800687c:	460e      	mov	r6, r1
 800687e:	b921      	cbnz	r1, 800688a <_realloc_r+0x16>
 8006880:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006884:	4611      	mov	r1, r2
 8006886:	f7ff bc49 	b.w	800611c <_malloc_r>
 800688a:	b92a      	cbnz	r2, 8006898 <_realloc_r+0x24>
 800688c:	f7ff fbda 	bl	8006044 <_free_r>
 8006890:	4625      	mov	r5, r4
 8006892:	4628      	mov	r0, r5
 8006894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006898:	f000 f81b 	bl	80068d2 <_malloc_usable_size_r>
 800689c:	4284      	cmp	r4, r0
 800689e:	4607      	mov	r7, r0
 80068a0:	d802      	bhi.n	80068a8 <_realloc_r+0x34>
 80068a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80068a6:	d812      	bhi.n	80068ce <_realloc_r+0x5a>
 80068a8:	4621      	mov	r1, r4
 80068aa:	4640      	mov	r0, r8
 80068ac:	f7ff fc36 	bl	800611c <_malloc_r>
 80068b0:	4605      	mov	r5, r0
 80068b2:	2800      	cmp	r0, #0
 80068b4:	d0ed      	beq.n	8006892 <_realloc_r+0x1e>
 80068b6:	42bc      	cmp	r4, r7
 80068b8:	4622      	mov	r2, r4
 80068ba:	4631      	mov	r1, r6
 80068bc:	bf28      	it	cs
 80068be:	463a      	movcs	r2, r7
 80068c0:	f7ff ffca 	bl	8006858 <memcpy>
 80068c4:	4631      	mov	r1, r6
 80068c6:	4640      	mov	r0, r8
 80068c8:	f7ff fbbc 	bl	8006044 <_free_r>
 80068cc:	e7e1      	b.n	8006892 <_realloc_r+0x1e>
 80068ce:	4635      	mov	r5, r6
 80068d0:	e7df      	b.n	8006892 <_realloc_r+0x1e>

080068d2 <_malloc_usable_size_r>:
 80068d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068d6:	1f18      	subs	r0, r3, #4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	bfbc      	itt	lt
 80068dc:	580b      	ldrlt	r3, [r1, r0]
 80068de:	18c0      	addlt	r0, r0, r3
 80068e0:	4770      	bx	lr
	...

080068e4 <_init>:
 80068e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068e6:	bf00      	nop
 80068e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ea:	bc08      	pop	{r3}
 80068ec:	469e      	mov	lr, r3
 80068ee:	4770      	bx	lr

080068f0 <_fini>:
 80068f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f2:	bf00      	nop
 80068f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068f6:	bc08      	pop	{r3}
 80068f8:	469e      	mov	lr, r3
 80068fa:	4770      	bx	lr
