Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 14 07:05:38 2022
| Host         : LAPTOP-6O9MPDIM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.510        0.000                      0                  787        0.074        0.000                      0                  787        4.500        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.510        0.000                      0                  787        0.074        0.000                      0                  787        4.500        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 sev_seg_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 4.444ns (47.369%)  route 4.938ns (52.631%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.551     5.072    sev_seg_disp/CLK
    SLICE_X57Y25         FDRE                                         r  sev_seg_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sev_seg_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.365     6.893    sev_seg_disp/LED_activating_counter[1]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.017 r  sev_seg_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.716     8.733    sev_seg_disp/displayed_symbol__31[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.153     8.886 r  sev_seg_disp/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.857    10.743    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.455 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.455    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 sev_seg_disp/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 4.443ns (47.914%)  route 4.830ns (52.086%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.551     5.072    sev_seg_disp/CLK
    SLICE_X57Y25         FDRE                                         r  sev_seg_disp/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sev_seg_disp/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.351     6.879    sev_seg_disp/LED_activating_counter[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  sev_seg_disp/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.668     8.671    sev_seg_disp/displayed_symbol__31[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.148     8.819 r  sev_seg_disp/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.811    10.630    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.345 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.345    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 sev_seg_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 4.492ns (48.790%)  route 4.714ns (51.210%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.551     5.072    sev_seg_disp/CLK
    SLICE_X57Y25         FDRE                                         r  sev_seg_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sev_seg_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.365     6.893    sev_seg_disp/LED_activating_counter[1]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.017 f  sev_seg_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.542     8.559    sev_seg_disp/displayed_symbol__31[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.152     8.711 r  sev_seg_disp/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    10.519    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    14.278 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.278    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 GCD_algoritm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 4.172ns (49.457%)  route 4.263ns (50.543%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    btn_manual/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  btn_manual/n_0_150_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.051    n_0_150_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.147 r  n_0_150_BUFG_inst/O
                         net (fo=52, routed)          1.554     5.701    GCD_algoritm/CLK
    SLICE_X38Y18         FDRE                                         r  GCD_algoritm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     6.219 f  GCD_algoritm/FSM_sequential_state_reg[1]/Q
                         net (fo=43, routed)          1.940     8.159    GCD_algoritm/state[1]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.283 r  GCD_algoritm/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.323    10.607    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.136 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.136    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 sev_seg_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 4.224ns (46.833%)  route 4.795ns (53.167%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.551     5.072    sev_seg_disp/CLK
    SLICE_X57Y25         FDRE                                         r  sev_seg_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sev_seg_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.365     6.893    sev_seg_disp/LED_activating_counter[1]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.017 f  sev_seg_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.716     8.733    sev_seg_disp/displayed_symbol__31[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.857 r  sev_seg_disp/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714    10.571    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.091 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.091    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 sev_seg_disp/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 4.235ns (47.077%)  route 4.761ns (52.923%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.551     5.072    sev_seg_disp/CLK
    SLICE_X57Y25         FDRE                                         r  sev_seg_disp/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sev_seg_disp/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.351     6.879    sev_seg_disp/LED_activating_counter[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  sev_seg_disp/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.488     8.492    sev_seg_disp/displayed_symbol__31[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.616 r  sev_seg_disp/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922    10.538    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.069 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.069    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 GCD_algoritm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 4.147ns (49.585%)  route 4.216ns (50.415%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    btn_manual/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  btn_manual/n_0_150_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.051    n_0_150_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.147 r  n_0_150_BUFG_inst/O
                         net (fo=52, routed)          1.554     5.701    GCD_algoritm/CLK
    SLICE_X38Y18         FDRE                                         r  GCD_algoritm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     6.219 f  GCD_algoritm/FSM_sequential_state_reg[1]/Q
                         net (fo=43, routed)          2.094     8.313    GCD_algoritm/state[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.124     8.437 r  GCD_algoritm/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122    10.559    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.064 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.064    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 sev_seg_disp/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 4.233ns (47.429%)  route 4.692ns (52.571%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.551     5.072    sev_seg_disp/CLK
    SLICE_X57Y25         FDRE                                         r  sev_seg_disp/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sev_seg_disp/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.351     6.879    sev_seg_disp/LED_activating_counter[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  sev_seg_disp/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.668     8.671    sev_seg_disp/displayed_symbol__31[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.795 r  sev_seg_disp/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673    10.468    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.998 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.998    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 GCD_algoritm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 4.373ns (52.743%)  route 3.918ns (47.257%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    btn_manual/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  btn_manual/n_0_150_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.051    n_0_150_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.147 r  n_0_150_BUFG_inst/O
                         net (fo=52, routed)          1.554     5.701    GCD_algoritm/CLK
    SLICE_X38Y18         FDRE                                         r  GCD_algoritm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     6.219 r  GCD_algoritm/FSM_sequential_state_reg[1]/Q
                         net (fo=43, routed)          2.091     8.310    GCD_algoritm/state[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.152     8.462 r  GCD_algoritm/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.827    10.289    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    13.992 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.992    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 4.095ns (46.845%)  route 4.647ns (53.155%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -5.000ns
  Clock Path Skew:        -5.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          2.040     7.571    state[0]
    SLICE_X62Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.695 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.607    10.302    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.818 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.818    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 switches[1].input_sw/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.689%)  route 0.265ns (65.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.558     1.441    switches[1].input_sw/CLK
    SLICE_X32Y16         FDRE                                         r  switches[1].input_sw/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  switches[1].input_sw/sync_out_reg/Q
                         net (fo=4, routed)           0.265     1.848    switches[1].input_sw_n_1
    SLICE_X41Y17         FDRE                                         r  reg_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  reg_x_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.070     1.773    reg_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 switches[2].input_sw/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.808%)  route 0.264ns (65.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.558     1.441    switches[2].input_sw/CLK
    SLICE_X33Y16         FDRE                                         r  switches[2].input_sw/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  switches[2].input_sw/sync_out_reg/Q
                         net (fo=4, routed)           0.264     1.846    switches[2].input_sw_n_1
    SLICE_X42Y17         FDRE                                         r  reg_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  reg_x_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.052     1.755    reg_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 switches[6].input_sw/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.272%)  route 0.283ns (66.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.558     1.441    switches[6].input_sw/CLK
    SLICE_X33Y16         FDRE                                         r  switches[6].input_sw/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  switches[6].input_sw/sync_out_reg/Q
                         net (fo=4, routed)           0.283     1.865    switches[6].input_sw_n_1
    SLICE_X41Y20         FDRE                                         r  reg_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  reg_y_reg[6]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.072     1.772    reg_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 switches[3].input_sw/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.165%)  route 0.284ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.559     1.442    switches[3].input_sw/CLK
    SLICE_X32Y15         FDRE                                         r  switches[3].input_sw/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  switches[3].input_sw/sync_out_reg/Q
                         net (fo=4, routed)           0.284     1.867    switches[3].input_sw_n_1
    SLICE_X43Y17         FDRE                                         r  reg_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  reg_x_reg[3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.070     1.773    reg_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sw[9]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switches[9].input_sw/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.382ns (56.102%)  route 1.081ns (43.898%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    T3                                                0.000     3.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     3.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.382     4.382 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.081     5.463    switches[9].input_sw/async_in
    SLICE_X58Y36         FDRE                                         r  switches[9].input_sw/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.153    switches[9].input_sw/CLK
    SLICE_X58Y36         FDRE                                         r  switches[9].input_sw/ff1_reg/C
                         clock pessimism              0.000     5.153    
                         clock uncertainty            0.035     5.189    
    SLICE_X58Y36         FDRE (Hold_fdre_C_D)         0.180     5.369    switches[9].input_sw/ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.369    
                         arrival time                           5.463    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 switches[4].input_sw/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.515%)  route 0.280ns (66.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.559     1.442    switches[4].input_sw/CLK
    SLICE_X32Y15         FDRE                                         r  switches[4].input_sw/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  switches[4].input_sw/sync_out_reg/Q
                         net (fo=4, routed)           0.280     1.863    switches[4].input_sw_n_1
    SLICE_X41Y20         FDRE                                         r  reg_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  reg_y_reg[4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.066     1.766    reg_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 btn_first/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_displayed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.288%)  route 0.300ns (61.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.555     1.438    btn_first/CLK
    SLICE_X33Y19         FDRE                                         r  btn_first/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  btn_first/sync_out_reg/Q
                         net (fo=35, routed)          0.300     1.879    btn_first/btn_l
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.924 r  btn_first/reg_displayed[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    p_1_in[1]
    SLICE_X39Y19         FDRE                                         r  reg_displayed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  reg_displayed_reg[1]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.091     1.791    reg_displayed_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 switches[7].input_sw/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.205%)  route 0.326ns (69.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.559     1.442    switches[7].input_sw/CLK
    SLICE_X32Y15         FDRE                                         r  switches[7].input_sw/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  switches[7].input_sw/sync_out_reg/Q
                         net (fo=4, routed)           0.326     1.909    switches[7].input_sw_n_1
    SLICE_X43Y17         FDRE                                         r  reg_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  reg_x_reg[7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.072     1.775    reg_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sw[11]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switches[11].input_sw/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.393ns (55.370%)  route 1.123ns (44.630%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    R3                                                0.000     3.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     3.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.393     4.393 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.123     5.517    switches[11].input_sw/async_in
    SLICE_X58Y36         FDRE                                         r  switches[11].input_sw/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.153    switches[11].input_sw/CLK
    SLICE_X58Y36         FDRE                                         r  switches[11].input_sw/ff1_reg/C
                         clock pessimism              0.000     5.153    
                         clock uncertainty            0.035     5.189    
    SLICE_X58Y36         FDRE (Hold_fdre_C_D)         0.192     5.381    switches[11].input_sw/ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.381    
                         arrival time                           5.517    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 switches[5].input_sw/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.307%)  route 0.324ns (69.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.558     1.441    switches[5].input_sw/CLK
    SLICE_X33Y16         FDRE                                         r  switches[5].input_sw/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  switches[5].input_sw/sync_out_reg/Q
                         net (fo=4, routed)           0.324     1.906    switches[5].input_sw_n_1
    SLICE_X41Y20         FDRE                                         r  reg_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  reg_y_reg[5]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.070     1.770    reg_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  n_0_150_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y19   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y54   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y21   LED_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y18   btn_d_last_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y18   debug_mode_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y19   reg_displayed_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y20   reg_displayed_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y22   reg_displayed_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y21   LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y21   LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   btn_d_last_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   btn_d_last_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   debug_mode_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   debug_mode_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y21   LED_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y21   LED_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   btn_d_last_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   btn_d_last_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   debug_mode_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   debug_mode_reg/C



