/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_1z & celloutsig_1_7z);
  assign celloutsig_1_13z = ~(celloutsig_1_0z & celloutsig_1_4z);
  assign celloutsig_1_4z = !(in_data[102] ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_1_7z = !(celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_1z);
  assign celloutsig_1_10z = !(celloutsig_1_2z ? celloutsig_1_5z[2] : celloutsig_1_5z[4]);
  assign celloutsig_1_14z = !(celloutsig_1_5z[1] ? celloutsig_1_7z : celloutsig_1_2z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & (_00_ | celloutsig_0_1z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z[4] | _01_) & (_02_ | in_data[54]));
  assign celloutsig_1_17z = { celloutsig_1_5z[6:5], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_1z } + { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z };
  reg [3:0] _14_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _14_ <= 4'h0;
    else _14_ <= in_data[80:77];
  assign { _03_[4], _00_, _03_[2], _03_[6] } = _14_;
  reg [6:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 7'h00;
    else _15_ <= { _03_[6], celloutsig_0_1z, _03_[4], _00_, _03_[2], _03_[6], celloutsig_0_1z };
  assign { _01_, _02_, _04_[4:0] } = _15_;
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_4z, _03_[4], _00_, _03_[2], _03_[6], celloutsig_0_5z } / { 1'h1, _03_[2], _03_[6], _03_[4], _00_, _03_[2], _03_[6] };
  assign celloutsig_1_15z = { in_data[105:102], celloutsig_1_6z, celloutsig_1_11z } == { celloutsig_1_5z[2], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_6z <= { celloutsig_1_6z[2], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_4z = ! { _00_, _03_[2], _03_[4], _00_, _03_[2], _03_[6] };
  assign celloutsig_1_9z = celloutsig_1_8z & ~(celloutsig_1_7z);
  assign celloutsig_1_16z = celloutsig_1_0z & ~(celloutsig_1_9z);
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_5z } % { 1'h1, in_data[108], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[90:39] };
  assign celloutsig_1_2z = celloutsig_1_1z & celloutsig_1_0z;
  assign celloutsig_1_0z = ^ in_data[176:167];
  assign celloutsig_1_1z = ^ { in_data[183:181], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[2:1], celloutsig_1_1z } >> in_data[118:116];
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z } >> { celloutsig_1_17z[4:0], celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[126:122], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } - { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_3z = ~((in_data[118] & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_0_1z = ~((in_data[66] & _03_[4]) | (in_data[82] & _03_[2]));
  assign { _03_[5], _03_[3], _03_[1:0] } = { celloutsig_0_1z, _00_, _03_[6], celloutsig_0_1z };
  assign _04_[6:5] = { _01_, _02_ };
  assign { out_data[133:128], out_data[106:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
