<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2359pt" height="1176pt"
 viewBox="0.00 0.00 2359.00 1176.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1172)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1172 2355,-1172 2355,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=true&#10;sim_quantum=1000000000&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2331,-8 2331,-8 2337,-8 2343,-14 2343,-20 2343,-20 2343,-1148 2343,-1148 2343,-1154 2337,-1160 2331,-1160 2331,-1160 20,-1160 20,-1160 14,-1160 8,-1154 8,-1148 8,-1148 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1175.5" y="-1144.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1175.5" y="-1129.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=atomic&#10;mem_ranges=2147483648:19327352832&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=riscv&#45;spec2006&#45;O3&#45;defaultMem&#45;singleChannel&#45;bzip2&#45;test&#45;output/readfile&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2323,-16 2323,-16 2329,-16 2335,-22 2335,-28 2335,-28 2335,-1102 2335,-1102 2335,-1108 2329,-1114 2323,-1114 2323,-1114 28,-1114 28,-1114 22,-1114 16,-1108 16,-1102 16,-1102 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1175.5" y="-1098.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="1175.5" y="-1083.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M1711,-130C1711,-130 2315,-130 2315,-130 2321,-130 2327,-136 2327,-142 2327,-142 2327,-478 2327,-478 2327,-484 2321,-490 2315,-490 2315,-490 1711,-490 1711,-490 1705,-490 1699,-484 1699,-478 1699,-478 1699,-142 1699,-142 1699,-136 1705,-130 1711,-130"/>
<text text-anchor="middle" x="2013" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="2013" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleSwitchableProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_start</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1719,-138C1719,-138 2307,-138 2307,-138 2313,-138 2319,-144 2319,-150 2319,-150 2319,-432 2319,-432 2319,-438 2313,-444 2307,-444 2307,-444 1719,-444 1719,-444 1713,-444 1707,-438 1707,-432 1707,-432 1707,-150 1707,-150 1707,-144 1713,-138 1719,-138"/>
<text text-anchor="middle" x="2013" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">start </text>
<text text-anchor="middle" x="2013" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_start_core</title>
<g id="a_clust8"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decoder=board.processor.start.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.start.core.interrupts&#10;isa=board.processor.start.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.start.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.start.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.start.core.tracer&#10;width=1&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M1727,-146C1727,-146 2299,-146 2299,-146 2305,-146 2311,-152 2311,-158 2311,-158 2311,-386 2311,-386 2311,-392 2305,-398 2299,-398 2299,-398 1727,-398 1727,-398 1721,-398 1715,-392 1715,-386 1715,-386 1715,-158 1715,-158 1715,-152 1721,-146 1727,-146"/>
<text text-anchor="middle" x="2013" y="-382.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="2013" y="-367.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_start_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.start.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.start.core.mmu.itb&#10;pma_checker=board.processor.start.core.mmu.pma_checker&#10;pmp=board.processor.start.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1939,-154C1939,-154 2291,-154 2291,-154 2297,-154 2303,-160 2303,-166 2303,-166 2303,-340 2303,-340 2303,-346 2297,-352 2291,-352 2291,-352 1939,-352 1939,-352 1933,-352 1927,-346 1927,-340 1927,-340 1927,-166 1927,-166 1927,-160 1933,-154 1939,-154"/>
<text text-anchor="middle" x="2115" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2115" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_start_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.start.core.mmu.pma_checker&#10;pmp=board.processor.start.core.mmu.pmp&#10;size=64&#10;walker=board.processor.start.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2131,-162C2131,-162 2283,-162 2283,-162 2289,-162 2295,-168 2295,-174 2295,-174 2295,-294 2295,-294 2295,-300 2289,-306 2283,-306 2283,-306 2131,-306 2131,-306 2125,-306 2119,-300 2119,-294 2119,-294 2119,-174 2119,-174 2119,-168 2125,-162 2131,-162"/>
<text text-anchor="middle" x="2207" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2207" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_start_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.start.core.mmu.pma_checker&#10;pmp=board.processor.start.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.start.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2139,-170C2139,-170 2275,-170 2275,-170 2281,-170 2287,-176 2287,-182 2287,-182 2287,-248 2287,-248 2287,-254 2281,-260 2275,-260 2275,-260 2139,-260 2139,-260 2133,-260 2127,-254 2127,-248 2127,-248 2127,-182 2127,-182 2127,-176 2133,-170 2139,-170"/>
<text text-anchor="middle" x="2207" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2207" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_start_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.start.core.mmu.pma_checker&#10;pmp=board.processor.start.core.mmu.pmp&#10;size=64&#10;walker=board.processor.start.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1947,-162C1947,-162 2099,-162 2099,-162 2105,-162 2111,-168 2111,-174 2111,-174 2111,-294 2111,-294 2111,-300 2105,-306 2099,-306 2099,-306 1947,-306 1947,-306 1941,-306 1935,-300 1935,-294 1935,-294 1935,-174 1935,-174 1935,-168 1941,-162 1947,-162"/>
<text text-anchor="middle" x="2023" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2023" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_start_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.start.core.mmu.pma_checker&#10;pmp=board.processor.start.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.start.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1955,-170C1955,-170 2091,-170 2091,-170 2097,-170 2103,-176 2103,-182 2103,-182 2103,-248 2103,-248 2103,-254 2097,-260 2091,-260 2091,-260 1955,-260 1955,-260 1949,-260 1943,-254 1943,-248 1943,-248 1943,-182 1943,-182 1943,-176 1949,-170 1955,-170"/>
<text text-anchor="middle" x="2023" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2023" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust98" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust98"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M1306,-780C1306,-780 1422,-780 1422,-780 1428,-780 1434,-786 1434,-792 1434,-792 1434,-912 1434,-912 1434,-918 1428,-924 1422,-924 1422,-924 1306,-924 1306,-924 1300,-924 1294,-918 1294,-912 1294,-912 1294,-792 1294,-792 1294,-786 1300,-780 1306,-780"/>
<text text-anchor="middle" x="1364" y="-908.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="1364" y="-893.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust99" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust99"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M1344,-788C1344,-788 1397,-788 1397,-788 1403,-788 1409,-794 1409,-800 1409,-800 1409,-866 1409,-866 1409,-872 1403,-878 1397,-878 1397,-878 1344,-878 1344,-878 1338,-878 1332,-872 1332,-866 1332,-866 1332,-800 1332,-800 1332,-794 1338,-788 1344,-788"/>
<text text-anchor="middle" x="1370.5" y="-862.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="1370.5" y="-847.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust103"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M919,-24C919,-24 1679,-24 1679,-24 1685,-24 1691,-30 1691,-36 1691,-36 1691,-760 1691,-760 1691,-766 1685,-772 1679,-772 1679,-772 919,-772 919,-772 913,-772 907,-766 907,-760 907,-760 907,-36 907,-36 907,-30 913,-24 919,-24"/>
<text text-anchor="middle" x="1299" y="-756.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="1299" y="-741.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust104"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M1315,-498C1315,-498 1627,-498 1627,-498 1633,-498 1639,-504 1639,-510 1639,-510 1639,-714 1639,-714 1639,-720 1633,-726 1627,-726 1627,-726 1315,-726 1315,-726 1309,-726 1303,-720 1303,-714 1303,-714 1303,-510 1303,-510 1303,-504 1309,-498 1315,-498"/>
<text text-anchor="middle" x="1471" y="-710.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1471" y="-695.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust107"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M1505,-506C1505,-506 1619,-506 1619,-506 1625,-506 1631,-512 1631,-518 1631,-518 1631,-584 1631,-584 1631,-590 1625,-596 1619,-596 1619,-596 1505,-596 1505,-596 1499,-596 1493,-590 1493,-584 1493,-584 1493,-518 1493,-518 1493,-512 1499,-506 1505,-506"/>
<text text-anchor="middle" x="1562" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="1562" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust109"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1121,-32C1121,-32 1283,-32 1283,-32 1289,-32 1295,-38 1295,-44 1295,-44 1295,-110 1295,-110 1295,-116 1289,-122 1283,-122 1283,-122 1121,-122 1121,-122 1115,-122 1109,-116 1109,-110 1109,-110 1109,-44 1109,-44 1109,-38 1115,-32 1121,-32"/>
<text text-anchor="middle" x="1202" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="1202" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust119"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M927,-32C927,-32 1089,-32 1089,-32 1095,-32 1101,-38 1101,-44 1101,-44 1101,-110 1101,-110 1101,-116 1095,-122 1089,-122 1089,-122 927,-122 927,-122 921,-122 915,-116 915,-110 915,-110 915,-44 915,-44 915,-38 921,-32 927,-32"/>
<text text-anchor="middle" x="1008" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="1008" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_board_cache_hierarchy_l2buses</title>
<g id="a_clust129"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2buses.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2buses.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1165,-170C1165,-170 1401,-170 1401,-170 1407,-170 1413,-176 1413,-182 1413,-182 1413,-248 1413,-248 1413,-254 1407,-260 1401,-260 1401,-260 1165,-260 1165,-260 1159,-260 1153,-254 1153,-248 1153,-248 1153,-182 1153,-182 1153,-176 1159,-170 1165,-170"/>
<text text-anchor="middle" x="1283" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2buses </text>
<text text-anchor="middle" x="1283" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust132" class="cluster">
<title>cluster_board_cache_hierarchy_l2caches</title>
<g id="a_clust132"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.l2caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l2caches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1121,-506C1121,-506 1283,-506 1283,-506 1289,-506 1295,-512 1295,-518 1295,-518 1295,-584 1295,-584 1295,-590 1289,-596 1283,-596 1283,-596 1121,-596 1121,-596 1115,-596 1109,-590 1109,-584 1109,-584 1109,-518 1109,-518 1109,-512 1115,-506 1121,-506"/>
<text text-anchor="middle" x="1202" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">l2caches </text>
<text text-anchor="middle" x="1202" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust142" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1509,-32C1509,-32 1671,-32 1671,-32 1677,-32 1683,-38 1683,-44 1683,-44 1683,-110 1683,-110 1683,-116 1677,-122 1671,-122 1671,-122 1509,-122 1509,-122 1503,-122 1497,-116 1497,-110 1497,-110 1497,-44 1497,-44 1497,-38 1503,-32 1509,-32"/>
<text text-anchor="middle" x="1590" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="1590" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust148" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust148"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1315,-32C1315,-32 1477,-32 1477,-32 1483,-32 1489,-38 1489,-44 1489,-44 1489,-110 1489,-110 1489,-116 1483,-122 1477,-122 1477,-122 1315,-122 1315,-122 1309,-122 1303,-116 1303,-110 1303,-110 1303,-44 1303,-44 1303,-38 1309,-32 1315,-32"/>
<text text-anchor="middle" x="1396" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="1396" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_board_cache_hierarchy_iocache</title>
<g id="a_clust154"><a xlink:title="addr_ranges=2147483648:19327352832&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=50&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iocache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iocache.replacement_policy&#10;&#13;esponse_latency=50&#10;sequential_access=false&#10;size=1024&#10;system=board&#10;tag_latency=50&#10;tags=board.cache_hierarchy.iocache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M927,-506C927,-506 1089,-506 1089,-506 1095,-506 1101,-512 1101,-518 1101,-518 1101,-584 1101,-584 1101,-590 1095,-596 1089,-596 1089,-596 927,-596 927,-596 921,-596 915,-590 915,-584 915,-584 915,-518 915,-518 915,-512 921,-506 927,-506"/>
<text text-anchor="middle" x="1008" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">iocache </text>
<text text-anchor="middle" x="1008" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: Cache</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_board_platform</title>
<g id="a_clust161"><a xlink:title="clint=board.platform.clint&#10;eventq_index=0&#10;plic=board.platform.plic&#10;system=board&#10;uart_int_id=10">
<path fill="#bab6ae" stroke="#000000" d="M778,-780C778,-780 1214,-780 1214,-780 1220,-780 1226,-786 1226,-792 1226,-792 1226,-1056 1226,-1056 1226,-1062 1220,-1068 1214,-1068 1214,-1068 778,-1068 778,-1068 772,-1068 766,-1062 766,-1056 766,-1056 766,-792 766,-792 766,-786 772,-780 778,-780"/>
<text text-anchor="middle" x="996" y="-1052.8" font-family="Arial" font-size="14.00" fill="#000000">platform </text>
<text text-anchor="middle" x="996" y="-1037.8" font-family="Arial" font-size="14.00" fill="#000000">: HiFive</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_board_platform_clint</title>
<g id="a_clust162"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_threads=1&#10;pio_addr=33554432&#10;pio_latency=100000&#10;pio_size=49152&#10;power_model=&#10;power_state=board.platform.clint.power_state&#10;system=board">
<path fill="#c7a793" stroke="#000000" d="M1086,-788C1086,-788 1206,-788 1206,-788 1212,-788 1218,-794 1218,-800 1218,-800 1218,-866 1218,-866 1218,-872 1212,-878 1206,-878 1206,-878 1086,-878 1086,-878 1080,-878 1074,-872 1074,-866 1074,-866 1074,-800 1074,-800 1074,-794 1080,-788 1086,-788"/>
<text text-anchor="middle" x="1146" y="-862.8" font-family="Arial" font-size="14.00" fill="#000000">clint </text>
<text text-anchor="middle" x="1146" y="-847.8" font-family="Arial" font-size="14.00" fill="#000000">: Clint</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_board_platform_plic</title>
<g id="a_clust164"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;_contexts=2&#10;&#10;_src=21&#10;pio_addr=201326592&#10;pio_latency=100000&#10;pio_size=67108864&#10;power_model=&#10;power_state=board.platform.plic.power_state&#10;system=board">
<path fill="#c7a793" stroke="#000000" d="M1067,-932C1067,-932 1113,-932 1113,-932 1119,-932 1125,-938 1125,-944 1125,-944 1125,-1010 1125,-1010 1125,-1016 1119,-1022 1113,-1022 1113,-1022 1067,-1022 1067,-1022 1061,-1022 1055,-1016 1055,-1010 1055,-1010 1055,-944 1055,-944 1055,-938 1061,-932 1067,-932"/>
<text text-anchor="middle" x="1090" y="-1006.8" font-family="Arial" font-size="14.00" fill="#000000">plic </text>
<text text-anchor="middle" x="1090" y="-991.8" font-family="Arial" font-size="14.00" fill="#000000">: Plic</text>
</a>
</g>
</g>
<g id="clust166" class="cluster">
<title>cluster_board_platform_pci_host</title>
<g id="a_clust166"><a xlink:title="clk_domain=board.clk_domain&#10;conf_base=805306368&#10;conf_device_bits=12&#10;conf_size=268435456&#10;eventq_index=0&#10;int_base=16&#10;int_count=4&#10;pci_dma_base=0&#10;pci_mem_base=1073741824&#10;pci_pio_base=788529152&#10;platform=board.platform&#10;power_model=&#10;power_state=board.platform.pci_host.power_state&#10;system=board">
<path fill="#c7a793" stroke="#000000" d="M907,-932C907,-932 1035,-932 1035,-932 1041,-932 1047,-938 1047,-944 1047,-944 1047,-1010 1047,-1010 1047,-1016 1041,-1022 1035,-1022 1035,-1022 907,-1022 907,-1022 901,-1022 895,-1016 895,-1010 895,-1010 895,-944 895,-944 895,-938 901,-932 907,-932"/>
<text text-anchor="middle" x="971" y="-1006.8" font-family="Arial" font-size="14.00" fill="#000000">pci_host </text>
<text text-anchor="middle" x="971" y="-991.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericRiscvPciHost</text>
</a>
</g>
</g>
<g id="clust168" class="cluster">
<title>cluster_board_platform_uart</title>
<g id="a_clust168"><a xlink:title="clk_domain=board.clk_domain&#10;device=board.platform.terminal&#10;eventq_index=0&#10;pio_addr=268435456&#10;pio_latency=100000&#10;pio_size=8&#10;platform=board.platform&#10;power_model=&#10;power_state=board.platform.uart.power_state&#10;system=board">
<path fill="#c7a793" stroke="#000000" d="M786,-932C786,-932 875,-932 875,-932 881,-932 887,-938 887,-944 887,-944 887,-1010 887,-1010 887,-1016 881,-1022 875,-1022 875,-1022 786,-1022 786,-1022 780,-1022 774,-1016 774,-1010 774,-1010 774,-944 774,-944 774,-938 780,-932 786,-932"/>
<text text-anchor="middle" x="830.5" y="-1006.8" font-family="Arial" font-size="14.00" fill="#000000">uart </text>
<text text-anchor="middle" x="830.5" y="-991.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvUart8250</text>
</a>
</g>
</g>
<g id="clust171" class="cluster">
<title>cluster_board_platform_rtc</title>
<g id="a_clust171"><a xlink:title="bcd=false&#10;eventq_index=0&#10;frequency=10000&#10;time=Sun Jan &#160;1 00:00:00 2012">
<path fill="#9f9c95" stroke="#000000" d="M1145,-932C1145,-932 1206,-932 1206,-932 1212,-932 1218,-938 1218,-944 1218,-944 1218,-1010 1218,-1010 1218,-1016 1212,-1022 1206,-1022 1206,-1022 1145,-1022 1145,-1022 1139,-1022 1133,-1016 1133,-1010 1133,-1010 1133,-944 1133,-944 1133,-938 1139,-932 1145,-932"/>
<text text-anchor="middle" x="1175.5" y="-1006.8" font-family="Arial" font-size="14.00" fill="#000000">rtc </text>
<text text-anchor="middle" x="1175.5" y="-991.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvRTC</text>
</a>
</g>
</g>
<g id="clust172" class="cluster">
<title>cluster_board_iobus</title>
<g id="a_clust172"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=1&#10;frontend_latency=2&#10;header_latency=1&#10;power_model=&#10;power_state=board.iobus.power_state&#10;&#13;esponse_latency=2&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M321,-498C321,-498 633,-498 633,-498 639,-498 645,-504 645,-510 645,-510 645,-714 645,-714 645,-720 639,-726 633,-726 633,-726 321,-726 321,-726 315,-726 309,-720 309,-714 309,-714 309,-510 309,-510 309,-504 315,-498 321,-498"/>
<text text-anchor="middle" x="477" y="-710.8" font-family="Arial" font-size="14.00" fill="#000000">iobus </text>
<text text-anchor="middle" x="477" y="-695.8" font-family="Arial" font-size="14.00" fill="#000000">: IOXBar</text>
</a>
</g>
</g>
<g id="clust174" class="cluster">
<title>cluster_board_iobus_badaddr_responder</title>
<g id="a_clust174"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.iobus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M511,-506C511,-506 625,-506 625,-506 631,-506 637,-512 637,-518 637,-518 637,-584 637,-584 637,-590 631,-596 625,-596 625,-596 511,-596 511,-596 505,-596 499,-590 499,-584 499,-584 499,-518 499,-518 499,-512 505,-506 511,-506"/>
<text text-anchor="middle" x="568" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="568" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust176" class="cluster">
<title>cluster_board_disk</title>
<g id="a_clust176"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;interrupt_id=8&#10;pio_addr=268468224&#10;pio_latency=100000&#10;pio_size=4096&#10;platform=board.platform&#10;power_model=&#10;power_state=board.disk.power_state&#10;system=board&#10;vio=board.disk.vio">
<path fill="#c7a793" stroke="#000000" d="M186,-506C186,-506 289,-506 289,-506 295,-506 301,-512 301,-518 301,-518 301,-584 301,-584 301,-590 295,-596 289,-596 289,-596 186,-596 186,-596 180,-596 174,-590 174,-584 174,-584 174,-518 174,-518 174,-512 180,-506 186,-506"/>
<text text-anchor="middle" x="237.5" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">disk </text>
<text text-anchor="middle" x="237.5" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMmioVirtIO</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_board_rng</title>
<g id="a_clust181"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;interrupt_id=8&#10;pio_addr=268464128&#10;pio_latency=100000&#10;pio_size=4096&#10;platform=board.platform&#10;power_model=&#10;power_state=board.rng.power_state&#10;system=board&#10;vio=board.rng.vio">
<path fill="#c7a793" stroke="#000000" d="M451,-788C451,-788 554,-788 554,-788 560,-788 566,-794 566,-800 566,-800 566,-866 566,-866 566,-872 560,-878 554,-878 554,-878 451,-878 451,-878 445,-878 439,-872 439,-866 439,-866 439,-800 439,-800 439,-794 445,-788 451,-788"/>
<text text-anchor="middle" x="502.5" y="-862.8" font-family="Arial" font-size="14.00" fill="#000000">rng </text>
<text text-anchor="middle" x="502.5" y="-847.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMmioVirtIO</text>
</a>
</g>
</g>
<g id="clust184" class="cluster">
<title>cluster_board_ethernet</title>
<g id="a_clust184"><a xlink:title="BAR0=board.ethernet.BAR0&#10;BAR1=board.ethernet.BAR1&#10;BAR2=board.ethernet.BAR2&#10;BAR3=board.ethernet.BAR3&#10;BAR4=board.ethernet.BAR4&#10;BAR5=board.ethernet.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=2&#10;Command=0&#10;DeviceID=4213&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=1&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=255&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=0&#10;Revision=0&#10;Status=0&#10;SubClassCode=0&#10;SubsystemID=4104&#10;SubsystemVendorID=32902&#10;VendorID=32902&#10;clk_domain=board.clk_domain&#10;config_latency=20000&#10;eventq_index=0&#10;fetch_comp_delay=10000&#10;fetch_delay=10000&#10;hardware_address=00:90:00:00:00:01&#10;host=board.platform.pci_host&#10;pci_bus=0&#10;pci_dev=0&#10;pci_func=0&#10;phy_epid=896&#10;phy_pid=680&#10;pio_latency=30000&#10;power_model=&#10;power_state=board.ethernet.power_state&#10;&#13;x_desc_cache_size=64&#10;&#13;x_fifo_size=393216&#10;&#13;x_write_delay=0&#10;sid=0&#10;ssid=0&#10;system=board&#10;tx_desc_cache_size=64&#10;tx_fifo_size=393216&#10;tx_read_delay=0&#10;wb_comp_delay=10000&#10;wb_delay=10000">
<path fill="#c7a793" stroke="#000000" d="M36,-506C36,-506 154,-506 154,-506 160,-506 166,-512 166,-518 166,-518 166,-584 166,-584 166,-590 160,-596 154,-596 154,-596 36,-596 36,-596 30,-596 24,-590 24,-584 24,-584 24,-518 24,-518 24,-512 30,-506 36,-506"/>
<text text-anchor="middle" x="95" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">ethernet </text>
<text text-anchor="middle" x="95" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: IGbE_e1000</text>
</a>
</g>
</g>
<g id="clust192" class="cluster">
<title>cluster_board_bridge</title>
<g id="a_clust192"><a xlink:title="clk_domain=board.clk_domain&#10;delay=10000&#10;eventq_index=0&#10;power_model=&#10;power_state=board.bridge.power_state&#10;&#13;anges=268435456:268435464 268468224:268472320 268464128:268468224 788529152:805306368 805306368:1073741824 1073741824:1610612736&#10;&#13;eq_size=16&#10;&#13;esp_size=16">
<path fill="#bab6ae" stroke="#000000" d="M665,-506C665,-506 887,-506 887,-506 893,-506 899,-512 899,-518 899,-518 899,-584 899,-584 899,-590 893,-596 887,-596 887,-596 665,-596 665,-596 659,-596 653,-590 653,-584 653,-584 653,-518 653,-518 653,-512 659,-506 665,-506"/>
<text text-anchor="middle" x="776" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">bridge </text>
<text text-anchor="middle" x="776" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: Bridge</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1534.5,-832C1534.5,-832 1467.5,-832 1467.5,-832 1461.5,-832 1455.5,-826 1455.5,-820 1455.5,-820 1455.5,-808 1455.5,-808 1455.5,-802 1461.5,-796 1467.5,-796 1467.5,-796 1534.5,-796 1534.5,-796 1540.5,-796 1546.5,-802 1546.5,-808 1546.5,-808 1546.5,-820 1546.5,-820 1546.5,-826 1540.5,-832 1534.5,-832"/>
<text text-anchor="middle" x="1501" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node7" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1543,-680C1543,-680 1459,-680 1459,-680 1453,-680 1447,-674 1447,-668 1447,-668 1447,-656 1447,-656 1447,-650 1453,-644 1459,-644 1459,-644 1543,-644 1543,-644 1549,-644 1555,-650 1555,-656 1555,-656 1555,-668 1555,-668 1555,-674 1549,-680 1543,-680"/>
<text text-anchor="middle" x="1501" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1501,-795.79C1501,-769.91 1501,-720.73 1501,-690.03"/>
<polygon fill="black" stroke="black" points="1504.5,-690.01 1501,-680.01 1497.5,-690.01 1504.5,-690.01"/>
</g>
<!-- board_processor_start_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_start_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1907,-214C1907,-214 1845,-214 1845,-214 1839,-214 1833,-208 1833,-202 1833,-202 1833,-190 1833,-190 1833,-184 1839,-178 1845,-178 1845,-178 1907,-178 1907,-178 1913,-178 1919,-184 1919,-190 1919,-190 1919,-202 1919,-202 1919,-208 1913,-214 1907,-214"/>
<text text-anchor="middle" x="1876" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node11" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1274.5,-76C1274.5,-76 1227.5,-76 1227.5,-76 1221.5,-76 1215.5,-70 1215.5,-64 1215.5,-64 1215.5,-52 1215.5,-52 1215.5,-46 1221.5,-40 1227.5,-40 1227.5,-40 1274.5,-40 1274.5,-40 1280.5,-40 1286.5,-46 1286.5,-52 1286.5,-52 1286.5,-64 1286.5,-64 1286.5,-70 1280.5,-76 1274.5,-76"/>
<text text-anchor="middle" x="1251" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_start_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_start_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M1867.83,-177.84C1859.32,-162.17 1844.37,-139.98 1824,-130 1797.81,-117.16 1325.04,-135.15 1299,-122 1283.54,-114.2 1271.68,-98.82 1263.61,-85.22"/>
<polygon fill="black" stroke="black" points="1266.53,-83.26 1258.63,-76.2 1260.4,-86.64 1266.53,-83.26"/>
</g>
<!-- board_processor_start_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_start_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1802.5,-214C1802.5,-214 1735.5,-214 1735.5,-214 1729.5,-214 1723.5,-208 1723.5,-202 1723.5,-202 1723.5,-190 1723.5,-190 1723.5,-184 1729.5,-178 1735.5,-178 1735.5,-178 1802.5,-178 1802.5,-178 1808.5,-178 1814.5,-184 1814.5,-190 1814.5,-190 1814.5,-202 1814.5,-202 1814.5,-208 1808.5,-214 1802.5,-214"/>
<text text-anchor="middle" x="1769" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node13" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1080.5,-76C1080.5,-76 1033.5,-76 1033.5,-76 1027.5,-76 1021.5,-70 1021.5,-64 1021.5,-64 1021.5,-52 1021.5,-52 1021.5,-46 1027.5,-40 1033.5,-40 1033.5,-40 1080.5,-40 1080.5,-40 1086.5,-40 1092.5,-46 1092.5,-52 1092.5,-52 1092.5,-64 1092.5,-64 1092.5,-70 1086.5,-76 1080.5,-76"/>
<text text-anchor="middle" x="1057" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_start_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_start_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M1723.49,-184.23C1656.72,-168.96 1528.1,-141.61 1417,-130 1399.75,-128.2 1120.44,-129.89 1105,-122 1089.58,-114.12 1077.72,-98.74 1069.64,-85.16"/>
<polygon fill="black" stroke="black" points="1072.56,-83.21 1064.66,-76.15 1066.44,-86.59 1072.56,-83.21"/>
</g>
<!-- board_processor_start_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_start_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2177,-214C2177,-214 2147,-214 2147,-214 2141,-214 2135,-208 2135,-202 2135,-202 2135,-190 2135,-190 2135,-184 2141,-178 2147,-178 2147,-178 2177,-178 2177,-178 2183,-178 2189,-184 2189,-190 2189,-190 2189,-202 2189,-202 2189,-208 2183,-214 2177,-214"/>
<text text-anchor="middle" x="2162" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1662.5,-76C1662.5,-76 1615.5,-76 1615.5,-76 1609.5,-76 1603.5,-70 1603.5,-64 1603.5,-64 1603.5,-52 1603.5,-52 1603.5,-46 1609.5,-40 1615.5,-40 1615.5,-40 1662.5,-40 1662.5,-40 1668.5,-40 1674.5,-46 1674.5,-52 1674.5,-52 1674.5,-64 1674.5,-64 1674.5,-70 1668.5,-76 1662.5,-76"/>
<text text-anchor="middle" x="1639" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_start_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_start_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M2152.41,-177.85C2142.95,-162.65 2127,-141.18 2107,-130 2034.95,-89.74 1787.88,-68.95 1684.77,-61.86"/>
<polygon fill="black" stroke="black" points="1684.88,-58.36 1674.67,-61.18 1684.41,-65.34 1684.88,-58.36"/>
</g>
<!-- board_processor_start_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_start_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1993,-214C1993,-214 1963,-214 1963,-214 1957,-214 1951,-208 1951,-202 1951,-202 1951,-190 1951,-190 1951,-184 1957,-178 1963,-178 1963,-178 1993,-178 1993,-178 1999,-178 2005,-184 2005,-190 2005,-190 2005,-202 2005,-202 2005,-208 1999,-214 1993,-214"/>
<text text-anchor="middle" x="1978" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1468.5,-76C1468.5,-76 1421.5,-76 1421.5,-76 1415.5,-76 1409.5,-70 1409.5,-64 1409.5,-64 1409.5,-52 1409.5,-52 1409.5,-46 1415.5,-40 1421.5,-40 1421.5,-40 1468.5,-40 1468.5,-40 1474.5,-40 1480.5,-46 1480.5,-52 1480.5,-52 1480.5,-64 1480.5,-64 1480.5,-70 1474.5,-76 1468.5,-76"/>
<text text-anchor="middle" x="1445" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_start_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_start_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1975.01,-177.82C1971.33,-162.38 1963.4,-140.55 1947,-130 1925.79,-116.35 1515.51,-133.39 1493,-122 1477.55,-114.18 1465.69,-98.81 1457.62,-85.2"/>
<polygon fill="black" stroke="black" points="1460.54,-83.25 1452.64,-76.19 1454.41,-86.63 1460.54,-83.25"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node6" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1385,-832C1385,-832 1355,-832 1355,-832 1349,-832 1343,-826 1343,-820 1343,-820 1343,-808 1343,-808 1343,-802 1349,-796 1355,-796 1355,-796 1385,-796 1385,-796 1391,-796 1397,-802 1397,-808 1397,-808 1397,-820 1397,-820 1397,-826 1391,-832 1385,-832"/>
<text text-anchor="middle" x="1370" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node8" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1417,-680C1417,-680 1323,-680 1323,-680 1317,-680 1311,-674 1311,-668 1311,-668 1311,-656 1311,-656 1311,-650 1317,-644 1323,-644 1323,-644 1417,-644 1417,-644 1423,-644 1429,-650 1429,-656 1429,-656 1429,-668 1429,-668 1429,-674 1423,-680 1417,-680"/>
<text text-anchor="middle" x="1370" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1370,-785.73C1370,-754.94 1370,-705.77 1370,-680.01"/>
<polygon fill="black" stroke="black" points="1366.5,-785.79 1370,-795.79 1373.5,-785.79 1366.5,-785.79"/>
</g>
<!-- board_cache_hierarchy_l2caches_mem_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1185,-550C1185,-550 1129,-550 1129,-550 1123,-550 1117,-544 1117,-538 1117,-538 1117,-526 1117,-526 1117,-520 1123,-514 1129,-514 1129,-514 1185,-514 1185,-514 1191,-514 1197,-520 1197,-526 1197,-526 1197,-538 1197,-538 1197,-544 1191,-550 1185,-550"/>
<text text-anchor="middle" x="1157" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side -->
<g id="edge8" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side</title>
<path fill="none" stroke="black" d="M1436.89,-643.9C1333.55,-621.48 1293.56,-649.36 1207,-596 1188.93,-584.86 1174.69,-564.74 1166.11,-550.23"/>
<polygon fill="black" stroke="black" points="1436.23,-647.33 1446.76,-646.15 1437.78,-640.51 1436.23,-647.33"/>
</g>
<!-- board_cache_hierarchy_iocache_mem_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_iocache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1081,-550C1081,-550 1025,-550 1025,-550 1019,-550 1013,-544 1013,-538 1013,-538 1013,-526 1013,-526 1013,-520 1019,-514 1025,-514 1025,-514 1081,-514 1081,-514 1087,-514 1093,-520 1093,-526 1093,-526 1093,-538 1093,-538 1093,-544 1087,-550 1081,-550"/>
<text text-anchor="middle" x="1053" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iocache_mem_side -->
<g id="edge7" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iocache_mem_side</title>
<path fill="none" stroke="black" d="M1436.93,-643.98C1289.1,-616.12 1232.56,-667.68 1105,-596 1086.08,-585.37 1071.2,-564.94 1062.29,-550.23"/>
<polygon fill="black" stroke="black" points="1436.31,-647.42 1446.8,-645.93 1437.67,-640.56 1436.31,-647.42"/>
</g>
<!-- board_bridge_cpu_side_port -->
<g id="node40" class="node">
<title>board_bridge_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M878.5,-550C878.5,-550 801.5,-550 801.5,-550 795.5,-550 789.5,-544 789.5,-538 789.5,-538 789.5,-526 789.5,-526 789.5,-520 795.5,-514 801.5,-514 801.5,-514 878.5,-514 878.5,-514 884.5,-514 890.5,-520 890.5,-526 890.5,-526 890.5,-538 890.5,-538 890.5,-544 884.5,-550 878.5,-550"/>
<text text-anchor="middle" x="840" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports&#45;&gt;board_bridge_cpu_side_port -->
<g id="edge9" class="edge">
<title>board_cache_hierarchy_membus_mem_side_ports&#45;&gt;board_bridge_cpu_side_port</title>
<path fill="none" stroke="black" d="M1310.59,-656.86C1203.09,-648.67 980.94,-628.35 911,-596 891.87,-587.15 874.13,-571.42 861.17,-557.89"/>
<polygon fill="black" stroke="black" points="863.47,-555.22 854.12,-550.25 858.33,-559.97 863.47,-555.22"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node9" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M1618.5,-680C1618.5,-680 1585.5,-680 1585.5,-680 1579.5,-680 1573.5,-674 1573.5,-668 1573.5,-668 1573.5,-656 1573.5,-656 1573.5,-650 1579.5,-644 1585.5,-644 1585.5,-644 1618.5,-644 1618.5,-644 1624.5,-644 1630.5,-650 1630.5,-656 1630.5,-656 1630.5,-668 1630.5,-668 1630.5,-674 1624.5,-680 1618.5,-680"/>
<text text-anchor="middle" x="1602" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1611,-550C1611,-550 1581,-550 1581,-550 1575,-550 1569,-544 1569,-538 1569,-538 1569,-526 1569,-526 1569,-520 1575,-514 1581,-514 1581,-514 1611,-514 1611,-514 1617,-514 1623,-520 1623,-526 1623,-526 1623,-538 1623,-538 1623,-544 1617,-550 1611,-550"/>
<text text-anchor="middle" x="1596" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M1601.19,-643.74C1600.19,-622.36 1598.47,-585.69 1597.29,-560.44"/>
<polygon fill="black" stroke="black" points="1600.78,-560.22 1596.82,-550.4 1593.79,-560.55 1600.78,-560.22"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node12" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1185,-76C1185,-76 1129,-76 1129,-76 1123,-76 1117,-70 1117,-64 1117,-64 1117,-52 1117,-52 1117,-46 1123,-40 1129,-40 1129,-40 1185,-40 1185,-40 1191,-40 1197,-46 1197,-52 1197,-52 1197,-64 1197,-64 1197,-70 1191,-76 1185,-76"/>
<text text-anchor="middle" x="1157" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M991,-76C991,-76 935,-76 935,-76 929,-76 923,-70 923,-64 923,-64 923,-52 923,-52 923,-46 929,-40 935,-40 935,-40 991,-40 991,-40 997,-40 1003,-46 1003,-52 1003,-52 1003,-64 1003,-64 1003,-70 997,-76 991,-76"/>
<text text-anchor="middle" x="963" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l2buses_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1393,-214C1393,-214 1309,-214 1309,-214 1303,-214 1297,-208 1297,-202 1297,-202 1297,-190 1297,-190 1297,-184 1303,-178 1309,-178 1309,-178 1393,-178 1393,-178 1399,-178 1405,-184 1405,-190 1405,-190 1405,-202 1405,-202 1405,-208 1399,-214 1393,-214"/>
<text text-anchor="middle" x="1351" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M1333.71,-169.85C1322.46,-155.61 1306.46,-138.91 1288,-130 1255.42,-114.27 1238.76,-139.32 1207,-122 1188.12,-111.71 1173.86,-91 1165.5,-76.13"/>
<polygon fill="black" stroke="black" points="1330.96,-172 1339.78,-177.87 1336.54,-167.78 1330.96,-172"/>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M1334.14,-169.66C1322.95,-155.19 1306.87,-138.32 1288,-130 1260.03,-117.67 1040.33,-135.69 1013,-122 993.65,-112.3 979.4,-91.25 971.17,-76.15"/>
<polygon fill="black" stroke="black" points="1331.4,-171.84 1340.15,-177.82 1337.04,-167.69 1331.4,-171.84"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1573,-76C1573,-76 1517,-76 1517,-76 1511,-76 1505,-70 1505,-64 1505,-64 1505,-52 1505,-52 1505,-46 1511,-40 1517,-40 1517,-40 1573,-40 1573,-40 1579,-40 1585,-46 1585,-52 1585,-52 1585,-64 1585,-64 1585,-70 1579,-76 1573,-76"/>
<text text-anchor="middle" x="1545" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M1404.29,-173.84C1432.33,-161.22 1466.33,-143.47 1493,-122 1509.35,-108.84 1524.17,-89.84 1533.77,-76.15"/>
<polygon fill="black" stroke="black" points="1402.77,-170.69 1395.03,-177.92 1405.59,-177.09 1402.77,-170.69"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1379,-76C1379,-76 1323,-76 1323,-76 1317,-76 1311,-70 1311,-64 1311,-64 1311,-52 1311,-52 1311,-46 1317,-40 1323,-40 1323,-40 1379,-40 1379,-40 1385,-40 1391,-46 1391,-52 1391,-52 1391,-64 1391,-64 1391,-70 1385,-76 1379,-76"/>
<text text-anchor="middle" x="1351" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M1351,-167.69C1351,-140.35 1351,-99.11 1351,-76.08"/>
<polygon fill="black" stroke="black" points="1347.5,-167.78 1351,-177.78 1354.5,-167.78 1347.5,-167.78"/>
</g>
<!-- board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1267,-214C1267,-214 1173,-214 1173,-214 1167,-214 1161,-208 1161,-202 1161,-202 1161,-190 1161,-190 1161,-184 1167,-178 1173,-178 1173,-178 1267,-178 1267,-178 1273,-178 1279,-184 1279,-190 1279,-190 1279,-202 1279,-202 1279,-208 1273,-214 1267,-214"/>
<text text-anchor="middle" x="1220" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l2caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1274.5,-550C1274.5,-550 1227.5,-550 1227.5,-550 1221.5,-550 1215.5,-544 1215.5,-538 1215.5,-538 1215.5,-526 1215.5,-526 1215.5,-520 1221.5,-514 1227.5,-514 1227.5,-514 1274.5,-514 1274.5,-514 1280.5,-514 1286.5,-520 1286.5,-526 1286.5,-526 1286.5,-538 1286.5,-538 1286.5,-544 1280.5,-550 1274.5,-550"/>
<text text-anchor="middle" x="1251" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="none" stroke="black" d="M1248.49,-503.91C1242.34,-437.69 1226.69,-269.05 1221.61,-214.39"/>
<polygon fill="black" stroke="black" points="1245.01,-504.34 1249.42,-513.98 1251.98,-503.7 1245.01,-504.34"/>
</g>
<!-- board_cache_hierarchy_iocache_cpu_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_iocache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M982.5,-550C982.5,-550 935.5,-550 935.5,-550 929.5,-550 923.5,-544 923.5,-538 923.5,-538 923.5,-526 923.5,-526 923.5,-520 929.5,-514 935.5,-514 935.5,-514 982.5,-514 982.5,-514 988.5,-514 994.5,-520 994.5,-526 994.5,-526 994.5,-538 994.5,-538 994.5,-544 988.5,-550 982.5,-550"/>
<text text-anchor="middle" x="959" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_platform_clint_int_pin -->
<g id="node25" class="node">
<title>board_platform_clint_int_pin</title>
<path fill="#9f8575" stroke="#000000" d="M1198,-832C1198,-832 1166,-832 1166,-832 1160,-832 1154,-826 1154,-820 1154,-820 1154,-808 1154,-808 1154,-802 1160,-796 1166,-796 1166,-796 1198,-796 1198,-796 1204,-796 1210,-802 1210,-808 1210,-808 1210,-820 1210,-820 1210,-826 1204,-832 1198,-832"/>
<text text-anchor="middle" x="1182" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">int_pin</text>
</g>
<!-- board_platform_clint_pio -->
<g id="node26" class="node">
<title>board_platform_clint_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1124,-832C1124,-832 1094,-832 1094,-832 1088,-832 1082,-826 1082,-820 1082,-820 1082,-808 1082,-808 1082,-802 1088,-796 1094,-796 1094,-796 1124,-796 1124,-796 1130,-796 1136,-802 1136,-808 1136,-808 1136,-820 1136,-820 1136,-826 1130,-832 1124,-832"/>
<text text-anchor="middle" x="1109" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_platform_clint_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge16" class="edge">
<title>board_platform_clint_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1133.26,-789.2C1137.06,-785.94 1141.04,-782.77 1145,-780 1205.42,-737.71 1283.1,-700.67 1329.58,-680.12"/>
<polygon fill="black" stroke="black" points="1130.9,-786.63 1125.8,-795.91 1135.57,-791.83 1130.9,-786.63"/>
</g>
<!-- board_platform_plic_pio -->
<g id="node27" class="node">
<title>board_platform_plic_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1105,-976C1105,-976 1075,-976 1075,-976 1069,-976 1063,-970 1063,-964 1063,-964 1063,-952 1063,-952 1063,-946 1069,-940 1075,-940 1075,-940 1105,-940 1105,-940 1111,-940 1117,-946 1117,-952 1117,-952 1117,-964 1117,-964 1117,-970 1111,-976 1105,-976"/>
<text text-anchor="middle" x="1090" y="-954.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_platform_plic_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge17" class="edge">
<title>board_platform_plic_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1072.36,-930.56C1071.42,-928.4 1070.62,-926.2 1070,-924 1052.78,-862.36 1033.89,-832.84 1070,-780 1124.01,-700.96 1240.01,-675.31 1310.89,-666.99"/>
<polygon fill="black" stroke="black" points="1069.37,-932.41 1077.1,-939.67 1075.58,-929.18 1069.37,-932.41"/>
</g>
<!-- board_platform_pci_host_pio -->
<g id="node28" class="node">
<title>board_platform_pci_host_pio</title>
<path fill="#9f8575" stroke="#000000" d="M945,-976C945,-976 915,-976 915,-976 909,-976 903,-970 903,-964 903,-964 903,-952 903,-952 903,-946 909,-940 915,-940 915,-940 945,-940 945,-940 951,-940 957,-946 957,-952 957,-952 957,-964 957,-964 957,-970 951,-976 945,-976"/>
<text text-anchor="middle" x="930" y="-954.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_iobus_mem_side_ports -->
<g id="node32" class="node">
<title>board_iobus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M549,-680C549,-680 455,-680 455,-680 449,-680 443,-674 443,-668 443,-668 443,-656 443,-656 443,-650 449,-644 455,-644 455,-644 549,-644 549,-644 555,-644 561,-650 561,-656 561,-656 561,-668 561,-668 561,-674 555,-680 549,-680"/>
<text text-anchor="middle" x="502" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_platform_pci_host_pio&#45;&gt;board_iobus_mem_side_ports -->
<g id="edge18" class="edge">
<title>board_platform_pci_host_pio&#45;&gt;board_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M905.22,-932.94C862.27,-892.94 769.4,-813.84 674,-780 652.15,-772.25 589.82,-784.01 570,-772 535.48,-751.07 515.78,-705.25 507.2,-680.2"/>
<polygon fill="black" stroke="black" points="902.97,-935.62 912.65,-939.93 907.77,-930.53 902.97,-935.62"/>
</g>
<!-- board_platform_uart_pio -->
<g id="node29" class="node">
<title>board_platform_uart_pio</title>
<path fill="#9f8575" stroke="#000000" d="M824,-976C824,-976 794,-976 794,-976 788,-976 782,-970 782,-964 782,-964 782,-952 782,-952 782,-946 788,-940 794,-940 794,-940 824,-940 824,-940 830,-940 836,-946 836,-952 836,-952 836,-964 836,-964 836,-970 830,-976 824,-976"/>
<text text-anchor="middle" x="809" y="-954.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_platform_uart_pio&#45;&gt;board_iobus_mem_side_ports -->
<g id="edge19" class="edge">
<title>board_platform_uart_pio&#45;&gt;board_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M773.25,-935.15C723.53,-903.54 632.56,-841.22 570,-772 543.83,-743.04 521.66,-702.74 510.25,-680.13"/>
<polygon fill="black" stroke="black" points="771.42,-938.13 781.75,-940.5 775.15,-932.21 771.42,-938.13"/>
</g>
<!-- board_platform_rtc_int_pin -->
<g id="node30" class="node">
<title>board_platform_rtc_int_pin</title>
<path fill="#7f7c77" stroke="#000000" d="M1198,-976C1198,-976 1166,-976 1166,-976 1160,-976 1154,-970 1154,-964 1154,-964 1154,-952 1154,-952 1154,-946 1160,-940 1166,-940 1166,-940 1198,-940 1198,-940 1204,-940 1210,-946 1210,-952 1210,-952 1210,-964 1210,-964 1210,-970 1204,-976 1198,-976"/>
<text text-anchor="middle" x="1182" y="-954.3" font-family="Arial" font-size="14.00" fill="#000000">int_pin</text>
</g>
<!-- board_platform_rtc_int_pin&#45;&gt;board_platform_clint_int_pin -->
<g id="edge20" class="edge">
<title>board_platform_rtc_int_pin&#45;&gt;board_platform_clint_int_pin</title>
<path fill="none" stroke="black" d="M1182,-939.87C1182,-915.67 1182,-871.21 1182,-842.39"/>
<polygon fill="black" stroke="black" points="1185.5,-842.19 1182,-832.19 1178.5,-842.19 1185.5,-842.19"/>
</g>
<!-- board_iobus_cpu_side_ports -->
<g id="node31" class="node">
<title>board_iobus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M413,-680C413,-680 329,-680 329,-680 323,-680 317,-674 317,-668 317,-668 317,-656 317,-656 317,-650 323,-644 329,-644 329,-644 413,-644 413,-644 419,-644 425,-650 425,-656 425,-656 425,-668 425,-668 425,-674 419,-680 413,-680"/>
<text text-anchor="middle" x="371" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_ethernet_dma -->
<g id="node37" class="node">
<title>board_ethernet_dma</title>
<path fill="#9f8575" stroke="#000000" d="M74,-550C74,-550 44,-550 44,-550 38,-550 32,-544 32,-538 32,-538 32,-526 32,-526 32,-520 38,-514 44,-514 44,-514 74,-514 74,-514 80,-514 86,-520 86,-526 86,-526 86,-538 86,-538 86,-544 80,-550 74,-550"/>
<text text-anchor="middle" x="59" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- board_iobus_cpu_side_ports&#45;&gt;board_ethernet_dma -->
<g id="edge21" class="edge">
<title>board_iobus_cpu_side_ports&#45;&gt;board_ethernet_dma</title>
<path fill="none" stroke="black" d="M306.79,-660.1C246.61,-656.2 156.89,-642.22 95,-596 79.66,-584.54 69.84,-564.48 64.4,-550.07"/>
<polygon fill="black" stroke="black" points="306.74,-663.6 316.92,-660.68 307.14,-656.61 306.74,-663.6"/>
</g>
<!-- board_bridge_mem_side_port -->
<g id="node39" class="node">
<title>board_bridge_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M759.5,-550C759.5,-550 672.5,-550 672.5,-550 666.5,-550 660.5,-544 660.5,-538 660.5,-538 660.5,-526 660.5,-526 660.5,-520 666.5,-514 672.5,-514 672.5,-514 759.5,-514 759.5,-514 765.5,-514 771.5,-520 771.5,-526 771.5,-526 771.5,-538 771.5,-538 771.5,-544 765.5,-550 759.5,-550"/>
<text text-anchor="middle" x="716" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- board_iobus_cpu_side_ports&#45;&gt;board_bridge_mem_side_port -->
<g id="edge22" class="edge">
<title>board_iobus_cpu_side_ports&#45;&gt;board_bridge_mem_side_port</title>
<path fill="none" stroke="black" d="M435.03,-643.85C527.72,-622.1 559.32,-636.8 641,-596 664.12,-584.45 686.23,-564.41 700.37,-550.03"/>
<polygon fill="black" stroke="black" points="434.16,-640.46 425.26,-646.23 435.81,-647.27 434.16,-640.46"/>
</g>
<!-- board_iobus_mem_side_ports&#45;&gt;board_cache_hierarchy_iocache_cpu_side -->
<g id="edge23" class="edge">
<title>board_iobus_mem_side_ports&#45;&gt;board_cache_hierarchy_iocache_cpu_side</title>
<path fill="none" stroke="black" d="M561.26,-645.81C564.21,-645.17 567.13,-644.56 570,-644 716.72,-615.16 771.32,-666.85 903,-596 919.17,-587.3 932.95,-571.98 942.79,-558.64"/>
<polygon fill="black" stroke="black" points="945.8,-560.43 948.67,-550.24 940.07,-556.42 945.8,-560.43"/>
</g>
<!-- board_disk_pio -->
<g id="node35" class="node">
<title>board_disk_pio</title>
<path fill="#9f8575" stroke="#000000" d="M281,-550C281,-550 251,-550 251,-550 245,-550 239,-544 239,-538 239,-538 239,-526 239,-526 239,-520 245,-514 251,-514 251,-514 281,-514 281,-514 287,-514 293,-520 293,-526 293,-526 293,-538 293,-538 293,-544 287,-550 281,-550"/>
<text text-anchor="middle" x="266" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_iobus_mem_side_ports&#45;&gt;board_disk_pio -->
<g id="edge25" class="edge">
<title>board_iobus_mem_side_ports&#45;&gt;board_disk_pio</title>
<path fill="none" stroke="black" d="M470.17,-643.74C426.5,-620.05 348.21,-577.59 302.31,-552.69"/>
<polygon fill="black" stroke="black" points="303.76,-549.5 293.3,-547.81 300.43,-555.65 303.76,-549.5"/>
</g>
<!-- board_ethernet_pio -->
<g id="node38" class="node">
<title>board_ethernet_pio</title>
<path fill="#9f8575" stroke="#000000" d="M146,-550C146,-550 116,-550 116,-550 110,-550 104,-544 104,-538 104,-538 104,-526 104,-526 104,-520 110,-514 116,-514 116,-514 146,-514 146,-514 152,-514 158,-520 158,-526 158,-526 158,-538 158,-538 158,-544 152,-550 146,-550"/>
<text text-anchor="middle" x="131" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_iobus_mem_side_ports&#45;&gt;board_ethernet_pio -->
<g id="edge24" class="edge">
<title>board_iobus_mem_side_ports&#45;&gt;board_ethernet_pio</title>
<path fill="none" stroke="black" d="M442.71,-645.94C439.77,-645.27 436.85,-644.62 434,-644 317.42,-618.86 268.55,-663.16 170,-596 157.04,-587.17 147.58,-572.46 141.22,-559.47"/>
<polygon fill="black" stroke="black" points="144.26,-557.69 136.96,-550.01 137.87,-560.56 144.26,-557.69"/>
</g>
<!-- board_iobus_default -->
<g id="node33" class="node">
<title>board_iobus_default</title>
<path fill="#586070" stroke="#000000" d="M624.5,-680C624.5,-680 591.5,-680 591.5,-680 585.5,-680 579.5,-674 579.5,-668 579.5,-668 579.5,-656 579.5,-656 579.5,-650 585.5,-644 591.5,-644 591.5,-644 624.5,-644 624.5,-644 630.5,-644 636.5,-650 636.5,-656 636.5,-656 636.5,-668 636.5,-668 636.5,-674 630.5,-680 624.5,-680"/>
<text text-anchor="middle" x="608" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_iobus_badaddr_responder_pio -->
<g id="node34" class="node">
<title>board_iobus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M617,-550C617,-550 587,-550 587,-550 581,-550 575,-544 575,-538 575,-538 575,-526 575,-526 575,-520 581,-514 587,-514 587,-514 617,-514 617,-514 623,-514 629,-520 629,-526 629,-526 629,-538 629,-538 629,-544 623,-550 617,-550"/>
<text text-anchor="middle" x="602" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_iobus_default&#45;&gt;board_iobus_badaddr_responder_pio -->
<g id="edge26" class="edge">
<title>board_iobus_default&#45;&gt;board_iobus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M607.19,-643.74C606.19,-622.36 604.47,-585.69 603.29,-560.44"/>
<polygon fill="black" stroke="black" points="606.78,-560.22 602.82,-550.4 599.79,-560.55 606.78,-560.22"/>
</g>
<!-- board_rng_pio -->
<g id="node36" class="node">
<title>board_rng_pio</title>
<path fill="#9f8575" stroke="#000000" d="M517,-832C517,-832 487,-832 487,-832 481,-832 475,-826 475,-820 475,-820 475,-808 475,-808 475,-802 481,-796 487,-796 487,-796 517,-796 517,-796 523,-796 529,-802 529,-808 529,-808 529,-820 529,-820 529,-826 523,-832 517,-832"/>
<text text-anchor="middle" x="502" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_rng_pio&#45;&gt;board_iobus_mem_side_ports -->
<g id="edge27" class="edge">
<title>board_rng_pio&#45;&gt;board_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M502,-785.73C502,-754.94 502,-705.77 502,-680.01"/>
<polygon fill="black" stroke="black" points="498.5,-785.79 502,-795.79 505.5,-785.79 498.5,-785.79"/>
</g>
</g>
</svg>
