
VL_DIR   = $(REPO_WORK)/verilator
VL_OUT   = $(REPO_WORK)/verilator/verilated

VL_WAVES    = $(VL_DIR)/waves.vcd
VL_TIMEOUT  = 2000
VL_ARGS     = +IMEM=$(REPO_WORK)/riscv-compliance/rv64i/ADDIW.elf.srec

VL_CORE_MANIFEST    = $(REPO_HOME)/flow/verilator/manifest-core.txt
VL_VERIF_MANIFEST   = $(REPO_HOME)/flow/verilator/manifest-verif.txt

VL_CORE_RTL_SRC     = $(shell cat $(VL_CORE_MANIFEST) | envsubst)

$(info $(VL_CORE_RTL_SRC))

VL_TOP      = core_top

VL_CSRC_DIR=$(REPO_HOME)/verif/verilator

VL_FLAGS = --cc -CFLAGS "-O2" --Mdir $(VL_DIR) -O3 -CFLAGS -g\
            -I$(CORE_RTL_DIR) -DRVFI \
            --exe --trace \
            --top-module $(VL_TOP) $(VL_BUILD_FLAGS)

.PHONY: $(VL_CSRC)

$(VL_OUT) : $(VL_VERIF_MANIFEST) $(VL_CORE_MANIFEST) $(VL_CORE_RTL_SRC)
	@mkdir -p $(dir $(VL_OUT))
	$(VERILATOR) \
        $(VL_FLAGS) \
        -o $@ \
        -f $(VL_VERIF_MANIFEST) \
        -f $(VL_CORE_MANIFEST)
	$(MAKE) -C $(VL_DIR) -f V$(VL_TOP).mk

verilator-build-core: $(VL_OUT)

verilator-run-core-waves: $(VL_OUT)
	$(VL_OUT) $(VL_ARGS) +WAVES=$(VL_WAVES) +TIMEOUT=$(VL_TIMEOUT)

verilator-clean:
	rm -rf $(VL_DIR)


