$date
	Sun Jun 30 02:02:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 $ x $end
$var parameter 32 % S0 $end
$var parameter 32 & S1 $end
$var parameter 32 ' S2 $end
$var parameter 32 ( S3 $end
$var parameter 32 ) S4 $end
$var parameter 32 * S5 $end
$var reg 3 + NS [2:0] $end
$var reg 3 , PS [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 ,
b0x +
x$
1#
0"
0!
$end
#5
1"
#10
0"
#12
b1 +
1$
#15
b1 ,
1"
0#
#20
0"
#22
b10 +
0$
#25
b0 +
b10 ,
1"
#30
0"
#32
b11 +
1$
#35
b1 +
b11 ,
1"
#40
0"
#42
b100 +
0$
#45
b0 +
b100 ,
1"
#50
0"
#52
b101 +
1$
#55
b1 +
b101 ,
1"
#60
0"
#62
b100 +
0$
#65
b0 +
1!
b100 ,
1"
#70
0"
#72
b101 +
1$
#75
b1 +
b101 ,
0!
1"
#80
0"
#82
b100 +
0$
#85
b0 +
1!
b100 ,
1"
#90
0"
#92
b101 +
1$
#95
b1 +
b101 ,
0!
1"
#100
0"
#102
b100 +
0$
#105
b0 +
1!
b100 ,
1"
#110
0"
#112
b101 +
1$
#115
b1 +
b101 ,
0!
1"
#120
0"
#122
b100 +
0$
#125
b0 +
1!
b100 ,
1"
#130
0"
#132
b101 +
1$
#135
b1 +
b101 ,
0!
1"
#140
0"
#142
b100 +
0$
#145
b0 +
1!
b100 ,
1"
#150
0"
#152
b101 +
1$
#155
b1 +
b101 ,
0!
1"
#160
0"
#162
b100 +
0$
#165
b0 +
1!
b100 ,
1"
#167
