Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 13 03:19:19 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square23/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  529         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (529)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (529)
5. checking no_input_delay (23)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (529)
--------------------------
 There are 529 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[20]/C
src0_reg[21]/C
src0_reg[22]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[20]/C
src10_reg[21]/C
src10_reg[22]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[20]/C
src11_reg[21]/C
src11_reg[22]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[20]/C
src12_reg[21]/C
src12_reg[22]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[20]/C
src13_reg[21]/C
src13_reg[22]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[20]/C
src14_reg[21]/C
src14_reg[22]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[20]/C
src15_reg[21]/C
src15_reg[22]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[20]/C
src16_reg[21]/C
src16_reg[22]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[20]/C
src17_reg[21]/C
src17_reg[22]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[20]/C
src18_reg[21]/C
src18_reg[22]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[20]/C
src19_reg[21]/C
src19_reg[22]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[20]/C
src1_reg[21]/C
src1_reg[22]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[21]/C
src20_reg[22]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[22]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[21]/C
src22_reg[22]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[20]/C
src2_reg[21]/C
src2_reg[22]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[20]/C
src3_reg[21]/C
src3_reg[22]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[20]/C
src4_reg[21]/C
src4_reg[22]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[20]/C
src5_reg[21]/C
src5_reg[22]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[20]/C
src6_reg[21]/C
src6_reg[22]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[20]/C
src7_reg[21]/C
src7_reg[22]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[20]/C
src8_reg[21]/C
src8_reg[22]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[20]/C
src9_reg[21]/C
src9_reg[22]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (529)
--------------------------------------------------
 There are 529 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[20]/D
src0_reg[21]/D
src0_reg[22]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[20]/D
src10_reg[21]/D
src10_reg[22]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[20]/D
src11_reg[21]/D
src11_reg[22]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[20]/D
src12_reg[21]/D
src12_reg[22]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[20]/D
src13_reg[21]/D
src13_reg[22]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[20]/D
src14_reg[21]/D
src14_reg[22]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[20]/D
src15_reg[21]/D
src15_reg[22]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[20]/D
src16_reg[21]/D
src16_reg[22]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[20]/D
src17_reg[21]/D
src17_reg[22]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[20]/D
src18_reg[21]/D
src18_reg[22]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[20]/D
src19_reg[21]/D
src19_reg[22]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[20]/D
src1_reg[21]/D
src1_reg[22]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[21]/D
src20_reg[22]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[22]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[21]/D
src22_reg[22]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[20]/D
src2_reg[21]/D
src2_reg[22]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[20]/D
src3_reg[21]/D
src3_reg[22]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[20]/D
src4_reg[21]/D
src4_reg[22]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[20]/D
src5_reg[21]/D
src5_reg[22]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[20]/D
src6_reg[21]/D
src6_reg[22]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[20]/D
src7_reg[21]/D
src7_reg[22]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[20]/D
src8_reg[21]/D
src8_reg[22]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[20]/D
src9_reg[21]/D
src9_reg[22]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  557          inf        0.000                      0                  557           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           557 Endpoints
Min Delay           557 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.506ns  (logic 5.706ns (49.590%)  route 5.800ns (50.410%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.130     3.504    compressor/chain1_1/src2[1]
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut5_prop3/I1
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.222     3.726 r  compressor/chain1_1/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_1/prop[3]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.010 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.010    compressor/chain1_1/carryout[3]
    SLICE_X6Y65                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.102 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.102    compressor/chain1_1/carryout[7]
    SLICE_X6Y66                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.194 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.194    compressor/chain1_1/carryout[11]
    SLICE_X6Y67                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.431 r  compressor/chain1_1/carry4_inst3/O[3]
                         net (fo=4, routed)           0.990     5.421    compressor/chain2_1/lut6_2_inst8/I0
    SLICE_X8Y68                                                       r  compressor/chain2_1/lut6_2_inst8/LUT6/I0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.222     5.643 r  compressor/chain2_1/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     5.643    compressor/chain2_1/prop[8]
    SLICE_X8Y68                                                       r  compressor/chain2_1/carry4_inst2/S[0]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.097 r  compressor/chain2_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.787     6.883    compressor/chain3_0/lut6_2_inst21/I0
    SLICE_X7Y69                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.222     7.105 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     7.105    compressor/chain3_0/prop[21]
    SLICE_X7Y69                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.517 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.517    compressor/chain3_0/carryout[23]
    SLICE_X7Y70                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.676 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.439     9.115    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.391    11.506 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.506    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.452ns  (logic 5.465ns (47.717%)  route 5.988ns (52.283%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.120     3.494    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.222     3.716 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/prop[2]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.904 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=4, routed)           1.061     4.964    compressor/chain2_0/lut6_2_inst2/I1
    SLICE_X7Y62                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I1
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.217     5.181 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.181    compressor/chain2_0/prop[2]
    SLICE_X7Y62                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.482 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[3]
    SLICE_X7Y63                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.866     6.507    compressor/chain3_0/dst[4]
    SLICE_X7Y65                                                       r  compressor/chain3_0/lut4_prop5/I3
    SLICE_X7Y65          LUT4 (Prop_lut4_I3_O)        0.224     6.731 r  compressor/chain3_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     6.731    compressor/chain3_0/prop[5]
    SLICE_X7Y65                                                       r  compressor/chain3_0/carry4_inst1/S[1]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.143 r  compressor/chain3_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.143    compressor/chain3_0/carryout[7]
    SLICE_X7Y66                                                       r  compressor/chain3_0/carry4_inst2/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.232 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.232    compressor/chain3_0/carryout[11]
    SLICE_X7Y67                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.321 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.321    compressor/chain3_0/carryout[15]
    SLICE_X7Y68                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.551 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.487     9.038    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    11.452 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.452    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.449ns  (logic 5.488ns (47.937%)  route 5.961ns (52.063%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.120     3.494    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.222     3.716 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/prop[2]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.904 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=4, routed)           1.061     4.964    compressor/chain2_0/lut6_2_inst2/I1
    SLICE_X7Y62                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I1
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.217     5.181 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.181    compressor/chain2_0/prop[2]
    SLICE_X7Y62                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.482 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[3]
    SLICE_X7Y63                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.866     6.507    compressor/chain3_0/dst[4]
    SLICE_X7Y65                                                       r  compressor/chain3_0/lut4_prop5/I3
    SLICE_X7Y65          LUT4 (Prop_lut4_I3_O)        0.224     6.731 r  compressor/chain3_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     6.731    compressor/chain3_0/prop[5]
    SLICE_X7Y65                                                       r  compressor/chain3_0/carry4_inst1/S[1]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.143 r  compressor/chain3_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.143    compressor/chain3_0/carryout[7]
    SLICE_X7Y66                                                       r  compressor/chain3_0/carry4_inst2/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.232 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.232    compressor/chain3_0/carryout[11]
    SLICE_X7Y67                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.321 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.321    compressor/chain3_0/carryout[15]
    SLICE_X7Y68                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.410 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.410    compressor/chain3_0/carryout[19]
    SLICE_X7Y69                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.591 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.460     9.051    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398    11.449 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.449    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.443ns  (logic 5.782ns (50.531%)  route 5.661ns (49.469%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.130     3.504    compressor/chain1_1/src2[1]
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut5_prop3/I1
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.222     3.726 r  compressor/chain1_1/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_1/prop[3]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.010 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.010    compressor/chain1_1/carryout[3]
    SLICE_X6Y65                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.102 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.102    compressor/chain1_1/carryout[7]
    SLICE_X6Y66                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.194 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.194    compressor/chain1_1/carryout[11]
    SLICE_X6Y67                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.431 r  compressor/chain1_1/carry4_inst3/O[3]
                         net (fo=4, routed)           0.990     5.421    compressor/chain2_1/lut6_2_inst8/I0
    SLICE_X8Y68                                                       r  compressor/chain2_1/lut6_2_inst8/LUT6/I0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.222     5.643 r  compressor/chain2_1/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     5.643    compressor/chain2_1/prop[8]
    SLICE_X8Y68                                                       r  compressor/chain2_1/carry4_inst2/S[0]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.097 r  compressor/chain2_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.787     6.883    compressor/chain3_0/lut6_2_inst21/I0
    SLICE_X7Y69                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.222     7.105 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     7.105    compressor/chain3_0/prop[21]
    SLICE_X7Y69                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.517 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.517    compressor/chain3_0/carryout[23]
    SLICE_X7Y70                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.747 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.299     9.047    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396    11.443 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.443    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.431ns  (logic 5.429ns (47.492%)  route 6.002ns (52.508%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.120     3.494    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.222     3.716 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/prop[2]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.904 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=4, routed)           1.061     4.964    compressor/chain2_0/lut6_2_inst2/I1
    SLICE_X7Y62                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I1
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.217     5.181 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.181    compressor/chain2_0/prop[2]
    SLICE_X7Y62                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.482 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[3]
    SLICE_X7Y63                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.866     6.507    compressor/chain3_0/dst[4]
    SLICE_X7Y65                                                       r  compressor/chain3_0/lut4_prop5/I3
    SLICE_X7Y65          LUT4 (Prop_lut4_I3_O)        0.224     6.731 r  compressor/chain3_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     6.731    compressor/chain3_0/prop[5]
    SLICE_X7Y65                                                       r  compressor/chain3_0/carry4_inst1/S[1]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.143 r  compressor/chain3_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.143    compressor/chain3_0/carryout[7]
    SLICE_X7Y66                                                       r  compressor/chain3_0/carry4_inst2/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.232 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.232    compressor/chain3_0/carryout[11]
    SLICE_X7Y67                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.321 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.321    compressor/chain3_0/carryout[15]
    SLICE_X7Y68                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.502 r  compressor/chain3_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.501     9.003    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428    11.431 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.431    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.407ns  (logic 5.247ns (45.997%)  route 6.160ns (54.003%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.120     3.494    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.222     3.716 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/prop[2]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.904 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=4, routed)           1.061     4.964    compressor/chain2_0/lut6_2_inst2/I1
    SLICE_X7Y62                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I1
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.217     5.181 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.181    compressor/chain2_0/prop[2]
    SLICE_X7Y62                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.482 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[3]
    SLICE_X7Y63                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.866     6.507    compressor/chain3_0/dst[4]
    SLICE_X7Y65                                                       r  compressor/chain3_0/lut4_prop5/I3
    SLICE_X7Y65          LUT4 (Prop_lut4_I3_O)        0.224     6.731 r  compressor/chain3_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     6.731    compressor/chain3_0/prop[5]
    SLICE_X7Y65                                                       r  compressor/chain3_0/carry4_inst1/S[1]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.143 r  compressor/chain3_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.143    compressor/chain3_0/carryout[7]
    SLICE_X7Y66                                                       r  compressor/chain3_0/carry4_inst2/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.324 r  compressor/chain3_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.659     8.983    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424    11.407 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.407    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.398ns  (logic 5.401ns (47.387%)  route 5.997ns (52.613%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.120     3.494    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.222     3.716 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/prop[2]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.904 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=4, routed)           1.061     4.964    compressor/chain2_0/lut6_2_inst2/I1
    SLICE_X7Y62                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I1
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.217     5.181 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.181    compressor/chain2_0/prop[2]
    SLICE_X7Y62                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.482 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[3]
    SLICE_X7Y63                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.866     6.507    compressor/chain3_0/dst[4]
    SLICE_X7Y65                                                       r  compressor/chain3_0/lut4_prop5/I3
    SLICE_X7Y65          LUT4 (Prop_lut4_I3_O)        0.224     6.731 r  compressor/chain3_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     6.731    compressor/chain3_0/prop[5]
    SLICE_X7Y65                                                       r  compressor/chain3_0/carry4_inst1/S[1]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.143 r  compressor/chain3_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.143    compressor/chain3_0/carryout[7]
    SLICE_X7Y66                                                       r  compressor/chain3_0/carry4_inst2/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.232 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.232    compressor/chain3_0/carryout[11]
    SLICE_X7Y67                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.321 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.321    compressor/chain3_0/carryout[15]
    SLICE_X7Y68                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.480 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.496     8.976    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    11.398 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.398    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 5.551ns (48.717%)  route 5.844ns (51.283%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.120     3.494    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.222     3.716 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/prop[2]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.904 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=4, routed)           1.061     4.964    compressor/chain2_0/lut6_2_inst2/I1
    SLICE_X7Y62                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I1
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.217     5.181 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.181    compressor/chain2_0/prop[2]
    SLICE_X7Y62                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.482 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[3]
    SLICE_X7Y63                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.866     6.507    compressor/chain3_0/dst[4]
    SLICE_X7Y65                                                       r  compressor/chain3_0/lut4_prop5/I3
    SLICE_X7Y65          LUT4 (Prop_lut4_I3_O)        0.224     6.731 r  compressor/chain3_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     6.731    compressor/chain3_0/prop[5]
    SLICE_X7Y65                                                       r  compressor/chain3_0/carry4_inst1/S[1]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.143 r  compressor/chain3_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.143    compressor/chain3_0/carryout[7]
    SLICE_X7Y66                                                       r  compressor/chain3_0/carry4_inst2/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.232 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.232    compressor/chain3_0/carryout[11]
    SLICE_X7Y67                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.321 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.321    compressor/chain3_0/carryout[15]
    SLICE_X7Y68                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.410 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.410    compressor/chain3_0/carryout[19]
    SLICE_X7Y69                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.644 r  compressor/chain3_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.343     8.987    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.408    11.395 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.395    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 5.539ns (48.609%)  route 5.856ns (51.391%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.120     3.494    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.222     3.716 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/prop[2]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.904 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=4, routed)           1.061     4.964    compressor/chain2_0/lut6_2_inst2/I1
    SLICE_X7Y62                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I1
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.217     5.181 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.181    compressor/chain2_0/prop[2]
    SLICE_X7Y62                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.482 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[3]
    SLICE_X7Y63                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.866     6.507    compressor/chain3_0/dst[4]
    SLICE_X7Y65                                                       r  compressor/chain3_0/lut4_prop5/I3
    SLICE_X7Y65          LUT4 (Prop_lut4_I3_O)        0.224     6.731 r  compressor/chain3_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     6.731    compressor/chain3_0/prop[5]
    SLICE_X7Y65                                                       r  compressor/chain3_0/carry4_inst1/S[1]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.143 r  compressor/chain3_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.143    compressor/chain3_0/carryout[7]
    SLICE_X7Y66                                                       r  compressor/chain3_0/carry4_inst2/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.232 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.232    compressor/chain3_0/carryout[11]
    SLICE_X7Y67                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.321 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.321    compressor/chain3_0/carryout[15]
    SLICE_X7Y68                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.410 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.410    compressor/chain3_0/carryout[19]
    SLICE_X7Y69                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.640 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.355     8.995    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    11.394 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.394    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.382ns  (logic 5.387ns (47.334%)  route 5.994ns (52.666%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=7, routed)           1.454     1.795    compressor/chain0_2/src1[0]
    SLICE_X6Y60                                                       r  compressor/chain0_2/lut5_prop1/I3
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.892 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.892    compressor/chain0_2/lut5_prop1_n_0
    SLICE_X6Y60                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.373 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.120     3.494    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y64                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.222     3.716 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/prop[2]
    SLICE_X6Y64                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.904 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=4, routed)           1.061     4.964    compressor/chain2_0/lut6_2_inst2/I1
    SLICE_X7Y62                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I1
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.217     5.181 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.181    compressor/chain2_0/prop[2]
    SLICE_X7Y62                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.482 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[3]
    SLICE_X7Y63                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.866     6.507    compressor/chain3_0/dst[4]
    SLICE_X7Y65                                                       r  compressor/chain3_0/lut4_prop5/I3
    SLICE_X7Y65          LUT4 (Prop_lut4_I3_O)        0.224     6.731 r  compressor/chain3_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     6.731    compressor/chain3_0/prop[5]
    SLICE_X7Y65                                                       r  compressor/chain3_0/carry4_inst1/S[1]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.143 r  compressor/chain3_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.143    compressor/chain3_0/carryout[7]
    SLICE_X7Y66                                                       r  compressor/chain3_0/carry4_inst2/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.232 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.232    compressor/chain3_0/carryout[11]
    SLICE_X7Y67                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.466 r  compressor/chain3_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.493     8.959    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422    11.382 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.382    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src16_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.128ns (69.703%)  route 0.056ns (30.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE                         0.000     0.000 r  src16_reg[13]/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[13]/Q
                         net (fo=2, routed)           0.056     0.184    src16[13]
    SLICE_X12Y69         FDRE                                         r  src16_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.128ns (62.846%)  route 0.076ns (37.154%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE                         0.000     0.000 r  src21_reg[9]/C
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[9]/Q
                         net (fo=5, routed)           0.076     0.204    src21[9]
    SLICE_X13Y70         FDRE                                         r  src21_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  src7_reg[16]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[16]/Q
                         net (fo=5, routed)           0.065     0.206    src7[16]
    SLICE_X12Y65         FDRE                                         r  src7_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE                         0.000     0.000 r  src17_reg[8]/C
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src17_reg[8]/Q
                         net (fo=5, routed)           0.066     0.207    src17[8]
    SLICE_X14Y68         FDRE                                         r  src17_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.128ns (61.739%)  route 0.079ns (38.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  src17_reg[19]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[19]/Q
                         net (fo=5, routed)           0.079     0.207    src17[19]
    SLICE_X8Y70          FDRE                                         r  src17_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.717%)  route 0.067ns (31.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src15_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src15[9]
    SLICE_X2Y69          FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.148ns (68.652%)  route 0.068ns (31.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE                         0.000     0.000 r  src19_reg[1]/C
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src19_reg[1]/Q
                         net (fo=5, routed)           0.068     0.216    src19[1]
    SLICE_X3Y70          FDRE                                         r  src19_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.259%)  route 0.060ns (26.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE                         0.000     0.000 r  src15_reg[21]/C
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src15_reg[21]/Q
                         net (fo=5, routed)           0.060     0.224    src15[21]
    SLICE_X9Y70          FDRE                                         r  src15_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.128ns (56.770%)  route 0.097ns (43.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.097     0.225    src7[4]
    SLICE_X2Y65          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.106%)  route 0.109ns (45.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.109     0.237    src5[8]
    SLICE_X3Y64          FDRE                                         r  src5_reg[9]/D
  -------------------------------------------------------------------    -------------------





