#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Dec  7 12:11:56 2024
# Process ID: 8648
# Current directory: C:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.runs/counter_system_uart_counter_ip_0_0_synth_1
# Command line: vivado.exe -log counter_system_uart_counter_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_system_uart_counter_ip_0_0.tcl
# Log file: C:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.runs/counter_system_uart_counter_ip_0_0_synth_1/counter_system_uart_counter_ip_0_0.vds
# Journal file: C:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.runs/counter_system_uart_counter_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source counter_system_uart_counter_ip_0_0.tcl -notrace
Command: synth_design -top counter_system_uart_counter_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 399.145 ; gain = 98.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter_system_uart_counter_ip_0_0' [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ip/counter_system_uart_counter_ip_0_0/synth/counter_system_uart_counter_ip_0_0.vhd:84]
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BIT_SIZE bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_counter_ip_v1_0' declared at 'c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0.vhd:5' bound to instance 'U0' of component 'uart_counter_ip_v1_0' [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ip/counter_system_uart_counter_ip_0_0/synth/counter_system_uart_counter_ip_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'uart_counter_ip_v1_0' [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0.vhd:51]
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BIT_SIZE bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BIT_SIZE bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_counter_ip_v1_0_S_AXI' declared at 'c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0_S_AXI.vhd:5' bound to instance 'uart_counter_ip_v1_0_S_AXI_inst' of component 'uart_counter_ip_v1_0_S_AXI' [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'uart_counter_ip_v1_0_S_AXI' [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0_S_AXI.vhd:88]
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BIT_SIZE bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0_S_AXI.vhd:230]
INFO: [Synth 8-226] default block is never used [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0_S_AXI.vhd:360]
INFO: [Synth 8-638] synthesizing module 'counterRX' [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/src/counter.vhd:22]
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BIT_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterRX' (1#1) [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/src/counter.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0_S_AXI.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'uart_counter_ip_v1_0_S_AXI' (2#1) [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0_S_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'uart_counter_ip_v1_0' (3#1) [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/hdl/uart_counter_ip_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'counter_system_uart_counter_ip_0_0' (4#1) [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ip/counter_system_uart_counter_ip_0_0/synth/counter_system_uart_counter_ip_0_0.vhd:84]
WARNING: [Synth 8-3331] design uart_counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design uart_counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design uart_counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design uart_counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design uart_counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design uart_counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 455.332 ; gain = 155.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 455.332 ; gain = 155.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 455.332 ; gain = 155.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 774.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 02:35:19 . Memory (MB): peak = 774.066 ; gain = 473.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 02:35:19 . Memory (MB): peak = 774.066 ; gain = 473.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 02:35:19 . Memory (MB): peak = 774.066 ; gain = 473.895
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ipshared/26c6/src/counter.vhd:31]
INFO: [Synth 8-5545] ROM "slow_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 02:35:20 . Memory (MB): peak = 774.066 ; gain = 473.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counterRX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module uart_counter_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U0/uart_counter_ip_v1_0_S_AXI_inst/counter_inst/slow_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design counter_system_uart_counter_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design counter_system_uart_counter_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design counter_system_uart_counter_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design counter_system_uart_counter_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design counter_system_uart_counter_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design counter_system_uart_counter_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/uart_counter_ip_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/uart_counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/uart_counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/uart_counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/uart_counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/uart_counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/uart_counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/uart_counter_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module counter_system_uart_counter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/uart_counter_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module counter_system_uart_counter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/uart_counter_ip_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module counter_system_uart_counter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/uart_counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module counter_system_uart_counter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/uart_counter_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module counter_system_uart_counter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/uart_counter_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module counter_system_uart_counter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/uart_counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module counter_system_uart_counter_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 02:35:21 . Memory (MB): peak = 774.066 ; gain = 473.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 02:35:30 . Memory (MB): peak = 781.812 ; gain = 481.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 02:35:30 . Memory (MB): peak = 782.039 ; gain = 481.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 02:35:30 . Memory (MB): peak = 802.512 ; gain = 502.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 02:35:31 . Memory (MB): peak = 802.512 ; gain = 502.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 02:35:31 . Memory (MB): peak = 802.512 ; gain = 502.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 02:35:31 . Memory (MB): peak = 802.512 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 02:35:31 . Memory (MB): peak = 802.512 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 02:35:31 . Memory (MB): peak = 802.512 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 02:35:31 . Memory (MB): peak = 802.512 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     4|
|3     |LUT2   |     7|
|4     |LUT3   |     5|
|5     |LUT4   |    25|
|6     |LUT5   |     5|
|7     |LUT6   |    39|
|8     |FDRE   |   212|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   308|
|2     |  U0                                |uart_counter_ip_v1_0       |   308|
|3     |    uart_counter_ip_v1_0_S_AXI_inst |uart_counter_ip_v1_0_S_AXI |   308|
|4     |      counter_inst                  |counterRX                  |    79|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 02:35:31 . Memory (MB): peak = 802.512 ; gain = 502.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 802.512 ; gain = 183.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 02:35:31 . Memory (MB): peak = 802.512 ; gain = 502.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 02:35:33 . Memory (MB): peak = 806.059 ; gain = 517.391
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.runs/counter_system_uart_counter_ip_0_0_synth_1/counter_system_uart_counter_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.srcs/sources_1/bd/counter_system/ip/counter_system_uart_counter_ip_0_0/counter_system_uart_counter_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/Documents/FPGA/TP_contador_uart/TP_counter_uart_ip/TP_counter_uart_ip/TP_counter_uart_ip.runs/counter_system_uart_counter_ip_0_0_synth_1/counter_system_uart_counter_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_system_uart_counter_ip_0_0_utilization_synth.rpt -pb counter_system_uart_counter_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 806.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 14:47:45 2024...
