VeriStand Engine idle. Awaiting command...
Preparing to run system definition...
Loading /c/ni-rt/NIVeriStand/SystemDefinitionData.nivscfg

System Definition Details
-----------------------------
Name: Engine Demo
Version: 1.0.0.32
Description: 
-----------------------------
Loading parameter file : /c/ni-rt/NIVeriStand/ParameterData.nivsparam
Loaded 0 calibrations.
Initializing DAQ devices...
Initializing DAQ waveform tasks...
Initializing engine timing sources...
Initializing FPGA devices...
Initializing inline custom devices...
Initializing data sharing devices...
Initializing models...

****************************
System error encountered. 
:::Details:::
Error code: -307703
Error Message: NI VeriStand: The specified model is incompatible with NI VeriStand. If you are trying to deploy the model to an RT target, launch the Console Viewer tool to display the console output of the target, which includes information about the source of the error.
=========================
NI VeriStand:  Initialization error code 1
****************************

System awaiting new configuration from client.
Stopping system definition...
Stop time: 03:07:12 PM
01/31/2024

Sending shut down message to customer devices...
Finalizing engine timing sources...
Finalizing inline custom devices...
Finalizing DAQ devices...
Finalizing FPGA devices...
Finalizing data sharing devices...
Finalizing models...
Waiting for models loops to shut down...
Unloading system definition...
VeriStand Engine idle. Awaiting command...
VeriStand Engine idle. Awaiting command...
VeriStand Engine idle. Awaiting command...
Preparing to run system definition...
Loading /c/ni-rt/NIVeriStand/SystemDefinitionData.nivscfg

System Definition Details
-----------------------------
Name: Engine Demo
Version: 1.0.0.32
Description: 
-----------------------------
Loading parameter file : /c/ni-rt/NIVeriStand/ParameterData.nivsparam
Loaded 0 calibrations.
Initializing DAQ devices...
Initializing DAQ waveform tasks...
Initializing engine timing sources...
Initializing FPGA devices...
Initializing inline custom devices...
Initializing data sharing devices...
Initializing models...
Synchronizing Timed Structures:
Controller_HP
ControllerWatchdogLoop
Controller_Engine Demo MODEL LOOP
Controller_LP

Synchronization Timeout: 120000 ms
Starting asynchronous custom device loops...
Starting model execution loops...
Using Normal Decimation...
Starting DAQ DIO loops...
Starting DAQ waveform task loops...
Initializing Primary Control Loop...


Running system definition...

Target: Controller
System definition: Engine Demo
Version: 1.0.0.32
Description: 
Creator: 
Start time: 03:07:50 PM
01/31/2024

Primary Control Loop initialization complete.
Data Processing Loop started...
Controller_Engine Demo MODEL LOOP loop started...
Primary Control Loop started...
Shutting down Primary Control Loop...
Primary Control Loop shutdown complete.
Stopping system definition...
Stop time: 03:08:54 PM
01/31/2024

Sending shut down message to customer devices...
Finalizing engine timing sources...
Controller_Engine Demo MODEL LOOP model loop shutting down...

Finalizing inline custom devices...
Finalizing DAQ devices...
Finalizing FPGA devices...
Finalizing data sharing devices...
Finalizing models...
Waiting for models loops to shut down...
Unloading system definition...
VeriStand Engine idle. Awaiting command...
