--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf -ucf
user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X15Y151.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.677ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.642ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y146.AQ     Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y146.A2     net (fanout=1)        0.594   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y146.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X17Y151.B3     net (fanout=2)        0.606   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X17Y151.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X17Y151.A4     net (fanout=1)        0.399   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X17Y151.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X15Y151.C4     net (fanout=1)        0.386   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X15Y151.CLK    Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.657ns logic, 1.985ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X17Y146.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.374ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y146.AQ     Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y146.A2     net (fanout=1)        0.594   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y146.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X17Y146.BX     net (fanout=2)        0.263   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X17Y146.CLK    Tdick                 0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.482ns logic, 0.857ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X16Y146.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.039ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y146.AQ     Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y146.A2     net (fanout=1)        0.594   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y146.CLK    Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.410ns logic, 0.594ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X16Y146.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.218ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y146.AQ     Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y146.A2     net (fanout=1)        0.211   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y146.CLK    Tah         (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.253ns (0.042ns logic, 0.211ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X17Y146.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.357ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y146.AQ     Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y146.A2     net (fanout=1)        0.211   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y146.A      Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X17Y146.BX     net (fanout=2)        0.105   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X17Y146.CLK    Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.076ns logic, 0.316ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X15Y151.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.840ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.875ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y146.AQ     Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y146.A2     net (fanout=1)        0.211   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y146.A      Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X17Y151.B3     net (fanout=2)        0.223   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X17Y151.B      Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X17Y151.A4     net (fanout=1)        0.140   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X17Y151.A      Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X15Y151.C4     net (fanout=1)        0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X15Y151.CLK    Tah         (-Th)     0.056   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.164ns logic, 0.711ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X18Y146.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.861ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.286ns (Levels of Logic = 0)
  Clock Path Skew:      -2.540ns (1.670 - 4.210)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y144.AQ     Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X18Y146.SR     net (fanout=9)        0.651   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X18Y146.CLK    Trck                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.635ns logic, 0.651ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X18Y146.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.416ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.416ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y132.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y132.A4     net (fanout=1)        0.552   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y132.A      Tilo                  0.068   usr/daq/infifo_din<171>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X18Y145.D4     net (fanout=9)        2.032   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X18Y145.D      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y146.CLK    net (fanout=4)        0.359   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (0.473ns logic, 2.943ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.141ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.141ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y138.AMUX   Tshcko                0.465   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X26Y138.B1     net (fanout=2)        0.607   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X26Y138.BMUX   Tilo                  0.205   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y145.D3     net (fanout=9)        1.437   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y145.D      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y146.CLK    net (fanout=4)        0.359   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.738ns logic, 2.403ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.055ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y138.BMUX   Tshcko                0.468   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X26Y138.B4     net (fanout=2)        0.522   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X26Y138.BMUX   Tilo                  0.201   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y145.D3     net (fanout=9)        1.437   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y145.D      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y146.CLK    net (fanout=4)        0.359   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.737ns logic, 2.318ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X18Y146.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.918ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.431ns (Levels of Logic = 0)
  Clock Path Skew:      -0.522ns (1.654 - 2.176)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y144.AQ     Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X18Y146.SR     net (fanout=9)        0.262   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X18Y146.CLK    Tremck      (-Th)    -0.054   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.169ns logic, 0.262ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6923 paths analyzed, 2234 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.923ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X25Y135.D4), 1068 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.888ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y137.BQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X56Y183.A6     net (fanout=158)      6.903   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X56Y183.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_233
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_233
    SLICE_X25Y188.A4     net (fanout=1)        1.702   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_233
    SLICE_X25Y188.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2119
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_173
    SLICE_X23Y179.A3     net (fanout=1)        0.955   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_173
    SLICE_X23Y179.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_165
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_12
    SLICE_X31Y136.C6     net (fanout=1)        2.407   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_12
    SLICE_X31Y136.CMUX   Tilo                  0.352   usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_6
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_5_f7
    SLICE_X26Y150.A5     net (fanout=1)        0.954   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_5_f7
    SLICE_X26Y150.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<9>
    SLICE_X26Y150.B2     net (fanout=1)        0.724   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X26Y150.BMUX   Tilo                  0.205   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X25Y135.D4     net (fanout=1)        1.007   icon_control0<3>
    SLICE_X25Y135.CLK    Tas                   0.070   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.888ns (1.236ns logic, 14.652ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.290ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y137.AQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X97Y107.C4     net (fanout=157)      5.570   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X97Y107.C      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2120
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2120
    SLICE_X96Y143.B5     net (fanout=1)        2.040   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2120
    SLICE_X96Y143.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_196
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_154
    SLICE_X31Y136.A1     net (fanout=1)        3.307   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_154
    SLICE_X31Y136.A      Tilo                  0.068   usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_112
    SLICE_X31Y136.D3     net (fanout=1)        0.456   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_112
    SLICE_X31Y136.CMUX   Topdc                 0.348   usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_5_f7
    SLICE_X26Y150.A5     net (fanout=1)        0.954   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_5_f7
    SLICE_X26Y150.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<9>
    SLICE_X26Y150.B2     net (fanout=1)        0.724   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X26Y150.BMUX   Tilo                  0.205   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X25Y135.D4     net (fanout=1)        1.007   icon_control0<3>
    SLICE_X25Y135.CLK    Tas                   0.070   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.290ns (1.232ns logic, 14.058ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.097ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y137.AQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X97Y110.C4     net (fanout=157)      5.330   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X97Y110.C      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2016
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2016
    SLICE_X96Y143.B1     net (fanout=1)        2.087   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2016
    SLICE_X96Y143.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_196
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_154
    SLICE_X31Y136.A1     net (fanout=1)        3.307   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_154
    SLICE_X31Y136.A      Tilo                  0.068   usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_112
    SLICE_X31Y136.D3     net (fanout=1)        0.456   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_112
    SLICE_X31Y136.CMUX   Topdc                 0.348   usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_5_f7
    SLICE_X26Y150.A5     net (fanout=1)        0.954   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_5_f7
    SLICE_X26Y150.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<9>
    SLICE_X26Y150.B2     net (fanout=1)        0.724   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X26Y150.BMUX   Tilo                  0.205   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X25Y135.D4     net (fanout=1)        1.007   icon_control0<3>
    SLICE_X25Y135.CLK    Tas                   0.070   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.097ns (1.232ns logic, 13.865ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X3Y15.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.711ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y132.AQ        Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y132.A4        net (fanout=1)        0.552   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y132.A         Tilo                  0.068   usr/daq/infifo_din<171>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X26Y138.A3        net (fanout=9)        1.014   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X26Y138.A         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y15.ENARDENL   net (fanout=147)      6.271   icon_control0<6>
    RAMB36_X3Y15.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.711ns (0.874ns logic, 7.837ns route)
                                                          (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.448ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y135.AQ        Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y138.C2        net (fanout=4)        0.831   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y138.C         Tilo                  0.068   U_ila_pro_0/U0/iDATA<255>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X26Y138.A4        net (fanout=9)        0.428   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X26Y138.A         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y15.ENARDENL   net (fanout=147)      6.271   icon_control0<6>
    RAMB36_X3Y15.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.448ns (0.918ns logic, 7.530ns route)
                                                          (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.280ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y138.AMUX      Tshcko                0.465   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X26Y138.B1        net (fanout=2)        0.607   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X26Y138.BMUX      Tilo                  0.205   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X26Y138.A6        net (fanout=9)        0.263   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X26Y138.A         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y15.ENARDENL   net (fanout=147)      6.271   icon_control0<6>
    RAMB36_X3Y15.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.280ns (1.139ns logic, 7.141ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X3Y15.ENARDENU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.711ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y132.AQ        Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y132.A4        net (fanout=1)        0.552   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y132.A         Tilo                  0.068   usr/daq/infifo_din<171>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X26Y138.A3        net (fanout=9)        1.014   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X26Y138.A         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y15.ENARDENU   net (fanout=147)      6.271   icon_control0<6>
    RAMB36_X3Y15.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.711ns (0.874ns logic, 7.837ns route)
                                                          (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.448ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y135.AQ        Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y138.C2        net (fanout=4)        0.831   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y138.C         Tilo                  0.068   U_ila_pro_0/U0/iDATA<255>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X26Y138.A4        net (fanout=9)        0.428   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X26Y138.A         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y15.ENARDENU   net (fanout=147)      6.271   icon_control0<6>
    RAMB36_X3Y15.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.448ns (0.918ns logic, 7.530ns route)
                                                          (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.280ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y138.AMUX      Tshcko                0.465   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X26Y138.B1        net (fanout=2)        0.607   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X26Y138.BMUX      Tilo                  0.205   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X26Y138.A6        net (fanout=9)        0.263   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X26Y138.A         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y15.ENARDENU   net (fanout=147)      6.271   icon_control0<6>
    RAMB36_X3Y15.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.280ns (1.139ns logic, 7.141ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X16Y146.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y146.BQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    SLICE_X16Y146.A6     net (fanout=1)        0.045   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
    SLICE_X16Y146.CLK    Tah         (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X16Y146.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y146.AQ     Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X16Y146.A5     net (fanout=1)        0.067   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X16Y146.CLK    Tah         (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.039ns logic, 0.067ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X11Y131.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y132.DQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE
    SLICE_X11Y131.B6     net (fanout=2)        0.090   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
    SLICE_X11Y131.CLK    Tah         (-Th)     0.057   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X6Y21.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y37.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y39.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.705ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X29Y133.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y118.DQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y131.B2     net (fanout=3)        1.268   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y131.B      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X29Y133.SR     net (fanout=3)        0.484   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X29Y133.CLK    Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.918ns logic, 1.752ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X29Y133.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y118.DQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y131.B2     net (fanout=3)        1.268   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y131.B      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X29Y133.SR     net (fanout=3)        0.484   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X29Y133.CLK    Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.918ns logic, 1.752ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X29Y133.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y118.DQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y131.B2     net (fanout=3)        1.268   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y131.B      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X29Y133.SR     net (fanout=3)        0.484   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X29Y133.CLK    Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.918ns logic, 1.752ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X24Y135.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y118.DQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y131.A4     net (fanout=3)        0.456   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y131.A      Tilo                  0.034   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X24Y135.CE     net (fanout=2)        0.256   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X24Y135.CLK    Tckce       (-Th)     0.001   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.131ns logic, 0.712ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X24Y135.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y118.DQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y131.A4     net (fanout=3)        0.456   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y131.A      Tilo                  0.034   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X24Y135.CE     net (fanout=2)        0.256   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X24Y135.CLK    Tckce       (-Th)     0.001   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.131ns logic, 0.712ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X24Y135.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y118.DQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y131.A4     net (fanout=3)        0.456   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y131.A      Tilo                  0.034   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X24Y135.CE     net (fanout=2)        0.256   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X24Y135.CLK    Tckce       (-Th)     0.001   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.131ns logic, 0.712ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.727ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X34Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y118.DQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y118.D4     net (fanout=3)        0.285   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X34Y118.CLK    Tas                   0.070   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.407ns logic, 0.285ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X34Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y118.DQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y118.D4     net (fanout=3)        0.105   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X34Y118.CLK    Tah         (-Th)     0.057   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.041ns logic, 0.105ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 347 paths analyzed, 104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X81Y116.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.848ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.813ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y132.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y132.A4     net (fanout=1)        0.552   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y132.A      Tilo                  0.068   usr/daq/infifo_din<171>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y139.C5     net (fanout=9)        0.978   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y139.C      Tilo                  0.068   icon_control0<20>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X81Y116.SR     net (fanout=3)        3.389   icon_control0<20>
    SLICE_X81Y116.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (0.894ns logic, 4.919ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.697ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.662ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y138.DQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X24Y139.A2     net (fanout=8)        0.866   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X24Y139.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X25Y139.C1     net (fanout=2)        0.469   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X25Y139.C      Tilo                  0.068   icon_control0<20>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X81Y116.SR     net (fanout=3)        3.389   icon_control0<20>
    SLICE_X81Y116.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.662ns (0.938ns logic, 4.724ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.655ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.620ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y135.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y138.C2     net (fanout=4)        0.831   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y138.C      Tilo                  0.068   U_ila_pro_0/U0/iDATA<255>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y139.C3     net (fanout=9)        0.462   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y139.C      Tilo                  0.068   icon_control0<20>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X81Y116.SR     net (fanout=3)        3.389   icon_control0<20>
    SLICE_X81Y116.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (0.938ns logic, 4.682ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X72Y137.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.270ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.235ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y132.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y132.A4     net (fanout=1)        0.552   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y132.A      Tilo                  0.068   usr/daq/infifo_din<171>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y144.B3     net (fanout=9)        1.302   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y144.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X72Y137.SR     net (fanout=3)        2.537   icon_control0<21>
    SLICE_X72Y137.CLK    Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (0.844ns logic, 4.391ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.089ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.054ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y138.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X24Y143.A1     net (fanout=8)        0.917   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X24Y143.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X25Y144.B1     net (fanout=1)        0.712   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X25Y144.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X72Y137.SR     net (fanout=3)        2.537   icon_control0<21>
    SLICE_X72Y137.CLK    Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.054ns (0.888ns logic, 4.166ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.070ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.035ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y135.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y138.C2     net (fanout=4)        0.831   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y138.C      Tilo                  0.068   U_ila_pro_0/U0/iDATA<255>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y144.B5     net (fanout=9)        0.779   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y144.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X72Y137.SR     net (fanout=3)        2.537   icon_control0<21>
    SLICE_X72Y137.CLK    Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (0.888ns logic, 4.147ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (SLICE_X72Y137.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.270ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.235ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y132.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y132.A4     net (fanout=1)        0.552   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y132.A      Tilo                  0.068   usr/daq/infifo_din<171>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y144.B3     net (fanout=9)        1.302   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y144.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X72Y137.SR     net (fanout=3)        2.537   icon_control0<21>
    SLICE_X72Y137.CLK    Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (0.844ns logic, 4.391ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.089ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.054ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y138.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X24Y143.A1     net (fanout=8)        0.917   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X24Y143.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X25Y144.B1     net (fanout=1)        0.712   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X25Y144.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X72Y137.SR     net (fanout=3)        2.537   icon_control0<21>
    SLICE_X72Y137.CLK    Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.054ns (0.888ns logic, 4.166ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.070ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.035ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y135.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y138.C2     net (fanout=4)        0.831   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y138.C      Tilo                  0.068   U_ila_pro_0/U0/iDATA<255>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y144.B5     net (fanout=9)        0.779   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y144.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X72Y137.SR     net (fanout=3)        2.537   icon_control0<21>
    SLICE_X72Y137.CLK    Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (0.888ns logic, 4.147ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X12Y155.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.079ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y155.BQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X12Y155.B6     net (fanout=2)        0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X12Y155.CLK    Tah         (-Th)     0.077   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.021ns logic, 0.093ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X24Y145.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.069ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y144.BQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X24Y145.BX     net (fanout=1)        0.095   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X24Y145.CLK    Tckdi       (-Th)     0.089   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.009ns logic, 0.095ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X12Y155.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.106ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y155.DQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X12Y155.D5     net (fanout=2)        0.120   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X12Y155.CLK    Tah         (-Th)     0.077   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.021ns logic, 0.120ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 245 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X0Y131.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.906ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.906ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y141.AQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X0Y136.A4      net (fanout=25)       2.500   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X0Y136.AMUX    Tilo                  0.190   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X0Y131.A2      net (fanout=1)        0.879   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.527ns logic, 3.379ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.572ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.572ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y141.BQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X0Y136.A5      net (fanout=9)        2.160   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X0Y136.AMUX    Tilo                  0.196   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X0Y131.A2      net (fanout=1)        0.879   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (0.533ns logic, 3.039ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X12Y148.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.844ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.844ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y141.BQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X6Y145.A1      net (fanout=9)        2.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X6Y145.AMUX    Tilo                  0.194   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X12Y148.A2     net (fanout=1)        0.999   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.531ns logic, 3.313ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.267ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.267ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y141.AQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X6Y145.A5      net (fanout=25)       1.738   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X6Y145.AMUX    Tilo                  0.193   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X12Y148.A2     net (fanout=1)        0.999   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (0.530ns logic, 2.737ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X0Y131.B2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.797ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.797ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y141.AQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X0Y136.A4      net (fanout=25)       2.500   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X0Y136.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X0Y131.B2      net (fanout=1)        0.892   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.405ns logic, 3.392ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.457ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y141.BQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X0Y136.A5      net (fanout=9)        2.160   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X0Y136.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X0Y131.B2      net (fanout=1)        0.892   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (0.405ns logic, 3.052ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59895 paths analyzed, 14558 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.338ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20 (SLICE_X65Y103.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (0.633 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y129.A3     net (fanout=228)      1.287   system/mac_rx_valid<2>
    SLICE_X78Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<13>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y140.D5     net (fanout=674)      1.629   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (0.876ns logic, 6.287ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (0.633 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X58Y140.D1     net (fanout=228)      2.840   system/mac_rx_valid<2>
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (0.808ns logic, 6.211ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (0.804 - 1.004)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y120.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y129.A5     net (fanout=1)        0.603   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<13>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y140.D5     net (fanout=674)      1.629   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_20
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (0.791ns logic, 5.603ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21 (SLICE_X65Y103.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (0.633 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y129.A3     net (fanout=228)      1.287   system/mac_rx_valid<2>
    SLICE_X78Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<13>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y140.D5     net (fanout=674)      1.629   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (0.876ns logic, 6.287ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (0.633 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X58Y140.D1     net (fanout=228)      2.840   system/mac_rx_valid<2>
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (0.808ns logic, 6.211ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (0.804 - 1.004)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y120.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y129.A5     net (fanout=1)        0.603   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<13>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y140.D5     net (fanout=674)      1.629   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_21
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (0.791ns logic, 5.603ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22 (SLICE_X65Y103.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (0.633 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y129.A3     net (fanout=228)      1.287   system/mac_rx_valid<2>
    SLICE_X78Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<13>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y140.D5     net (fanout=674)      1.629   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (0.876ns logic, 6.287ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (0.633 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X58Y140.D1     net (fanout=228)      2.840   system/mac_rx_valid<2>
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (0.808ns logic, 6.211ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (0.804 - 1.004)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y120.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y129.A5     net (fanout=1)        0.603   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<13>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y140.D5     net (fanout=674)      1.629   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X65Y103.CE     net (fanout=28)       3.371   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X65Y103.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_22
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (0.791ns logic, 5.603ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_89 (SLICE_X68Y120.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_81 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_89 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.468 - 0.366)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_81 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y119.AQ     Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<87>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_81
    SLICE_X68Y120.A5     net (fanout=1)        0.111   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<81>
    SLICE_X68Y120.CLK    Tah         (-Th)     0.101   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<96>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_arp.pkt_data[111]_GND_193_o_mux_5_OUT1001
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_89
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.014ns logic, 0.111ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.CLIENTEMACTXDVLD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.093ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.781 - 0.727)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X100Y112.AQ                  Tcko                  0.270   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
                                                                     system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
    TEMAC_X0Y1.CLIENTEMACTXDVLD        net (fanout=4)        0.801   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
    TEMAC_X0Y1.CLIENTEMACTXCLIENTCLKIN Tmacckd_VALID(-Th)     0.978   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                     system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.093ns (-0.708ns logic, 0.801ns route)
                                                                     (-761.3% logic, 861.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y25.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_sig_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.475 - 0.324)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_sig_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y127.DQ            Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/rxram_send_buf
                                                              system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_sig_0
    RAMB36_X5Y25.ADDRBWRADDRL14 net (fanout=15)       0.172   system/phy_en.phy_ipb_ctrl/udp_if/rxram_send_buf
    RAMB36_X5Y25.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                              system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.190ns (0.018ns logic, 0.172ns route)
                                                              (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59896 paths analyzed, 14580 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.858ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8 (SLICE_X62Y53.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y73.A4      net (fanout=229)      1.194   system/mac_rx_valid<0>
    SLICE_X74Y73.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<17>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y87.A1      net (fanout=675)      1.948   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8
    -------------------------------------------------  ---------------------------
    Total                                      6.641ns (0.876ns logic, 5.765ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.022ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (0.602 - 0.746)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y78.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X74Y73.A3      net (fanout=1)        0.616   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X74Y73.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<17>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y87.A1      net (fanout=675)      1.948   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (0.835ns logic, 5.187ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y87.A3      net (fanout=229)      2.012   system/mac_rx_valid<0>
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_8
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (0.808ns logic, 4.635ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9 (SLICE_X62Y53.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y73.A4      net (fanout=229)      1.194   system/mac_rx_valid<0>
    SLICE_X74Y73.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<17>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y87.A1      net (fanout=675)      1.948   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      6.641ns (0.876ns logic, 5.765ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.022ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (0.602 - 0.746)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y78.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X74Y73.A3      net (fanout=1)        0.616   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X74Y73.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<17>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y87.A1      net (fanout=675)      1.948   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (0.835ns logic, 5.187ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y87.A3      net (fanout=229)      2.012   system/mac_rx_valid<0>
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (0.808ns logic, 4.635ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11 (SLICE_X62Y53.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y73.A4      net (fanout=229)      1.194   system/mac_rx_valid<0>
    SLICE_X74Y73.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<17>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y87.A1      net (fanout=675)      1.948   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      6.641ns (0.876ns logic, 5.765ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.022ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (0.602 - 0.746)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y78.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X74Y73.A3      net (fanout=1)        0.616   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X74Y73.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<17>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y87.A1      net (fanout=675)      1.948   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (0.835ns logic, 5.187ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y87.A3      net (fanout=229)      2.012   system/mac_rx_valid<0>
    SLICE_X72Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv1
    SLICE_X62Y53.CE      net (fanout=32)       2.623   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0351_inv
    SLICE_X62Y53.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<13>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (0.808ns logic, 4.635ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tuser (SLICE_X92Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/MATCH_FRAME_INT (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tuser (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.504 - 0.402)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/MATCH_FRAME_INT to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tuser
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y80.AQ      Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/MATCH_FRAME_INT
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/MATCH_FRAME_INT
    SLICE_X92Y79.A6      net (fanout=2)        0.095   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/MATCH_FRAME_INT
    SLICE_X92Y79.CLK     Tah         (-Th)     0.076   system/mac_rx_error<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tuser_rstpot
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tuser
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y87.AQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxcharisk_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.286   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y14.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.475 - 0.320)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y72.CQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2
    RAMB36_X5Y14.DIADI2     net (fanout=1)        0.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<2>
    RAMB36_X5Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.180ns (-0.083ns logic, 0.263ns route)
                                                          (-46.1% logic, 146.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y60.C3      net (fanout=23)       4.380   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y60.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.282   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (0.808ns logic, 5.662ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y60.C5      net (fanout=22)       4.446   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y60.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.282   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (0.723ns logic, 5.728ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       5.373   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (0.456ns logic, 5.373ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y60.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.479 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y60.C3      net (fanout=23)       4.380   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y60.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y60.CE      net (fanout=2)        0.134   system/cdce_synch/_n0067_inv
    SLICE_X30Y60.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (0.774ns logic, 4.514ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.479 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y60.C5      net (fanout=22)       4.446   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y60.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y60.CE      net (fanout=2)        0.134   system/cdce_synch/_n0067_inv
    SLICE_X30Y60.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (0.689ns logic, 4.580ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X9Y126.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y126.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X9Y126.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X9Y126.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X9Y129.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y129.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y129.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y129.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X9Y129.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y129.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X9Y129.A5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_12
    SLICE_X9Y129.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47389 paths analyzed, 23325 endpoints analyzed, 188 failing endpoints
 188 timing errors detected. (188 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.388ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0 (SLICE_X85Y29.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.895ns (Levels of Logic = 2)
  Clock Path Skew:      -0.458ns (0.850 - 1.308)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X71Y59.D4      net (fanout=4)        3.431   usr/rx_kchar<1>
    SLICE_X71Y59.DMUX    Tilo                  0.186   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n041211
    SLICE_X83Y29.A5      net (fanout=1)        1.794   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04121
    SLICE_X83Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04122
    SLICE_X85Y29.SR      net (fanout=2)        0.362   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
    SLICE_X85Y29.CLK     Tsrck                 0.513   usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (1.308ns logic, 5.587ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.458ns (0.850 - 1.308)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X71Y59.D5      net (fanout=4)        3.296   usr/rx_kchar<0>
    SLICE_X71Y59.DMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n041211
    SLICE_X83Y29.A5      net (fanout=1)        1.794   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04121
    SLICE_X83Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04122
    SLICE_X85Y29.SR      net (fanout=2)        0.362   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
    SLICE_X85Y29.CLK     Tsrck                 0.513   usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (1.313ns logic, 5.452ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.358ns (Levels of Logic = 4)
  Clock Path Skew:      -0.458ns (0.850 - 1.308)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA2   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X104Y7.B1      net (fanout=15)       1.336   usr/rx_data<2>
    SLICE_X104Y7.B       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X104Y7.A6      net (fanout=1)        0.125   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X104Y7.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X93Y19.A5      net (fanout=4)        0.932   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X93Y19.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/Mcount_data_cnt_lut<3>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>13
    SLICE_X83Y29.A3      net (fanout=5)        1.277   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>1
    SLICE_X83Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04122
    SLICE_X85Y29.SR      net (fanout=2)        0.362   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
    SLICE_X85Y29.CLK     Tsrck                 0.513   usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (1.326ns logic, 4.032ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_118 (SLICE_X67Y73.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_118 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.756ns (Levels of Logic = 1)
  Clock Path Skew:      -0.559ns (1.408 - 1.967)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA6   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X67Y73.C6      net (fanout=15)       6.142   usr/rx_data<6>
    SLICE_X67Y73.CLK     Tas                   0.073   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<119>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/Mmux_data[118]_rx_data_i[6]_MUX_2677_o11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_118
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (0.614ns logic, 6.142ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1 (SLICE_X86Y29.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.455ns (0.853 - 1.308)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X71Y59.D4      net (fanout=4)        3.431   usr/rx_kchar<1>
    SLICE_X71Y59.DMUX    Tilo                  0.186   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n041211
    SLICE_X83Y29.A5      net (fanout=1)        1.794   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04121
    SLICE_X83Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04122
    SLICE_X86Y29.SR      net (fanout=2)        0.356   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
    SLICE_X86Y29.CLK     Tsrck                 0.455   usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core<1>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.250ns logic, 5.581ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.701ns (Levels of Logic = 2)
  Clock Path Skew:      -0.455ns (0.853 - 1.308)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X71Y59.D5      net (fanout=4)        3.296   usr/rx_kchar<0>
    SLICE_X71Y59.DMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n041211
    SLICE_X83Y29.A5      net (fanout=1)        1.794   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04121
    SLICE_X83Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04122
    SLICE_X86Y29.SR      net (fanout=2)        0.356   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
    SLICE_X86Y29.CLK     Tsrck                 0.455   usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core<1>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (1.255ns logic, 5.446ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.294ns (Levels of Logic = 4)
  Clock Path Skew:      -0.455ns (0.853 - 1.308)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA2   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X104Y7.B1      net (fanout=15)       1.336   usr/rx_data<2>
    SLICE_X104Y7.B       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X104Y7.A6      net (fanout=1)        0.125   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X104Y7.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X93Y19.A5      net (fanout=4)        0.932   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X93Y19.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/Mcount_data_cnt_lut<3>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>13
    SLICE_X83Y29.A3      net (fanout=5)        1.277   usr/link_tracking_0_inst/gtx_rx_mux_inst/GND_555_o_rx_data_i[15]_equal_3_o<15>1
    SLICE_X83Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n04122
    SLICE_X86Y29.SR      net (fanout=2)        0.356   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0412
    SLICE_X86Y29.CLK     Tsrck                 0.455   usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core<1>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (1.268ns logic, 4.026ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_28 (SLICE_X65Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/ipb_registers_inst/data_byte_28 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         ila0_clk rising at 6.250ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/ipb_registers_inst/data_byte_28 to usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.AQ      Tcko                  0.098   usr/link_tracking_0_inst/ipb_registers_inst/data_byte<31>
                                                       usr/link_tracking_0_inst/ipb_registers_inst/data_byte_28
    SLICE_X65Y38.AX      net (fanout=1)        0.097   usr/link_tracking_0_inst/ipb_registers_inst/data_byte<28>
    SLICE_X65Y38.CLK     Tckdi       (-Th)     0.076   user_ipb_miso[6]_ipb_rdata<31>
                                                       usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_28
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_29 (SLICE_X65Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/ipb_registers_inst/data_byte_29 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         ila0_clk rising at 6.250ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/ipb_registers_inst/data_byte_29 to usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.BQ      Tcko                  0.098   usr/link_tracking_0_inst/ipb_registers_inst/data_byte<31>
                                                       usr/link_tracking_0_inst/ipb_registers_inst/data_byte_29
    SLICE_X65Y38.BX      net (fanout=1)        0.097   usr/link_tracking_0_inst/ipb_registers_inst/data_byte<29>
    SLICE_X65Y38.CLK     Tckdi       (-Th)     0.076   user_ipb_miso[6]_ipb_rdata<31>
                                                       usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_29
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_30 (SLICE_X65Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/ipb_registers_inst/data_byte_30 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         ila0_clk rising at 6.250ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/ipb_registers_inst/data_byte_30 to usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.CQ      Tcko                  0.098   usr/link_tracking_0_inst/ipb_registers_inst/data_byte<31>
                                                       usr/link_tracking_0_inst/ipb_registers_inst/data_byte_30
    SLICE_X65Y38.CX      net (fanout=1)        0.097   usr/link_tracking_0_inst/ipb_registers_inst/data_byte<30>
    SLICE_X65Y38.CLK     Tckdi       (-Th)     0.076   user_ipb_miso[6]_ipb_rdata<31>
                                                       usr/link_tracking_0_inst/ipb_registers_inst/ipb_data_30
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4073 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/countdown_28 (SLICE_X24Y76.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.094 - 0.111)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.BQ      Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X25Y72.A2      net (fanout=2)        0.716   usr/countdown<1>
    SLICE_X25Y72.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (1.399ns logic, 2.394ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_2 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.094 - 0.111)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_2 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.CQ      Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_2
    SLICE_X25Y72.A1      net (fanout=2)        0.712   usr/countdown<2>
    SLICE_X25Y72.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.399ns logic, 2.390ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_8 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_8 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.AQ      Tcko                  0.381   usr/countdown<11>
                                                       usr/countdown_8
    SLICE_X25Y72.B1      net (fanout=2)        0.709   usr/countdown<8>
    SLICE_X25Y72.COUT    Topcyb                0.404   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<1>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (1.394ns logic, 2.387ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/countdown_29 (SLICE_X24Y76.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.094 - 0.111)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.BQ      Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X25Y72.A2      net (fanout=2)        0.716   usr/countdown<1>
    SLICE_X25Y72.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (1.399ns logic, 2.394ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_2 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.094 - 0.111)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_2 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.CQ      Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_2
    SLICE_X25Y72.A1      net (fanout=2)        0.712   usr/countdown<2>
    SLICE_X25Y72.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.399ns logic, 2.390ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_8 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_8 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.AQ      Tcko                  0.381   usr/countdown<11>
                                                       usr/countdown_8
    SLICE_X25Y72.B1      net (fanout=2)        0.709   usr/countdown<8>
    SLICE_X25Y72.COUT    Topcyb                0.404   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<1>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (1.394ns logic, 2.387ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/countdown_30 (SLICE_X24Y76.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.094 - 0.111)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.BQ      Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X25Y72.A2      net (fanout=2)        0.716   usr/countdown<1>
    SLICE_X25Y72.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (1.399ns logic, 2.394ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_2 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.094 - 0.111)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_2 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.CQ      Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_2
    SLICE_X25Y72.A1      net (fanout=2)        0.712   usr/countdown<2>
    SLICE_X25Y72.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.399ns logic, 2.390ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_8 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_8 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.AQ      Tcko                  0.381   usr/countdown<11>
                                                       usr/countdown_8
    SLICE_X25Y72.B1      net (fanout=2)        0.709   usr/countdown<8>
    SLICE_X25Y72.COUT    Topcyb                0.404   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<1>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X25Y73.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A1      net (fanout=1)        0.705   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X25Y70.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X24Y76.CE      net (fanout=8)        0.973   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X24Y76.CLK     Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (1.394ns logic, 2.387ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X101Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 8.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y114.AQ    Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X101Y114.A5    net (fanout=2)        0.066   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X101Y114.CLK   Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X87Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 8.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y104.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X87Y104.A5     net (fanout=2)        0.067   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X87Y104.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/countdown_0 (SLICE_X24Y69.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/countdown_0 (FF)
  Destination:          usr/countdown_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 8.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/countdown_0 to usr/countdown_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.AQ      Tcko                  0.115   usr/countdown<3>
                                                       usr/countdown_0
    SLICE_X24Y69.A5      net (fanout=2)        0.072   usr/countdown<0>
    SLICE_X24Y69.CLK     Tah         (-Th)     0.039   usr/countdown<3>
                                                       usr/countdown<0>_rt
                                                       usr/Mcount_countdown_cy<3>
                                                       usr/countdown_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Location pin: RAMB36_X3Y33.CLKARDCLKL
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15046 paths analyzed, 6598 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q_15 (SLICE_X98Y128.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/daqlink_gtx_i/gtxe1_i (HSIO)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.469ns (1.383 - 1.852)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i to usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y8.RXDATA15  Tgtxcko_RXDATA        0.541   usr/daq/daq_link/daqlink_gtx_i/gtxe1_i
                                                       usr/daq/daq_link/daqlink_gtx_i/gtxe1_i
    SLICE_X98Y128.DX     net (fanout=2)        2.895   usr/daq/daq_link/gtx0_rxdata_i<15>
    SLICE_X98Y128.CLK    Tdick                 0.034   usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q<15>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (0.575ns logic, 2.895ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q_5 (SLICE_X99Y131.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/daqlink_gtx_i/gtxe1_i (HSIO)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 0)
  Clock Path Skew:      -0.472ns (1.380 - 1.852)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i to usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y8.RXDATA5   Tgtxcko_RXDATA        0.541   usr/daq/daq_link/daqlink_gtx_i/gtxe1_i
                                                       usr/daq/daq_link/daqlink_gtx_i/gtxe1_i
    SLICE_X99Y131.BX     net (fanout=2)        2.892   usr/daq/daq_link/gtx0_rxdata_i<5>
    SLICE_X99Y131.CLK    Tdick                 0.034   usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q<7>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/RXDATA_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.575ns logic, 2.892ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO (SLICE_X92Y133.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/sel_cntr (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.375 - 1.570)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/sel_cntr to usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y174.BQ     Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/sel_cntr
                                                       usr/daq/daq_link/DAQ_Link_V6_i/sel_cntr
    SLICE_X92Y164.D5     net (fanout=8)        1.140   usr/daq/daq_link/DAQ_Link_V6_i/sel_cntr
    SLICE_X92Y164.DMUX   Tilo                  0.196   usr/daq/daq_link/DAQ_Link_V6_i/TxCRC<2>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_TxFIFO_Di<15:0>51
    SLICE_X92Y133.AX     net (fanout=4)        1.625   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Di<13>
    SLICE_X92Y133.CLK    Tds                   0.370   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Do<13>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (0.903ns logic, 2.765ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Dip_13 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.441ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (1.375 - 1.587)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Dip_13 to usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y163.CQ     Tcko                  0.381   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Dip<13>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Dip_13
    SLICE_X92Y164.D2     net (fanout=1)        0.869   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Dip<13>
    SLICE_X92Y164.DMUX   Tilo                  0.196   usr/daq/daq_link/DAQ_Link_V6_i/TxCRC<2>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_TxFIFO_Di<15:0>51
    SLICE_X92Y133.AX     net (fanout=4)        1.625   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Di<13>
    SLICE_X92Y133.CLK    Tds                   0.370   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Do<13>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (0.947ns logic, 2.494ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/cntrs_13 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (1.375 - 1.583)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/cntrs_13 to usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y170.CQ     Tcko                  0.381   usr/daq/daq_link/DAQ_Link_V6_i/cntrs<13>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/cntrs_13
    SLICE_X92Y164.D3     net (fanout=1)        0.617   usr/daq/daq_link/DAQ_Link_V6_i/cntrs<13>
    SLICE_X92Y164.DMUX   Tilo                  0.190   usr/daq/daq_link/DAQ_Link_V6_i/TxCRC<2>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_TxFIFO_Di<15:0>51
    SLICE_X92Y133.AX     net (fanout=4)        1.625   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Di<13>
    SLICE_X92Y133.CLK    Tds                   0.370   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_Do<13>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/g_TxFIFO[13].i_TxFIFO
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.941ns logic, 2.242ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X5Y62.DIBDI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_12 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.544 - 0.400)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_12 to usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y156.AQ     Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<15>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_12
    RAMB18_X5Y62.DIBDI12 net (fanout=1)        0.267   usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<12>
    RAMB18_X5Y62.WRCLK   Trckd_DIB   (-Th)     0.198   usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-0.100ns logic, 0.267ns route)
                                                       (-59.9% logic, 159.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X5Y62.DIBDI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_13 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.544 - 0.400)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_13 to usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y156.BQ     Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<15>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_13
    RAMB18_X5Y62.DIBDI13 net (fanout=1)        0.268   usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<13>
    RAMB18_X5Y62.WRCLK   Trckd_DIB   (-Th)     0.198   usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (-0.100ns logic, 0.268ns route)
                                                       (-59.5% logic, 159.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X5Y62.DIBDI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_14 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.544 - 0.400)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_14 to usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y156.CQ     Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<15>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_14
    RAMB18_X5Y62.DIBDI14 net (fanout=1)        0.268   usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<14>
    RAMB18_X5Y62.WRCLK   Trckd_DIB   (-Th)     0.198   usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (-0.100ns logic, 0.268ns route)
                                                       (-59.5% logic, 159.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Location pin: RAMB36_X3Y33.CLKARDCLKL
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0 = PERIOD TIMEGRP 
"usr_daq_daq_clocks_clkout0"         TS_clk125_2_p / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0 = PERIOD TIMEGRP "usr_daq_daq_clocks_clkout0"
        TS_clk125_2_p / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X3Y33.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y50.WRCLK
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y32.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y97.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y20.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0_0 = PERIOD TIMEGRP         
"usr_daq_daq_clocks_clkout0_0" TS_clk125_2_n / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0_0 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_0" TS_clk125_2_n / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X3Y33.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y50.WRCLK
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y32.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y97.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y20.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.163ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X78Y85.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.859 - 0.929)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y93.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X72Y94.A2      net (fanout=2)        0.851   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X72Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X73Y90.C3      net (fanout=2)        0.593   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.757ns logic, 2.253ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.859 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X73Y90.C5      net (fanout=1)        1.377   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.689ns logic, 2.186ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.859 - 0.928)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y94.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_8
    SLICE_X72Y94.A1      net (fanout=2)        0.607   system/gbt_phase_monitoring/sfp_cdce_pm/timer<8>
    SLICE_X72Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X73Y90.C3      net (fanout=2)        0.593   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.757ns logic, 2.009ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (SLICE_X78Y85.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.859 - 0.929)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y93.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X72Y94.A2      net (fanout=2)        0.851   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X72Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X73Y90.C3      net (fanout=2)        0.593   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.757ns logic, 2.253ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.859 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X73Y90.C5      net (fanout=1)        1.377   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.689ns logic, 2.186ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.859 - 0.928)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y94.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_8
    SLICE_X72Y94.A1      net (fanout=2)        0.607   system/gbt_phase_monitoring/sfp_cdce_pm/timer<8>
    SLICE_X72Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X73Y90.C3      net (fanout=2)        0.593   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.757ns logic, 2.009ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (SLICE_X78Y85.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.859 - 0.929)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y93.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X72Y94.A2      net (fanout=2)        0.851   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X72Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X73Y90.C3      net (fanout=2)        0.593   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.757ns logic, 2.253ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.859 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X73Y90.C5      net (fanout=1)        1.377   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.689ns logic, 2.186ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.859 - 0.928)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y94.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_8
    SLICE_X72Y94.A1      net (fanout=2)        0.607   system/gbt_phase_monitoring/sfp_cdce_pm/timer<8>
    SLICE_X72Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X73Y90.C3      net (fanout=2)        0.593   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X73Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N106
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X78Y85.CE      net (fanout=4)        0.809   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X78Y85.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.757ns logic, 2.009ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y84.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X56Y84.AI      net (fanout=2)        0.102   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.011ns logic, 0.102ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X56Y87.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.453 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y87.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X56Y87.AI      net (fanout=4)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X56Y87.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.011ns logic, 0.110ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X56Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.BQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    SLICE_X56Y84.AX      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<1>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.045ns logic, 0.101ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP         
"usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7244 paths analyzed, 2982 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  32.025ns.
--------------------------------------------------------------------------------

Paths for end point usr/daq/evtfifo_rd_en (SLICE_X57Y134.AX), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.023ns (Levels of Logic = 2)
  Clock Path Skew:      -2.825ns (1.792 - 4.617)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y105.AQ     Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X62Y128.B5     net (fanout=4)        1.010   usr/request_read<5><0>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X60Y136.A3     net (fanout=6)        0.892   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X60Y136.AMUX   Tilo                  0.189   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X57Y134.AX     net (fanout=1)        0.493   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X57Y134.CLK    Tdick                 0.034   ila0_data0<430>
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (0.628ns logic, 2.395ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (1.415 - 1.616)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y161.AQ     Tcko                  0.337   usr/request_read<4><1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X62Y128.B1     net (fanout=6)        1.950   usr/request_read<4><1>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X60Y136.A3     net (fanout=6)        0.892   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X60Y136.AMUX   Tilo                  0.189   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X57Y134.AX     net (fanout=1)        0.493   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X57Y134.CLK    Tdick                 0.034   ila0_data0<430>
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (0.628ns logic, 3.335ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (1.415 - 1.504)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y125.DQ     Tcko                  0.337   ila0_data0<289>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X62Y128.B2     net (fanout=7)        1.498   ila0_data0<289>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X60Y136.A3     net (fanout=6)        0.892   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X60Y136.AMUX   Tilo                  0.189   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X57Y134.AX     net (fanout=1)        0.493   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X57Y134.CLK    Tdick                 0.034   ila0_data0<430>
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (0.628ns logic, 2.883ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_state_FSM_FFd3 (SLICE_X64Y149.A6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/daq_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.902ns (Levels of Logic = 2)
  Clock Path Skew:      -2.835ns (1.782 - 4.617)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y105.AQ     Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X62Y128.B5     net (fanout=4)        1.010   usr/request_read<5><0>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X64Y149.A6     net (fanout=6)        1.457   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X64Y149.CLK    Tas                   0.030   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/daq_state_FSM_FFd3-In
                                                       usr/daq/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.435ns logic, 2.467ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/daq_state_FSM_FFd3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (1.405 - 1.616)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y161.AQ     Tcko                  0.337   usr/request_read<4><1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X62Y128.B1     net (fanout=6)        1.950   usr/request_read<4><1>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X64Y149.A6     net (fanout=6)        1.457   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X64Y149.CLK    Tas                   0.030   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/daq_state_FSM_FFd3-In
                                                       usr/daq/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (0.435ns logic, 3.407ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/daq_state_FSM_FFd3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.405 - 1.504)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y125.DQ     Tcko                  0.337   ila0_data0<289>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X62Y128.B2     net (fanout=7)        1.498   ila0_data0<289>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X64Y149.A6     net (fanout=6)        1.457   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X64Y149.CLK    Tas                   0.030   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/daq_state_FSM_FFd3-In
                                                       usr/daq/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (0.435ns logic, 2.955ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/fsmfake30_2 (SLICE_X62Y136.B1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/fsmfake30_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 2)
  Clock Path Skew:      -2.827ns (1.790 - 4.617)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/fsmfake30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y105.AQ     Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X62Y128.B5     net (fanout=4)        1.010   usr/request_read<5><0>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X62Y136.B1     net (fanout=6)        0.879   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X62Y136.CLK    Tas                   0.084   ila0_data0<354>
                                                       usr/daq/Mmux__n055531
                                                       usr/daq/fsmfake30_2
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.489ns logic, 1.889ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/fsmfake30_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.318ns (Levels of Logic = 2)
  Clock Path Skew:      -0.203ns (1.413 - 1.616)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/fsmfake30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y161.AQ     Tcko                  0.337   usr/request_read<4><1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X62Y128.B1     net (fanout=6)        1.950   usr/request_read<4><1>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X62Y136.B1     net (fanout=6)        0.879   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X62Y136.CLK    Tas                   0.084   ila0_data0<354>
                                                       usr/daq/Mmux__n055531
                                                       usr/daq/fsmfake30_2
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (0.489ns logic, 2.829ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/fsmfake30_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.413 - 1.504)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/fsmfake30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y125.DQ     Tcko                  0.337   ila0_data0<289>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X62Y128.B2     net (fanout=7)        1.498   ila0_data0<289>
    SLICE_X62Y128.B      Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X62Y136.B1     net (fanout=6)        0.879   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X62Y136.CLK    Tas                   0.084   ila0_data0<354>
                                                       usr/daq/Mmux__n055531
                                                       usr/daq/fsmfake30_2
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.489ns logic, 2.377ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAMB36_X3Y33.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_event_data_10 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.560 - 0.413)
  Source Clock:         usr/daq/daq_clk_bufg rising at 40.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_event_data_10 to usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y163.AQ        Tcko                  0.115   usr/daq/daq_event_data<11>
                                                          usr/daq/daq_event_data_10
    RAMB36_X3Y33.DIADI10    net (fanout=1)        0.274   usr/daq/daq_event_data<10>
    RAMB36_X3Y33.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
                                                          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    ----------------------------------------------------  ---------------------------
    Total                                         0.191ns (-0.083ns logic, 0.274ns route)
                                                          (-43.5% logic, 143.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAMB36_X3Y33.DIADI11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_event_data_11 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.560 - 0.413)
  Source Clock:         usr/daq/daq_clk_bufg rising at 40.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_event_data_11 to usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y163.CQ        Tcko                  0.115   usr/daq/daq_event_data<11>
                                                          usr/daq/daq_event_data_11
    RAMB36_X3Y33.DIADI11    net (fanout=1)        0.290   usr/daq/daq_event_data<11>
    RAMB36_X3Y33.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
                                                          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    ----------------------------------------------------  ---------------------------
    Total                                         0.207ns (-0.083ns logic, 0.290ns route)
                                                          (-40.1% logic, 140.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync1_0 (SLICE_X68Y169.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync_0 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.438 - 0.404)
  Source Clock:         usr/daq/daq_clk_bufg rising at 40.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync_0 to usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y169.AQ     Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync<3>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync_0
    SLICE_X68Y169.AX     net (fanout=1)        0.095   usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync<0>
    SLICE_X68Y169.CLK    Tckdi       (-Th)     0.089   usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync1<3>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/ra_g_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.009ns logic, 0.095ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X3Y33.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y50.WRCLK
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y32.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140563 paths analyzed, 1739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.082ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X63Y160.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.497ns (Levels of Logic = 7)
  Clock Path Skew:      -1.380ns (1.571 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X45Y37.A6      net (fanout=68)       3.845   system/ipb_arb/src<1>
    SLICE_X45Y37.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.D4      net (fanout=963)      2.213   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X63Y161.D5     net (fanout=4)        5.267   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X63Y161.D      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X63Y160.SR     net (fanout=1)        0.350   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X63Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.497ns (1.455ns logic, 14.042ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.386ns (Levels of Logic = 9)
  Clock Path Skew:      -1.380ns (1.571 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X61Y57.A1      net (fanout=69)       3.087   system/ipb_arb/src<0>
    SLICE_X61Y57.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X54Y73.B3      net (fanout=9)        1.499   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X54Y73.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X54Y73.A2      net (fanout=2)        0.479   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X54Y73.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X52Y71.D2      net (fanout=7)        0.746   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X63Y161.D5     net (fanout=4)        5.267   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X63Y161.D      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X63Y160.SR     net (fanout=1)        0.350   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X63Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.386ns (1.591ns logic, 13.795ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.153ns (Levels of Logic = 7)
  Clock Path Skew:      -1.380ns (1.571 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y52.B1      net (fanout=69)       3.227   system/ipb_arb/src<0>
    SLICE_X62Y52.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X52Y71.D5      net (fanout=855)      2.487   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X63Y161.D5     net (fanout=4)        5.267   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X63Y161.D      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X63Y160.SR     net (fanout=1)        0.350   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X63Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.153ns (1.455ns logic, 13.698ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (SLICE_X62Y161.BX), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.427ns (Levels of Logic = 7)
  Clock Path Skew:      -1.380ns (1.571 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X45Y37.A6      net (fanout=68)       3.845   system/ipb_arb/src<1>
    SLICE_X45Y37.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.D4      net (fanout=963)      2.213   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X63Y160.D1     net (fanout=4)        5.656   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X63Y160.DMUX   Tilo                  0.192   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X62Y161.BX     net (fanout=1)        0.246   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X62Y161.CLK    Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     15.427ns (1.100ns logic, 14.327ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.316ns (Levels of Logic = 9)
  Clock Path Skew:      -1.380ns (1.571 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X61Y57.A1      net (fanout=69)       3.087   system/ipb_arb/src<0>
    SLICE_X61Y57.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X54Y73.B3      net (fanout=9)        1.499   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X54Y73.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X54Y73.A2      net (fanout=2)        0.479   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X54Y73.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X52Y71.D2      net (fanout=7)        0.746   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X63Y160.D1     net (fanout=4)        5.656   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X63Y160.DMUX   Tilo                  0.192   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X62Y161.BX     net (fanout=1)        0.246   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X62Y161.CLK    Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     15.316ns (1.236ns logic, 14.080ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.083ns (Levels of Logic = 7)
  Clock Path Skew:      -1.380ns (1.571 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y52.B1      net (fanout=69)       3.227   system/ipb_arb/src<0>
    SLICE_X62Y52.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X52Y71.D5      net (fanout=855)      2.487   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X63Y160.D1     net (fanout=4)        5.656   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X63Y160.DMUX   Tilo                  0.192   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X62Y161.BX     net (fanout=1)        0.246   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X62Y161.CLK    Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     15.083ns (1.100ns logic, 13.983ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X44Y68.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.976ns (Levels of Logic = 9)
  Clock Path Skew:      -0.164ns (2.787 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X45Y37.A6      net (fanout=68)       3.845   system/ipb_arb/src<1>
    SLICE_X45Y37.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.D4      net (fanout=963)      2.213   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X26Y105.B5     net (fanout=4)        2.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X26Y105.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X26Y105.A5     net (fanout=7)        0.330   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X26Y105.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y101.A4     net (fanout=8)        0.672   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y101.A      Tilo                  0.068   U_ila_pro_0/U0/iDATA<207>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y68.SR      net (fanout=15)       2.477   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.976ns (1.728ns logic, 14.248ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.865ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (2.787 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X61Y57.A1      net (fanout=69)       3.087   system/ipb_arb/src<0>
    SLICE_X61Y57.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X54Y73.B3      net (fanout=9)        1.499   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X54Y73.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X54Y73.A2      net (fanout=2)        0.479   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X54Y73.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X52Y71.D2      net (fanout=7)        0.746   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X26Y105.B5     net (fanout=4)        2.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X26Y105.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X26Y105.A5     net (fanout=7)        0.330   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X26Y105.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y101.A4     net (fanout=8)        0.672   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y101.A      Tilo                  0.068   U_ila_pro_0/U0/iDATA<207>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y68.SR      net (fanout=15)       2.477   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.865ns (1.864ns logic, 14.001ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.632ns (Levels of Logic = 9)
  Clock Path Skew:      -0.164ns (2.787 - 2.951)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y52.B1      net (fanout=69)       3.227   system/ipb_arb/src<0>
    SLICE_X62Y52.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X52Y71.D5      net (fanout=855)      2.487   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X52Y71.D       Tilo                  0.068   ila0_data0<202>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X55Y71.B2      net (fanout=1)        0.722   system/ipb_fabric/N01
    SLICE_X55Y71.B       Tilo                  0.068   system/ipb_usr_fabric/N6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.B1      net (fanout=39)       0.896   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y73.C4      net (fanout=1)        0.396   system/ipb_fabric/N36
    SLICE_X56Y73.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D3      net (fanout=33)       0.353   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y73.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X26Y105.B5     net (fanout=4)        2.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X26Y105.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X26Y105.A5     net (fanout=7)        0.330   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X26Y105.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y101.A4     net (fanout=8)        0.672   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y101.A      Tilo                  0.068   U_ila_pro_0/U0/iDATA<207>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y68.SR      net (fanout=15)       2.477   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.632ns (1.728ns logic, 13.904ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_14 (SLICE_X56Y75.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.340 - 1.254)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.CQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_14
    SLICE_X56Y75.A4      net (fanout=2)        0.158   system/ipb_from_masters[2]_ipb_addr<14>
    SLICE_X56Y75.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X56Y75.B3      net (fanout=9)        0.130   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X56Y75.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.055ns logic, 0.288ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.340 - 1.245)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y62.CQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X56Y75.A3      net (fanout=2)        0.404   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X56Y75.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X56Y75.B3      net (fanout=9)        0.130   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X56Y75.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.055ns logic, 0.534ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.340 - 1.246)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.DQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y75.A6      net (fanout=68)       0.423   system/ipb_arb/src<1>
    SLICE_X56Y75.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X56Y75.B3      net (fanout=9)        0.130   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X56Y75.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.055ns logic, 0.553ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/WE_B_O (SLICE_X28Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/WE_B_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2 to system/sram2_if/sramInterface/WE_B_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.AQ     Tcko                  0.115   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
    SLICE_X28Y103.A5     net (fanout=7)        0.072   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
    SLICE_X28Y103.CLK    Tah         (-Th)     0.101   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/WE_B_O_rstpot
                                                       system/sram2_if/sramInterface/WE_B_O
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.counter_1 (SLICE_X27Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.counter_0 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.counter_0 to system/sram2_if/sramInterface/control_process.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.AQ     Tcko                  0.098   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/control_process.counter_0
    SLICE_X27Y106.A5     net (fanout=7)        0.071   system/sram2_if/sramInterface/control_process.counter<0>
    SLICE_X27Y106.CLK    Tah         (-Th)     0.082   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_wide_mux_29_OUT21
                                                       system/sram2_if/sramInterface/control_process.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y97.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31983857 paths analyzed, 20906 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  31.504ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X5Y16.DIADI1), 22624 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.741ns (Levels of Logic = 7)
  Clock Path Skew:      2.422ns (4.434 - 2.012)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y57.BQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_5
    SLICE_X45Y55.C5         net (fanout=4)        0.315   usr/request_read<4><25>
    SLICE_X45Y55.BQ         Tad_logic             0.621   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870_rt
    SLICE_X53Y43.B4         net (fanout=1)        0.990   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X53Y43.BMUX       Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<25>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X61Y41.C5         net (fanout=1)        0.640   user_ipb_miso[10]_ipb_rdata<25>
    SLICE_X61Y41.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><25>2
                                                          system/ipb_usr_fabric/mux_rdata<0><25>3
    SLICE_X64Y66.B4         net (fanout=1)        2.282   system/ipb_usr_fabric/mux_rdata<0><25>3
    SLICE_X64Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X64Y66.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X64Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X71Y81.D5         net (fanout=3)        1.389   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X71Y81.D          Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<121>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X71Y81.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X71Y81.C          Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<121>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y16.DIADI1     net (fanout=1)        1.144   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y16.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         9.741ns (2.394ns logic, 7.347ns route)
                                                          (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.060ns (Levels of Logic = 8)
  Clock Path Skew:      2.422ns (4.434 - 2.012)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y57.BQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_5
    SLICE_X44Y54.C5         net (fanout=4)        0.443   usr/request_read<4><25>
    SLICE_X44Y54.BMUX       Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
    SLICE_X49Y49.B6         net (fanout=1)        0.520   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X49Y49.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<25>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X48Y49.D4         net (fanout=1)        0.278   user_ipb_miso[9]_ipb_rdata<25>
    SLICE_X48Y49.D          Tilo                  0.068   user_ipb_miso[7]_ipb_rdata<23>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6_SW0
    SLICE_X51Y59.D1         net (fanout=1)        1.007   system/ipb_usr_fabric/N10
    SLICE_X51Y59.D          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><25>6
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X64Y66.B1         net (fanout=1)        1.439   system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X64Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X64Y66.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X64Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X71Y81.D5         net (fanout=3)        1.389   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X71Y81.D          Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<121>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X71Y81.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X71Y81.C          Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<121>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y16.DIADI1     net (fanout=1)        1.144   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y16.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         9.060ns (2.253ns logic, 6.807ns route)
                                                          (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.120ns (Levels of Logic = 7)
  Clock Path Skew:      2.422ns (4.434 - 2.012)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y57.BQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_5
    SLICE_X41Y56.C6         net (fanout=4)        0.372   usr/request_read<4><25>
    SLICE_X41Y56.BMUX       Topcb                 0.412   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
    SLICE_X46Y56.B5         net (fanout=1)        0.449   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X46Y56.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<25>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X51Y59.D4         net (fanout=1)        0.555   user_ipb_miso[11]_ipb_rdata<25>
    SLICE_X51Y59.D          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><25>6
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X64Y66.B1         net (fanout=1)        1.439   system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X64Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X64Y66.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X64Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X71Y81.D5         net (fanout=3)        1.389   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X71Y81.D          Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<121>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X71Y81.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X71Y81.C          Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<121>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y16.DIADI1     net (fanout=1)        1.144   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y16.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         8.120ns (2.185ns logic, 5.935ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X5Y15.DIADI1), 23117 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.793ns (Levels of Logic = 7)
  Clock Path Skew:      2.529ns (4.543 - 2.014)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y161.AQ        Tcko                  0.337   usr/request_read<4><1>
                                                          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X59Y105.C6        net (fanout=6)        3.026   usr/request_read<4><1>
    SLICE_X59Y105.BMUX      Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X60Y89.B6         net (fanout=1)        1.015   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X60Y89.BMUX       Topbb                 0.392   user_ipb_miso[9]_ipb_rdata<1>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X60Y76.A6         net (fanout=1)        0.807   user_ipb_miso[9]_ipb_rdata<1>
    SLICE_X60Y76.A          Tilo                  0.068   ila0_data0<170>
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6_SW0
    SLICE_X60Y70.D5         net (fanout=1)        0.478   system/ipb_usr_fabric/N22
    SLICE_X60Y70.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X60Y70.C6         net (fanout=1)        0.123   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X60Y70.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X71Y75.D6         net (fanout=3)        1.033   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X71Y75.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X71Y75.C6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X71Y75.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X5Y15.DIADI1     net (fanout=1)        1.013   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X5Y15.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         9.793ns (2.188ns logic, 7.605ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.432ns (Levels of Logic = 6)
  Clock Path Skew:      2.529ns (4.543 - 2.014)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y161.AQ        Tcko                  0.337   usr/request_read<4><1>
                                                          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X59Y103.C6        net (fanout=6)        2.793   usr/request_read<4><1>
    SLICE_X59Y103.BMUX      Topcb                 0.412   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X59Y74.B5         net (fanout=1)        1.414   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X59Y74.BMUX       Topbb                 0.389   system/sfp_phase_mon_stats<15>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X61Y67.C6         net (fanout=1)        0.517   user_ipb_miso[10]_ipb_rdata<1>
    SLICE_X61Y67.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><1>2
                                                          system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X60Y70.C5         net (fanout=1)        0.435   system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X60Y70.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X71Y75.D6         net (fanout=3)        1.033   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X71Y75.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X71Y75.C6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X71Y75.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X5Y15.DIADI1     net (fanout=1)        1.013   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X5Y15.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         9.432ns (2.117ns logic, 7.315ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.945ns (Levels of Logic = 6)
  Clock Path Skew:      2.529ns (4.543 - 2.014)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y161.AQ        Tcko                  0.337   usr/request_read<4><1>
                                                          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X58Y106.C4        net (fanout=6)        2.815   usr/request_read<4><1>
    SLICE_X58Y106.BMUX      Topcb                 0.412   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X59Y70.B6         net (fanout=1)        1.486   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X59Y70.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<1>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X60Y70.D6         net (fanout=1)        0.248   user_ipb_miso[11]_ipb_rdata<1>
    SLICE_X60Y70.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X60Y70.C6         net (fanout=1)        0.123   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X60Y70.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X71Y75.D6         net (fanout=3)        1.033   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X71Y75.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X71Y75.C6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X71Y75.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X5Y15.DIADI1     net (fanout=1)        1.013   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X5Y15.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         8.945ns (2.117ns logic, 6.828ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X5Y17.DIADI3), 15363 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/input_fifo_underflow (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.079ns (Levels of Logic = 8)
  Clock Path Skew:      2.412ns (4.432 - 2.020)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/input_fifo_underflow to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y67.BQ         Tcko                  0.337   usr/request_read<6><4>
                                                          usr/daq/input_fifo_underflow
    SLICE_X47Y67.B4         net (fanout=4)        0.279   usr/request_read<6><4>
    SLICE_X47Y67.B          Tilo                  0.068   usr/request_read<6><4>
                                                          usr/daq/daq_critical_error1
    SLICE_X47Y67.C1         net (fanout=8)        0.716   usr/request_read<6><26>
    SLICE_X47Y67.BMUX       Topcb                 0.412   usr/request_read<6><4>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12367
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_242
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_97
    SLICE_X47Y65.B2         net (fanout=1)        0.599   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
    SLICE_X47Y65.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<31>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5481
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_23
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_23
    SLICE_X51Y65.C2         net (fanout=1)        0.598   user_ipb_miso[11]_ipb_rdata<31>
    SLICE_X51Y65.CMUX       Tilo                  0.352   system/ipb_usr_fabric/mux_rdata<0><31>4
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4_G
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X63Y67.D2         net (fanout=1)        1.002   system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X63Y67.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/mux_rdata<0><31>5
    SLICE_X63Y67.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X63Y67.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X70Y84.D5         net (fanout=3)        1.502   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X70Y84.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X70Y84.C6         net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X70Y84.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1101
    RAMB36_X5Y17.DIADI3     net (fanout=1)        1.260   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X5Y17.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                         9.079ns (2.537ns logic, 6.542ns route)
                                                          (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_11 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.950ns (Levels of Logic = 7)
  Clock Path Skew:      2.422ns (4.432 - 2.010)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_11 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y58.DQ         Tcko                  0.337   usr/request_read<4><31>
                                                          usr/daq/sent_event_cnt_11
    SLICE_X47Y67.C2         net (fanout=4)        0.934   usr/request_read<4><31>
    SLICE_X47Y67.BMUX       Topcb                 0.412   usr/request_read<6><4>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12367
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_242
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_97
    SLICE_X47Y65.B2         net (fanout=1)        0.599   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
    SLICE_X47Y65.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<31>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5481
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_23
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_23
    SLICE_X51Y65.C2         net (fanout=1)        0.598   user_ipb_miso[11]_ipb_rdata<31>
    SLICE_X51Y65.CMUX       Tilo                  0.352   system/ipb_usr_fabric/mux_rdata<0><31>4
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4_G
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X63Y67.D2         net (fanout=1)        1.002   system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X63Y67.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/mux_rdata<0><31>5
    SLICE_X63Y67.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X63Y67.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X70Y84.D5         net (fanout=3)        1.502   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X70Y84.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X70Y84.C6         net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X70Y84.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1101
    RAMB36_X5Y17.DIADI3     net (fanout=1)        1.260   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X5Y17.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                         8.950ns (2.469ns logic, 6.481ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/input_fifo_underflow (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.756ns (Levels of Logic = 8)
  Clock Path Skew:      2.412ns (4.432 - 2.020)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/input_fifo_underflow to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y67.BQ         Tcko                  0.337   usr/request_read<6><4>
                                                          usr/daq/input_fifo_underflow
    SLICE_X47Y67.B4         net (fanout=4)        0.279   usr/request_read<6><4>
    SLICE_X47Y67.B          Tilo                  0.068   usr/request_read<6><4>
                                                          usr/daq/daq_critical_error1
    SLICE_X52Y67.C5         net (fanout=8)        0.455   usr/request_read<6><26>
    SLICE_X52Y67.BMUX       Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12367
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_242
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_97
    SLICE_X54Y65.B2         net (fanout=1)        0.730   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
    SLICE_X54Y65.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<31>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5481
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_23
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_23
    SLICE_X51Y65.D4         net (fanout=1)        0.409   user_ipb_miso[9]_ipb_rdata<31>
    SLICE_X51Y65.CMUX       Topdc                 0.348   system/ipb_usr_fabric/mux_rdata<0><31>4
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4_F
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X63Y67.D2         net (fanout=1)        1.002   system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X63Y67.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/mux_rdata<0><31>5
    SLICE_X63Y67.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X63Y67.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X70Y84.D5         net (fanout=3)        1.502   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X70Y84.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X70Y84.C6         net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X70Y84.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1101
    RAMB36_X5Y17.DIADI3     net (fanout=1)        1.260   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X5Y17.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                         8.756ns (2.533ns logic, 6.223ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y3.ADDRBWRADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.538 - 0.386)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X23Y19.CQ           Tcko                  0.098   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                            usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    RAMB36_X1Y3.ADDRBWRADDRL5 net (fanout=54)       0.176   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    RAMB36_X1Y3.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                            usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.177ns (0.001ns logic, 0.176ns route)
                                                            (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y3.ADDRBWRADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.538 - 0.386)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X23Y19.CQ           Tcko                  0.098   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                            usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    RAMB36_X1Y3.ADDRBWRADDRU5 net (fanout=54)       0.176   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    RAMB36_X1Y3.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.097   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                            usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.177ns (0.001ns logic, 0.176ns route)
                                                            (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y4.ADDRBWRADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.535 - 0.388)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y21.CQ            Tcko                  0.098   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
                                                             usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10
    RAMB36_X1Y4.ADDRBWRADDRL13 net (fanout=53)       0.172   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>
    RAMB36_X1Y4.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.173ns (0.001ns logic, 0.172ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y20.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 100103 paths analyzed, 1594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.115ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_34 (ILOGIC_X2Y5.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.931ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (2.954 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X67Y66.C3      net (fanout=43)       0.948   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y46.B5      net (fanout=2)        0.322   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y46.D6      net (fanout=7)        0.143   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y46.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       4.353   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     19.931ns (1.626ns logic, 18.305ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.893ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (2.954 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X67Y66.C4      net (fanout=42)       0.910   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y46.B5      net (fanout=2)        0.322   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y46.D6      net (fanout=7)        0.143   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y46.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       4.353   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     19.893ns (1.626ns logic, 18.267ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.855ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (2.954 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X67Y66.C2      net (fanout=6)        0.872   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y46.B5      net (fanout=2)        0.322   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y46.D6      net (fanout=7)        0.143   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y46.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       4.353   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     19.855ns (1.626ns logic, 18.229ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/SRAM_DATA_O_19 (OLOGIC_X2Y14.D1), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.611ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (2.945 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X67Y66.C3      net (fanout=43)       0.948   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X43Y46.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X43Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A6      net (fanout=5)        0.505   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X45Y55.B2      net (fanout=70)       1.438   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X45Y55.BMUX    Tilo                  0.197   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.656   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.611ns (1.410ns logic, 18.201ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.573ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (2.945 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X67Y66.C4      net (fanout=42)       0.910   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X43Y46.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X43Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A6      net (fanout=5)        0.505   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X45Y55.B2      net (fanout=70)       1.438   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X45Y55.BMUX    Tilo                  0.197   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.656   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.573ns (1.410ns logic, 18.163ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.535ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (2.945 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X67Y66.C2      net (fanout=6)        0.872   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X43Y46.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X43Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A6      net (fanout=5)        0.505   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X45Y55.B2      net (fanout=70)       1.438   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X45Y55.BMUX    Tilo                  0.197   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.656   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.535ns (1.410ns logic, 18.125ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_32 (ILOGIC_X1Y78.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.203ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (2.838 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X67Y66.C3      net (fanout=43)       0.948   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y46.B5      net (fanout=2)        0.322   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y46.D6      net (fanout=7)        0.143   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y46.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y78.SR      net (fanout=36)       3.625   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y78.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     19.203ns (1.626ns logic, 17.577ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.165ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (2.838 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X67Y66.C4      net (fanout=42)       0.910   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y46.B5      net (fanout=2)        0.322   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y46.D6      net (fanout=7)        0.143   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y46.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y78.SR      net (fanout=36)       3.625   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y78.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     19.165ns (1.626ns logic, 17.539ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.127ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (2.838 - 2.933)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X67Y66.C2      net (fanout=6)        0.872   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X67Y66.C       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.C5     net (fanout=2)        4.443   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.B5      net (fanout=53)       8.096   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y46.B5      net (fanout=2)        0.322   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y46.D6      net (fanout=7)        0.143   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y46.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y78.SR      net (fanout=36)       3.625   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y78.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     19.127ns (1.626ns logic, 17.501ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_35 (SLICE_X36Y53.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6 to system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y53.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
    SLICE_X36Y53.C6      net (fanout=11)       0.062   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
    SLICE_X36Y53.CLK     Tah         (-Th)     0.076   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern[6]_parallel.pattern[5]_XNOR_30_o1
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (0.022ns logic, 0.062ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_28 (SLICE_X38Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_28 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.465 - 0.431)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_28 to system/sram1_if/bist/prbsPatterGenerator/pdata_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y54.CQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<29>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_28
    SLICE_X38Y54.AX      net (fanout=1)        0.097   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<28>
    SLICE_X38Y54.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<31>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_28
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_30 (SLICE_X38Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_30 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_30 to system/sram1_if/bist/prbsPatterGenerator/pdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y54.AMUX    Tshcko                0.130   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<13>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_30
    SLICE_X38Y54.CX      net (fanout=1)        0.049   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<30>
    SLICE_X38Y54.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<31>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_30
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.054ns logic, 0.049ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%         INPUT_JITTER 
0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X5Y15.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X5Y15.CLKBWRCLKL
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X24Y43.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X24Y43.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X32Y44.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4773 paths analyzed, 1012 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.522ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/TTCreadyCntr_0 (SLICE_X2Y55.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/location_used_FSM_FFd1 (FF)
  Destination:          usr/ttc_decoder_i/TTCreadyCntr_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Clock Path Skew:      -0.281ns (3.035 - 3.316)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/location_used_FSM_FFd1 to usr/ttc_decoder_i/TTCreadyCntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.AQ      Tcko                  0.381   usr/ttc_decoder_i/location_used_FSM_FFd2
                                                       usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X2Y57.A6       net (fanout=15)       1.850   usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X2Y57.A        Tilo                  0.068   system/mst.i2c_m/u2/error
                                                       usr/ttc_decoder_i/_n0444_inv1
    SLICE_X2Y55.CE       net (fanout=2)        0.367   usr/ttc_decoder_i/_n0444_inv
    SLICE_X2Y55.CLK      Tceck                 0.318   usr/ttc_decoder_i/TTCreadyCntr<3>
                                                       usr/ttc_decoder_i/TTCreadyCntr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.767ns logic, 2.217ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTCreadyCntr_7 (FF)
  Destination:          usr/ttc_decoder_i/TTCreadyCntr_0 (FF)
  Requirement:          24.950ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.085 - 0.103)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 37.425ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTCreadyCntr_7 to usr/ttc_decoder_i/TTCreadyCntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.DQ       Tcko                  0.337   usr/ttc_decoder_i/TTCreadyCntr<7>
                                                       usr/ttc_decoder_i/TTCreadyCntr_7
    SLICE_X2Y57.A4       net (fanout=4)        0.425   usr/ttc_decoder_i/TTCreadyCntr<7>
    SLICE_X2Y57.A        Tilo                  0.068   system/mst.i2c_m/u2/error
                                                       usr/ttc_decoder_i/_n0444_inv1
    SLICE_X2Y55.CE       net (fanout=2)        0.367   usr/ttc_decoder_i/_n0444_inv
    SLICE_X2Y55.CLK      Tceck                 0.318   usr/ttc_decoder_i/TTCreadyCntr<3>
                                                       usr/ttc_decoder_i/TTCreadyCntr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.723ns logic, 0.792ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/TTCreadyCntr_1 (SLICE_X2Y55.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/location_used_FSM_FFd1 (FF)
  Destination:          usr/ttc_decoder_i/TTCreadyCntr_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Clock Path Skew:      -0.281ns (3.035 - 3.316)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/location_used_FSM_FFd1 to usr/ttc_decoder_i/TTCreadyCntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.AQ      Tcko                  0.381   usr/ttc_decoder_i/location_used_FSM_FFd2
                                                       usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X2Y57.A6       net (fanout=15)       1.850   usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X2Y57.A        Tilo                  0.068   system/mst.i2c_m/u2/error
                                                       usr/ttc_decoder_i/_n0444_inv1
    SLICE_X2Y55.CE       net (fanout=2)        0.367   usr/ttc_decoder_i/_n0444_inv
    SLICE_X2Y55.CLK      Tceck                 0.318   usr/ttc_decoder_i/TTCreadyCntr<3>
                                                       usr/ttc_decoder_i/TTCreadyCntr_1
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.767ns logic, 2.217ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTCreadyCntr_7 (FF)
  Destination:          usr/ttc_decoder_i/TTCreadyCntr_1 (FF)
  Requirement:          24.950ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.085 - 0.103)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 37.425ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTCreadyCntr_7 to usr/ttc_decoder_i/TTCreadyCntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.DQ       Tcko                  0.337   usr/ttc_decoder_i/TTCreadyCntr<7>
                                                       usr/ttc_decoder_i/TTCreadyCntr_7
    SLICE_X2Y57.A4       net (fanout=4)        0.425   usr/ttc_decoder_i/TTCreadyCntr<7>
    SLICE_X2Y57.A        Tilo                  0.068   system/mst.i2c_m/u2/error
                                                       usr/ttc_decoder_i/_n0444_inv1
    SLICE_X2Y55.CE       net (fanout=2)        0.367   usr/ttc_decoder_i/_n0444_inv
    SLICE_X2Y55.CLK      Tceck                 0.318   usr/ttc_decoder_i/TTCreadyCntr<3>
                                                       usr/ttc_decoder_i/TTCreadyCntr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.723ns logic, 0.792ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/TTCreadyCntr_2 (SLICE_X2Y55.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/location_used_FSM_FFd1 (FF)
  Destination:          usr/ttc_decoder_i/TTCreadyCntr_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Clock Path Skew:      -0.281ns (3.035 - 3.316)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/location_used_FSM_FFd1 to usr/ttc_decoder_i/TTCreadyCntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.AQ      Tcko                  0.381   usr/ttc_decoder_i/location_used_FSM_FFd2
                                                       usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X2Y57.A6       net (fanout=15)       1.850   usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X2Y57.A        Tilo                  0.068   system/mst.i2c_m/u2/error
                                                       usr/ttc_decoder_i/_n0444_inv1
    SLICE_X2Y55.CE       net (fanout=2)        0.367   usr/ttc_decoder_i/_n0444_inv
    SLICE_X2Y55.CLK      Tceck                 0.318   usr/ttc_decoder_i/TTCreadyCntr<3>
                                                       usr/ttc_decoder_i/TTCreadyCntr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.767ns logic, 2.217ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTCreadyCntr_7 (FF)
  Destination:          usr/ttc_decoder_i/TTCreadyCntr_2 (FF)
  Requirement:          24.950ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.085 - 0.103)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 37.425ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTCreadyCntr_7 to usr/ttc_decoder_i/TTCreadyCntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.DQ       Tcko                  0.337   usr/ttc_decoder_i/TTCreadyCntr<7>
                                                       usr/ttc_decoder_i/TTCreadyCntr_7
    SLICE_X2Y57.A4       net (fanout=4)        0.425   usr/ttc_decoder_i/TTCreadyCntr<7>
    SLICE_X2Y57.A        Tilo                  0.068   system/mst.i2c_m/u2/error
                                                       usr/ttc_decoder_i/_n0444_inv1
    SLICE_X2Y55.CE       net (fanout=2)        0.367   usr/ttc_decoder_i/_n0444_inv
    SLICE_X2Y55.CLK      Tceck                 0.318   usr/ttc_decoder_i/TTCreadyCntr<3>
                                                       usr/ttc_decoder_i/TTCreadyCntr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.723ns logic, 0.792ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_3 (SLICE_X22Y31.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_3 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.505 - 1.412)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_3 to usr/ttc_decoder_i/location_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.115   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_3
    SLICE_X22Y31.D5      net (fanout=7)        0.316   usr/ttc_decoder_i/location_0<3>
    SLICE_X22Y31.CLK     Tah         (-Th)     0.100   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<3>11
                                                       usr/ttc_decoder_i/location_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.015ns logic, 0.316ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_1 (SLICE_X22Y31.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_1 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.505 - 1.412)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_1 to usr/ttc_decoder_i/location_sum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.115   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_1
    SLICE_X22Y31.A3      net (fanout=8)        0.321   usr/ttc_decoder_i/location_0<1>
    SLICE_X22Y31.CLK     Tah         (-Th)     0.100   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<1>11
                                                       usr/ttc_decoder_i/location_sum_1
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.015ns logic, 0.321ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_1 (SLICE_X22Y31.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_0 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.505 - 1.412)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_0 to usr/ttc_decoder_i/location_sum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.115   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    SLICE_X22Y31.A5      net (fanout=8)        0.330   usr/ttc_decoder_i/location_0<0>
    SLICE_X22Y31.CLK     Tah         (-Th)     0.101   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<1>11
                                                       usr/ttc_decoder_i/location_sum_1
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.014ns logic, 0.330ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X5Y15.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X5Y15.CLKBWRCLKL
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP        
 "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 494 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.394ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_1 (SLICE_X21Y37.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.944ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (3.119 - 3.331)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X16Y37.A5      net (fanout=3)        1.496   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X16Y37.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X21Y37.SR      net (fanout=1)        0.486   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X21Y37.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (0.962ns logic, 1.982ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_1 (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_1 to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.AQ      Tcko                  0.337   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    SLICE_X16Y37.A1      net (fanout=16)       0.778   usr/ttc_decoder_i/phase<1>
    SLICE_X16Y37.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X21Y37.SR      net (fanout=1)        0.486   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X21Y37.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.918ns logic, 1.264ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_2 (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_2 to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.CQ      Tcko                  0.337   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    SLICE_X16Y37.A3      net (fanout=18)       0.745   usr/ttc_decoder_i/phase<2>
    SLICE_X16Y37.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X21Y37.SR      net (fanout=1)        0.486   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X21Y37.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.918ns logic, 1.231ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_2 (SLICE_X21Y37.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.944ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (3.119 - 3.331)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X16Y37.A5      net (fanout=3)        1.496   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X16Y37.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X21Y37.SR      net (fanout=1)        0.486   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X21Y37.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (0.962ns logic, 1.982ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_1 (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_1 to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.AQ      Tcko                  0.337   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    SLICE_X16Y37.A1      net (fanout=16)       0.778   usr/ttc_decoder_i/phase<1>
    SLICE_X16Y37.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X21Y37.SR      net (fanout=1)        0.486   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X21Y37.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.918ns logic, 1.264ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_2 (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_2 to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.CQ      Tcko                  0.337   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    SLICE_X16Y37.A3      net (fanout=18)       0.745   usr/ttc_decoder_i/phase<2>
    SLICE_X16Y37.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X21Y37.SR      net (fanout=1)        0.486   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X21Y37.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.918ns logic, 1.231ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2 (SLICE_X24Y43.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/i_TTC_data (FF)
  Destination:          usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      3.062ns (Levels of Logic = 0)
  Clock Path Skew:      -0.184ns (1.368 - 1.552)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/i_TTC_data to usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y57.Q1      Tickq                 0.678   usr/ttc_decoder_i/iddr_q<0>
                                                       usr/ttc_decoder_i/i_TTC_data
    SLICE_X24Y43.AX      net (fanout=1)        2.014   usr/ttc_decoder_i/iddr_q<0>
    SLICE_X24Y43.CLK     Tds                   0.370   usr/ttc_decoder_i/TTC_data_pSyncRegs<3>
                                                       usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.048ns logic, 2.014ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/sampled_data_0 (SLICE_X18Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/last_data (FF)
  Destination:          usr/ttc_decoder_i/sampled_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.436 - 0.397)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/last_data to usr/ttc_decoder_i/sampled_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y41.AQ      Tcko                  0.098   usr/ttc_decoder_i/last_data
                                                       usr/ttc_decoder_i/last_data
    SLICE_X18Y41.AX      net (fanout=2)        0.112   usr/ttc_decoder_i/last_data
    SLICE_X18Y41.CLK     Tckdi       (-Th)     0.089   usr/ttc_decoder_i/sampled_data<1>
                                                       usr/ttc_decoder_i/sampled_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.009ns logic, 0.112ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/TTC_data_0 (SLICE_X12Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/swap_channel (FF)
  Destination:          usr/ttc_decoder_i/TTC_data_0 (FF)
  Requirement:          -0.001ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.455 - 1.362)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 12.476ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/swap_channel to usr/ttc_decoder_i/TTC_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.098   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/swap_channel
    SLICE_X12Y47.A5      net (fanout=2)        0.421   usr/ttc_decoder_i/swap_channel
    SLICE_X12Y47.CLK     Tah         (-Th)     0.101   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/Mmux_sampled_data[0]_sampled_data[1]_mux_86_OUT11
                                                       usr/ttc_decoder_i/TTC_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (-0.003ns logic, 0.421ns route)
                                                       (-0.7% logic, 100.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/valid_edge_p (SLICE_X23Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/edge_n_1 (FF)
  Destination:          usr/ttc_decoder_i/valid_edge_p (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/edge_n_1 to usr/ttc_decoder_i/valid_edge_p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.BQ      Tcko                  0.115   usr/ttc_decoder_i/edge_n<2>
                                                       usr/ttc_decoder_i/edge_n_1
    SLICE_X23Y41.A6      net (fanout=3)        0.043   usr/ttc_decoder_i/edge_n<1>
    SLICE_X23Y41.CLK     Tah         (-Th)     0.055   usr/ttc_decoder_i/valid_edge_p
                                                       usr/ttc_decoder_i/edge_p[2]_GND_8766_o_equal_39_o<2>1
                                                       usr/ttc_decoder_i/valid_edge_p
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.060ns logic, 0.043ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X24Y43.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X24Y43.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X32Y44.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|            0|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      0.600ns|            0|            0|            0|            0|
|  TS_usr_daq_daq_clocks_clkout0|     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  _0                           |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_usr_daq_daq_clocks_clkout0 |     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| 5_a                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     18.978ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     18.978ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.163ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_user_clk125_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_user_clk125_2               |      8.000ns|      4.000ns|      7.876ns|            0|            0|         4073|     32231767|
| TS_usr_daq_daq_clocks_clkout0_|     40.000ns|     32.025ns|          N/A|            0|            0|         7244|            0|
| 1                             |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     17.082ns|          N/A|            0|            0|       140563|            0|
| 5_c_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     31.504ns|          N/A|            0|            0|     31983857|            0|
| 5_a_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     20.115ns|          N/A|            0|            0|       100103|            0|
| 5_b_1                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     24.522ns|            0|            0|            0|         5267|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|     24.522ns|            0|            0|            0|         5267|
|  TS_usr_ttc_decoder_i_TTC_CLK_|     24.950ns|     24.522ns|          N/A|            0|            0|         4773|            0|
|  dcm_0                        |             |             |             |             |             |             |             |
|  TS_usr_ttc_decoder_i_TTC_CLK7|      3.564ns|      3.394ns|          N/A|            0|            0|          494|            0|
|  x_dcm_0                      |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK_d|     24.950ns|      2.222ns|          N/A|            0|            0|            0|            0|
| cm                            |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK7x|      3.564ns|      1.700ns|          N/A|            0|            0|            0|            0|
| _dcm                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.961|         |         |         |
clk125_2_p     |   22.961|         |         |         |
xpoint1_clk3_n |   11.675|         |         |         |
xpoint1_clk3_p |   11.675|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.961|         |         |         |
clk125_2_p     |   22.961|         |         |         |
xpoint1_clk3_n |   11.675|         |         |         |
xpoint1_clk3_p |   11.675|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.358|         |         |         |
xpoint1_clk1_p |    6.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.358|         |         |         |
xpoint1_clk1_p |    6.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    8.300|         |         |         |
xpoint1_clk3_p |    8.300|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    8.300|         |         |         |
xpoint1_clk3_p |    8.300|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 188  Score: 47188  (Setup/Max: 47188, Hold: 0)

Constraints cover 32433525 paths, 0 nets, and 102762 connections

Design statistics:
   Minimum period:  32.025ns{1}   (Maximum frequency:  31.226MHz)
   Maximum path delay from/to any node:   2.705ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 16 18:58:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1176 MB



