# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name header_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_header_V \
    op interface \
    ports { header_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name cands_0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_0_V \
    op interface \
    ports { cands_0_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name cands_1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_1_V \
    op interface \
    ports { cands_1_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name cands_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_2_V \
    op interface \
    ports { cands_2_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name cands_3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_3_V \
    op interface \
    ports { cands_3_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name cands_4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_4_V \
    op interface \
    ports { cands_4_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name cands_5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_5_V \
    op interface \
    ports { cands_5_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name cands_6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_6_V \
    op interface \
    ports { cands_6_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name cands_7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_7_V \
    op interface \
    ports { cands_7_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name cands_8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_8_V \
    op interface \
    ports { cands_8_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name cands_9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_9_V \
    op interface \
    ports { cands_9_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name cands_10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_10_V \
    op interface \
    ports { cands_10_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name cands_11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_11_V \
    op interface \
    ports { cands_11_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name cands_12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_12_V \
    op interface \
    ports { cands_12_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name cands_13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_13_V \
    op interface \
    ports { cands_13_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name cands_14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_14_V \
    op interface \
    ports { cands_14_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name cands_15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_15_V \
    op interface \
    ports { cands_15_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name cands_16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_16_V \
    op interface \
    ports { cands_16_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name cands_17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_17_V \
    op interface \
    ports { cands_17_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name cands_18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_18_V \
    op interface \
    ports { cands_18_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name cands_19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_19_V \
    op interface \
    ports { cands_19_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name cands_20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_20_V \
    op interface \
    ports { cands_20_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name cands_21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_21_V \
    op interface \
    ports { cands_21_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name cands_22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_22_V \
    op interface \
    ports { cands_22_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name cands_23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_23_V \
    op interface \
    ports { cands_23_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name cands_24_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_24_V \
    op interface \
    ports { cands_24_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name cands_25_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_25_V \
    op interface \
    ports { cands_25_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name cands_26_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_26_V \
    op interface \
    ports { cands_26_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name cands_27_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_27_V \
    op interface \
    ports { cands_27_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name cands_28_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_28_V \
    op interface \
    ports { cands_28_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name cands_29_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_29_V \
    op interface \
    ports { cands_29_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name cands_30_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_30_V \
    op interface \
    ports { cands_30_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name cands_31_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_31_V \
    op interface \
    ports { cands_31_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name cands_32_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_32_V \
    op interface \
    ports { cands_32_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name cands_33_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_33_V \
    op interface \
    ports { cands_33_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name cands_34_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_34_V \
    op interface \
    ports { cands_34_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name cands_35_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_35_V \
    op interface \
    ports { cands_35_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name cands_36_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_36_V \
    op interface \
    ports { cands_36_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name cands_37_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_37_V \
    op interface \
    ports { cands_37_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name cands_38_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_38_V \
    op interface \
    ports { cands_38_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name cands_39_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_39_V \
    op interface \
    ports { cands_39_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name cands_40_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_40_V \
    op interface \
    ports { cands_40_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name cands_41_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_41_V \
    op interface \
    ports { cands_41_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name cands_42_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_42_V \
    op interface \
    ports { cands_42_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name cands_43_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_43_V \
    op interface \
    ports { cands_43_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name cands_44_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_44_V \
    op interface \
    ports { cands_44_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name cands_45_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_45_V \
    op interface \
    ports { cands_45_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name cands_46_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_46_V \
    op interface \
    ports { cands_46_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name cands_47_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_47_V \
    op interface \
    ports { cands_47_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name cands_48_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_48_V \
    op interface \
    ports { cands_48_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name cands_49_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_49_V \
    op interface \
    ports { cands_49_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name cands_50_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_50_V \
    op interface \
    ports { cands_50_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name cands_51_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_51_V \
    op interface \
    ports { cands_51_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name cands_52_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_52_V \
    op interface \
    ports { cands_52_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name cands_53_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_53_V \
    op interface \
    ports { cands_53_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name cands_54_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_54_V \
    op interface \
    ports { cands_54_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name cands_55_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_55_V \
    op interface \
    ports { cands_55_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name cands_56_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_56_V \
    op interface \
    ports { cands_56_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name cands_57_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_57_V \
    op interface \
    ports { cands_57_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name cands_58_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_58_V \
    op interface \
    ports { cands_58_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name cands_59_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_59_V \
    op interface \
    ports { cands_59_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name cands_60_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_60_V \
    op interface \
    ports { cands_60_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name cands_61_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_61_V \
    op interface \
    ports { cands_61_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name cands_62_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_62_V \
    op interface \
    ports { cands_62_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name cands_63_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_63_V \
    op interface \
    ports { cands_63_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name cands_64_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_64_V \
    op interface \
    ports { cands_64_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name cands_65_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_65_V \
    op interface \
    ports { cands_65_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name cands_66_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_66_V \
    op interface \
    ports { cands_66_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name cands_67_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_67_V \
    op interface \
    ports { cands_67_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name cands_68_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_68_V \
    op interface \
    ports { cands_68_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name cands_69_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_69_V \
    op interface \
    ports { cands_69_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name cands_70_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_70_V \
    op interface \
    ports { cands_70_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name cands_71_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_71_V \
    op interface \
    ports { cands_71_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name cands_72_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_72_V \
    op interface \
    ports { cands_72_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name cands_73_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_73_V \
    op interface \
    ports { cands_73_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name cands_74_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_74_V \
    op interface \
    ports { cands_74_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name cands_75_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_75_V \
    op interface \
    ports { cands_75_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name cands_76_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_76_V \
    op interface \
    ports { cands_76_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name cands_77_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_77_V \
    op interface \
    ports { cands_77_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name cands_78_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_78_V \
    op interface \
    ports { cands_78_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name cands_79_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_79_V \
    op interface \
    ports { cands_79_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name cands_80_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_80_V \
    op interface \
    ports { cands_80_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name cands_81_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_81_V \
    op interface \
    ports { cands_81_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name cands_82_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_82_V \
    op interface \
    ports { cands_82_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name cands_83_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_83_V \
    op interface \
    ports { cands_83_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name cands_84_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_84_V \
    op interface \
    ports { cands_84_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name cands_85_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_85_V \
    op interface \
    ports { cands_85_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name cands_86_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_86_V \
    op interface \
    ports { cands_86_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name cands_87_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_87_V \
    op interface \
    ports { cands_87_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name cands_88_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_88_V \
    op interface \
    ports { cands_88_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name cands_89_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_89_V \
    op interface \
    ports { cands_89_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name cands_90_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_90_V \
    op interface \
    ports { cands_90_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name cands_91_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_91_V \
    op interface \
    ports { cands_91_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name cands_92_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_92_V \
    op interface \
    ports { cands_92_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name cands_93_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_93_V \
    op interface \
    ports { cands_93_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name cands_94_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_94_V \
    op interface \
    ports { cands_94_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name cands_95_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_95_V \
    op interface \
    ports { cands_95_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name cands_96_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_96_V \
    op interface \
    ports { cands_96_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name cands_97_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_97_V \
    op interface \
    ports { cands_97_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name cands_98_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_98_V \
    op interface \
    ports { cands_98_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name cands_99_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_99_V \
    op interface \
    ports { cands_99_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name cands_100_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_100_V \
    op interface \
    ports { cands_100_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name cands_101_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_101_V \
    op interface \
    ports { cands_101_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name cands_102_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_102_V \
    op interface \
    ports { cands_102_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name cands_103_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_103_V \
    op interface \
    ports { cands_103_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name cands_104_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_104_V \
    op interface \
    ports { cands_104_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name cands_105_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_105_V \
    op interface \
    ports { cands_105_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name cands_106_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_106_V \
    op interface \
    ports { cands_106_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name cands_107_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_107_V \
    op interface \
    ports { cands_107_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name cands_108_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_108_V \
    op interface \
    ports { cands_108_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name cands_109_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_109_V \
    op interface \
    ports { cands_109_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name cands_110_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_110_V \
    op interface \
    ports { cands_110_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name cands_111_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_111_V \
    op interface \
    ports { cands_111_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name cands_112_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_112_V \
    op interface \
    ports { cands_112_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name cands_113_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_113_V \
    op interface \
    ports { cands_113_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name cands_114_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_114_V \
    op interface \
    ports { cands_114_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name cands_115_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_115_V \
    op interface \
    ports { cands_115_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name cands_116_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_116_V \
    op interface \
    ports { cands_116_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name cands_117_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_117_V \
    op interface \
    ports { cands_117_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name cands_118_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_118_V \
    op interface \
    ports { cands_118_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name cands_119_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_119_V \
    op interface \
    ports { cands_119_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name cands_120_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_120_V \
    op interface \
    ports { cands_120_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name cands_121_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_121_V \
    op interface \
    ports { cands_121_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name cands_122_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_122_V \
    op interface \
    ports { cands_122_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name cands_123_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_123_V \
    op interface \
    ports { cands_123_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name cands_124_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_124_V \
    op interface \
    ports { cands_124_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name cands_125_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_125_V \
    op interface \
    ports { cands_125_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name cands_126_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_126_V \
    op interface \
    ports { cands_126_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name cands_127_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_127_V \
    op interface \
    ports { cands_127_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name cands_128_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_128_V \
    op interface \
    ports { cands_128_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name cands_129_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_129_V \
    op interface \
    ports { cands_129_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name cands_130_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_130_V \
    op interface \
    ports { cands_130_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name cands_131_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_131_V \
    op interface \
    ports { cands_131_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name cands_132_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_132_V \
    op interface \
    ports { cands_132_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name cands_133_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_133_V \
    op interface \
    ports { cands_133_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name cands_134_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_134_V \
    op interface \
    ports { cands_134_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name cands_135_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_135_V \
    op interface \
    ports { cands_135_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name cands_136_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_136_V \
    op interface \
    ports { cands_136_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name cands_137_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_137_V \
    op interface \
    ports { cands_137_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name cands_138_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_138_V \
    op interface \
    ports { cands_138_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name cands_139_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_139_V \
    op interface \
    ports { cands_139_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name cands_140_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_140_V \
    op interface \
    ports { cands_140_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name cands_141_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_141_V \
    op interface \
    ports { cands_141_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name cands_142_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_142_V \
    op interface \
    ports { cands_142_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name cands_143_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_143_V \
    op interface \
    ports { cands_143_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name cands_144_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_144_V \
    op interface \
    ports { cands_144_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name cands_145_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_145_V \
    op interface \
    ports { cands_145_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name cands_146_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_146_V \
    op interface \
    ports { cands_146_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name cands_147_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_147_V \
    op interface \
    ports { cands_147_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name cands_148_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_148_V \
    op interface \
    ports { cands_148_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name cands_149_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_149_V \
    op interface \
    ports { cands_149_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name cands_150_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_150_V \
    op interface \
    ports { cands_150_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name cands_151_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_151_V \
    op interface \
    ports { cands_151_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name cands_152_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_152_V \
    op interface \
    ports { cands_152_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name cands_153_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_153_V \
    op interface \
    ports { cands_153_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name cands_154_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_154_V \
    op interface \
    ports { cands_154_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name cands_155_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_155_V \
    op interface \
    ports { cands_155_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name cands_156_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_156_V \
    op interface \
    ports { cands_156_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name cands_157_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_157_V \
    op interface \
    ports { cands_157_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name cands_158_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_158_V \
    op interface \
    ports { cands_158_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name cands_159_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_159_V \
    op interface \
    ports { cands_159_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name cands_160_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_160_V \
    op interface \
    ports { cands_160_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name cands_161_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_161_V \
    op interface \
    ports { cands_161_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name cands_162_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_162_V \
    op interface \
    ports { cands_162_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name cands_163_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_163_V \
    op interface \
    ports { cands_163_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name cands_164_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_164_V \
    op interface \
    ports { cands_164_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name cands_165_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_165_V \
    op interface \
    ports { cands_165_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name cands_166_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_166_V \
    op interface \
    ports { cands_166_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name cands_167_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_167_V \
    op interface \
    ports { cands_167_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name cands_168_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_168_V \
    op interface \
    ports { cands_168_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name cands_169_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_169_V \
    op interface \
    ports { cands_169_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name cands_170_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_170_V \
    op interface \
    ports { cands_170_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name cands_171_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_171_V \
    op interface \
    ports { cands_171_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name cands_172_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_172_V \
    op interface \
    ports { cands_172_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name cands_173_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_173_V \
    op interface \
    ports { cands_173_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name cands_174_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_174_V \
    op interface \
    ports { cands_174_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name cands_175_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_175_V \
    op interface \
    ports { cands_175_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name cands_176_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_176_V \
    op interface \
    ports { cands_176_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name cands_177_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_177_V \
    op interface \
    ports { cands_177_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name cands_178_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_178_V \
    op interface \
    ports { cands_178_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name cands_179_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_179_V \
    op interface \
    ports { cands_179_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name cands_180_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_180_V \
    op interface \
    ports { cands_180_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name cands_181_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_181_V \
    op interface \
    ports { cands_181_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name cands_182_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_182_V \
    op interface \
    ports { cands_182_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name cands_183_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_183_V \
    op interface \
    ports { cands_183_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name cands_184_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_184_V \
    op interface \
    ports { cands_184_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name cands_185_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_185_V \
    op interface \
    ports { cands_185_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name cands_186_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_186_V \
    op interface \
    ports { cands_186_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name cands_187_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_187_V \
    op interface \
    ports { cands_187_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name cands_188_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_188_V \
    op interface \
    ports { cands_188_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name cands_189_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_189_V \
    op interface \
    ports { cands_189_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name cands_190_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_190_V \
    op interface \
    ports { cands_190_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name cands_191_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_191_V \
    op interface \
    ports { cands_191_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name cands_192_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_192_V \
    op interface \
    ports { cands_192_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name cands_193_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_193_V \
    op interface \
    ports { cands_193_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name cands_194_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_194_V \
    op interface \
    ports { cands_194_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name cands_195_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_195_V \
    op interface \
    ports { cands_195_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name cands_196_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_196_V \
    op interface \
    ports { cands_196_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name cands_197_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_197_V \
    op interface \
    ports { cands_197_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name cands_198_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_198_V \
    op interface \
    ports { cands_198_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name cands_199_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_199_V \
    op interface \
    ports { cands_199_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name cands_200_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_200_V \
    op interface \
    ports { cands_200_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name cands_201_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_201_V \
    op interface \
    ports { cands_201_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name cands_202_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_202_V \
    op interface \
    ports { cands_202_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name cands_203_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_203_V \
    op interface \
    ports { cands_203_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name cands_204_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_204_V \
    op interface \
    ports { cands_204_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name cands_205_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_205_V \
    op interface \
    ports { cands_205_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name cands_206_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_206_V \
    op interface \
    ports { cands_206_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name cands_207_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_207_V \
    op interface \
    ports { cands_207_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name cands_208_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_208_V \
    op interface \
    ports { cands_208_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name cands_209_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_209_V \
    op interface \
    ports { cands_209_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name cands_210_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_210_V \
    op interface \
    ports { cands_210_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name cands_211_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_211_V \
    op interface \
    ports { cands_211_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name cands_212_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_212_V \
    op interface \
    ports { cands_212_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name cands_213_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_213_V \
    op interface \
    ports { cands_213_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name cands_214_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_214_V \
    op interface \
    ports { cands_214_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name cands_215_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_215_V \
    op interface \
    ports { cands_215_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name cands_216_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_216_V \
    op interface \
    ports { cands_216_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name cands_217_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_217_V \
    op interface \
    ports { cands_217_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name cands_218_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_218_V \
    op interface \
    ports { cands_218_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name cands_219_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_219_V \
    op interface \
    ports { cands_219_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name cands_220_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_220_V \
    op interface \
    ports { cands_220_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name cands_221_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_221_V \
    op interface \
    ports { cands_221_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name cands_222_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_222_V \
    op interface \
    ports { cands_222_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name cands_223_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_223_V \
    op interface \
    ports { cands_223_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name cands_224_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_224_V \
    op interface \
    ports { cands_224_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name cands_225_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_225_V \
    op interface \
    ports { cands_225_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name cands_226_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_226_V \
    op interface \
    ports { cands_226_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name cands_227_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_227_V \
    op interface \
    ports { cands_227_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name cands_228_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_228_V \
    op interface \
    ports { cands_228_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name cands_229_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_229_V \
    op interface \
    ports { cands_229_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name cands_230_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_230_V \
    op interface \
    ports { cands_230_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name cands_231_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_231_V \
    op interface \
    ports { cands_231_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name cands_232_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_232_V \
    op interface \
    ports { cands_232_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name cands_233_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_233_V \
    op interface \
    ports { cands_233_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name cands_234_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_234_V \
    op interface \
    ports { cands_234_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name cands_235_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_235_V \
    op interface \
    ports { cands_235_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name cands_236_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_236_V \
    op interface \
    ports { cands_236_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name cands_237_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_237_V \
    op interface \
    ports { cands_237_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name cands_238_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_238_V \
    op interface \
    ports { cands_238_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name cands_239_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_239_V \
    op interface \
    ports { cands_239_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name cands_240_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_240_V \
    op interface \
    ports { cands_240_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name cands_241_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_241_V \
    op interface \
    ports { cands_241_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name cands_242_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_242_V \
    op interface \
    ports { cands_242_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name cands_243_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_243_V \
    op interface \
    ports { cands_243_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name cands_244_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_244_V \
    op interface \
    ports { cands_244_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name cands_245_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_245_V \
    op interface \
    ports { cands_245_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name cands_246_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_246_V \
    op interface \
    ports { cands_246_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name cands_247_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_247_V \
    op interface \
    ports { cands_247_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name cands_248_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_248_V \
    op interface \
    ports { cands_248_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name cands_249_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_249_V \
    op interface \
    ports { cands_249_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name cands_250_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_250_V \
    op interface \
    ports { cands_250_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name cands_251_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_251_V \
    op interface \
    ports { cands_251_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name cands_252_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_252_V \
    op interface \
    ports { cands_252_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name cands_253_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_253_V \
    op interface \
    ports { cands_253_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name cands_254_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_254_V \
    op interface \
    ports { cands_254_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name cands_255_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cands_255_V \
    op interface \
    ports { cands_255_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name outcands_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_outcands_0_V \
    op interface \
    ports { outcands_0_V { O 64 vector } outcands_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name outcands_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_outcands_1_V \
    op interface \
    ports { outcands_1_V { O 64 vector } outcands_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name outcands_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_outcands_2_V \
    op interface \
    ports { outcands_2_V { O 64 vector } outcands_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name outcands_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_outcands_3_V \
    op interface \
    ports { outcands_3_V { O 64 vector } outcands_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name eventstart \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_eventstart \
    op interface \
    ports { eventstart { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name lastvalid \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_lastvalid \
    op interface \
    ports { lastvalid { O 1 bit } lastvalid_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


