// Seed: 4085758140
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    output wire id_3,
    output uwire id_4,
    input wand id_5,
    output wire id_6,
    input wor id_7,
    output tri id_8,
    input supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input uwire id_12,
    output tri0 id_13,
    output wand id_14,
    input tri1 id_15,
    input tri1 id_16,
    input uwire id_17,
    input wire id_18,
    input tri1 id_19,
    input tri1 id_20,
    input tri1 id_21,
    input tri id_22,
    input tri0 id_23,
    output supply0 id_24[1 'b0 : -1 'b0],
    output wand id_25,
    output uwire id_26[-1 : -1],
    input tri1 id_27,
    output wire id_28,
    output supply1 id_29,
    input tri id_30,
    input supply0 id_31
);
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1,
    input  wor  id_2,
    input  tri  id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_20 = 0;
  logic id_5;
endmodule
