##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SPI_slave_IntClock
		4.3::Critical Path Report for Timer_clock_1
		4.4::Critical Path Report for UART_1_IntClock
		4.5::Critical Path Report for sclk(0)_PAD
		4.6::Critical Path Report for timer_clock_2
		4.7::Critical Path Report for timer_clock_3
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (SPI_slave_IntClock:R vs. SPI_slave_IntClock:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (timer_clock_2:R vs. timer_clock_2:R)
		5.5::Critical Path Report for (Timer_clock_1:R vs. Timer_clock_1:R)
		5.6::Critical Path Report for (timer_clock_3:R vs. timer_clock_3:R)
		5.7::Critical Path Report for (sclk(0)_PAD:R vs. sclk(0)_PAD:R)
		5.8::Critical Path Report for (sclk(0)_PAD:R vs. sclk(0)_PAD:F)
		5.9::Critical Path Report for (sclk(0)_PAD:F vs. sclk(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK           | Frequency: 58.64 MHz  | Target: 24.00 MHz   | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz   | 
Clock: SPI_slave_IntClock  | Frequency: 75.98 MHz  | Target: 2.00 MHz    | 
Clock: Timer_clock_1       | Frequency: 56.69 MHz  | Target: 0.00 MHz    | 
Clock: UART_1_IntClock     | Frequency: 51.64 MHz  | Target: 0.46 MHz    | 
Clock: sclk(0)_PAD         | Frequency: 31.80 MHz  | Target: 100.00 MHz  | 
Clock: timer_clock_2       | Frequency: 47.87 MHz  | Target: 0.00 MHz    | 
Clock: timer_clock_3       | Frequency: 63.45 MHz  | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           UART_1_IntClock     41666.7          24613       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_slave_IntClock  SPI_slave_IntClock  500000           486838      N/A              N/A         N/A              N/A         N/A              N/A         
Timer_clock_1       Timer_clock_1       1e+009           999982359   N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock     UART_1_IntClock     2.16667e+006     2147302     N/A              N/A         N/A              N/A         N/A              N/A         
sclk(0)_PAD         sclk(0)_PAD         10000            -10202      5000             -10722      N/A              N/A         5000             -7620       
timer_clock_2       timer_clock_2       1e+009           999979110   N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_3       timer_clock_3       1e+009           999984240   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
mosi(0)_PAD  7911          sclk(0)_PAD:R     
mosi(0)_PAD  2054          sclk(0)_PAD:F     
ss(0)_PAD    14931         sclk(0)_PAD:R     


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase   
-----------  ------------  -----------------  
Tx_1(0)_PAD  32742         UART_1_IntClock:R  
miso(0)_PAD  57654         sclk(0)_PAD:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
ss(0)_PAD           miso(0)_PAD              43676  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.64 MHz | Target: 24.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13584
-------------------------------------   ----- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell7         2009   2009  24613  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell16     5933   7942  24613  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell16     3350  11292  24613  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2292  13584  24613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPI_slave_IntClock
************************************************
Clock: SPI_slave_IntClock
Frequency: 75.98 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:dpcounter_one_reg\/q
Path End       : \SPI_slave:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPI_slave:BSPIS:TxStsReg\/clock
Path slack     : 486838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPI_slave_IntClock:R#1 vs. SPI_slave_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12662
-------------------------------------   ----- 
End-of-path arrival time (ps)           12662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:dpcounter_one_reg\/clock_0                macrocell22         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:dpcounter_one_reg\/q   macrocell22    1250   1250  486838  RISE       1
\SPI_slave:BSPIS:byte_complete\/main_1  macrocell3     5809   7059  486838  RISE       1
\SPI_slave:BSPIS:byte_complete\/q       macrocell3     3350  10409  486838  RISE       1
\SPI_slave:BSPIS:TxStsReg\/status_6     statusicell1   2252  12662  486838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:TxStsReg\/clock                           statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Timer_clock_1
*******************************************
Clock: Timer_clock_1
Frequency: 56.69 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Timer_clock_1:R#1 vs. Timer_clock_1:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13411
-------------------------------------   ----- 
End-of-path arrival time (ps)           13411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   7071   8281  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell10   5130  13411  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell11      0  13411  999982359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell11      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 51.64 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147302p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13174
-------------------------------------   ----- 
End-of-path arrival time (ps)           13174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell28     1250   1250  2147302  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell12     6262   7512  2147302  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell12     3350  10862  2147302  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2312  13174  2147302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for sclk(0)_PAD
*****************************************
Clock: sclk(0)_PAD
Frequency: 31.80 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:BitCounter\/count_2
Path End       : \SPI_slave:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -10722p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     15780
+ Cycle adjust (sclk(0)_PAD:R#1 vs. sclk(0)_PAD:F#1)       0
- Setup time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20780

Launch Clock Arrival Time                       0
+ Clock path delay                      14085
+ Data path delay                       17417
-------------------------------------   ----- 
End-of-path arrival time (ps)           31502
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave        0      0  RISE       1
sclk(0)/pad_in                                   iocell2          0      0  RISE       1
sclk(0)/fb                                       iocell2       7454   7454  RISE       1
\SPI_slave:BSPIS:BitCounter\/clock               count7cell    6631  14085  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:BitCounter\/count_2  count7cell      1940  16025  -10722  RISE       1
\SPI_slave:BSPIS:tx_load\/main_1      macrocell2      8484  24509  -10722  RISE       1
\SPI_slave:BSPIS:tx_load\/q           macrocell2      3350  27859  -10722  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   3643  31502  -10722  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave          0   5000  FALL       1
sclk(0)/pad_in                                   iocell2            0   5000  FALL       1
sclk(0)/fb                                       iocell2         7454  12454  FALL       1
\SPI_slave:BSPIS:sR8:Dp:u0\/clock                datapathcell1   8326  20780  FALL       1


===================================================================== 
4.6::Critical Path Report for timer_clock_2
*******************************************
Clock: timer_clock_2
Frequency: 47.87 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999979110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16660
-------------------------------------   ----- 
End-of-path arrival time (ps)           16660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3520   8230  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13360  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13360  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16660  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16660  999979110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell9       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock_3
*******************************************
Clock: timer_clock_3
Frequency: 63.45 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_3:R#1 vs. timer_clock_3:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2900   6400  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  11530  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  11530  999984240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13584
-------------------------------------   ----- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell7         2009   2009  24613  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell16     5933   7942  24613  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell16     3350  11292  24613  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2292  13584  24613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (SPI_slave_IntClock:R vs. SPI_slave_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:dpcounter_one_reg\/q
Path End       : \SPI_slave:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPI_slave:BSPIS:TxStsReg\/clock
Path slack     : 486838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPI_slave_IntClock:R#1 vs. SPI_slave_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12662
-------------------------------------   ----- 
End-of-path arrival time (ps)           12662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:dpcounter_one_reg\/clock_0                macrocell22         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:dpcounter_one_reg\/q   macrocell22    1250   1250  486838  RISE       1
\SPI_slave:BSPIS:byte_complete\/main_1  macrocell3     5809   7059  486838  RISE       1
\SPI_slave:BSPIS:byte_complete\/q       macrocell3     3350  10409  486838  RISE       1
\SPI_slave:BSPIS:TxStsReg\/status_6     statusicell1   2252  12662  486838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:TxStsReg\/clock                           statusicell1        0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147302p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13174
-------------------------------------   ----- 
End-of-path arrival time (ps)           13174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell28     1250   1250  2147302  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell12     6262   7512  2147302  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell12     3350  10862  2147302  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2312  13174  2147302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (timer_clock_2:R vs. timer_clock_2:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999979110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16660
-------------------------------------   ----- 
End-of-path arrival time (ps)           16660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3520   8230  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13360  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13360  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16660  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16660  999979110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (Timer_clock_1:R vs. Timer_clock_1:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Timer_clock_1:R#1 vs. Timer_clock_1:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13411
-------------------------------------   ----- 
End-of-path arrival time (ps)           13411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   7071   8281  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell10   5130  13411  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell11      0  13411  999982359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell11      0      0  RISE       1


5.6::Critical Path Report for (timer_clock_3:R vs. timer_clock_3:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_3:R#1 vs. timer_clock_3:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2900   6400  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  11530  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  11530  999984240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (sclk(0)_PAD:R vs. sclk(0)_PAD:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:BitCounter\/count_2
Path End       : \SPI_slave:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -10202p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     15780
+ Cycle adjust (sclk(0)_PAD:R#1 vs. sclk(0)_PAD:R#2)   10000
- Setup time                                           -4480
----------------------------------------------------   ----- 
End-of-path required time (ps)                         21300

Launch Clock Arrival Time                       0
+ Clock path delay                      14085
+ Data path delay                       17417
-------------------------------------   ----- 
End-of-path arrival time (ps)           31502
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave        0      0  RISE       1
sclk(0)/pad_in                                   iocell2          0      0  RISE       1
sclk(0)/fb                                       iocell2       7454   7454  RISE       1
\SPI_slave:BSPIS:BitCounter\/clock               count7cell    6631  14085  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:BitCounter\/count_2   count7cell      1940  16025  -10202  RISE       1
\SPI_slave:BSPIS:tx_load\/main_1       macrocell2      8484  24509  -10202  RISE       1
\SPI_slave:BSPIS:tx_load\/q            macrocell2      3350  27859  -10202  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   3643  31502  -10202  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave          0      0  RISE       1
sclk(0)/pad_in                                   iocell2            0      0  RISE       1
sclk(0)/fb                                       iocell2         7454   7454  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/clock                datapathcell1   8326  15780  RISE       1


5.8::Critical Path Report for (sclk(0)_PAD:R vs. sclk(0)_PAD:F)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:BitCounter\/count_2
Path End       : \SPI_slave:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -10722p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     15780
+ Cycle adjust (sclk(0)_PAD:R#1 vs. sclk(0)_PAD:F#1)       0
- Setup time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20780

Launch Clock Arrival Time                       0
+ Clock path delay                      14085
+ Data path delay                       17417
-------------------------------------   ----- 
End-of-path arrival time (ps)           31502
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave        0      0  RISE       1
sclk(0)/pad_in                                   iocell2          0      0  RISE       1
sclk(0)/fb                                       iocell2       7454   7454  RISE       1
\SPI_slave:BSPIS:BitCounter\/clock               count7cell    6631  14085  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:BitCounter\/count_2  count7cell      1940  16025  -10722  RISE       1
\SPI_slave:BSPIS:tx_load\/main_1      macrocell2      8484  24509  -10722  RISE       1
\SPI_slave:BSPIS:tx_load\/q           macrocell2      3350  27859  -10722  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   3643  31502  -10722  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave          0   5000  FALL       1
sclk(0)/pad_in                                   iocell2            0   5000  FALL       1
sclk(0)/fb                                       iocell2         7454  12454  FALL       1
\SPI_slave:BSPIS:sR8:Dp:u0\/clock                datapathcell1   8326  20780  FALL       1


5.9::Critical Path Report for (sclk(0)_PAD:F vs. sclk(0)_PAD:R)
***************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:mosi_tmp\/q
Path End       : \SPI_slave:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7620p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     15780
+ Cycle adjust (sclk(0)_PAD:F#1 vs. sclk(0)_PAD:R#2)   10000
- Setup time                                           -1970
----------------------------------------------------   ----- 
End-of-path required time (ps)                         23810

Launch Clock Arrival Time                    5000
+ Clock path delay                      15846
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           31430
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave        0   5000  FALL       1
sclk(0)/pad_in                                   iocell2          0   5000  FALL       1
sclk(0)/fb                                       iocell2       7454  12454  FALL       1
\SPI_slave:BSPIS:mosi_tmp\/clock_0               macrocell24   8392  20846  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_slave:BSPIS:mosi_tmp\/q          macrocell24     1250  22096  -7620  RISE       1
\SPI_slave:BSPIS:mosi_to_dp\/main_4   macrocell10     3675  25771  -7620  RISE       1
\SPI_slave:BSPIS:mosi_to_dp\/q        macrocell10     3350  29121  -7620  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2309  31430  -7620  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave          0      0  RISE       1
sclk(0)/pad_in                                   iocell2            0      0  RISE       1
sclk(0)/fb                                       iocell2         7454   7454  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/clock                datapathcell1   8326  15780  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:BitCounter\/count_2
Path End       : \SPI_slave:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -10722p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     15780
+ Cycle adjust (sclk(0)_PAD:R#1 vs. sclk(0)_PAD:F#1)       0
- Setup time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20780

Launch Clock Arrival Time                       0
+ Clock path delay                      14085
+ Data path delay                       17417
-------------------------------------   ----- 
End-of-path arrival time (ps)           31502
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave        0      0  RISE       1
sclk(0)/pad_in                                   iocell2          0      0  RISE       1
sclk(0)/fb                                       iocell2       7454   7454  RISE       1
\SPI_slave:BSPIS:BitCounter\/clock               count7cell    6631  14085  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:BitCounter\/count_2  count7cell      1940  16025  -10722  RISE       1
\SPI_slave:BSPIS:tx_load\/main_1      macrocell2      8484  24509  -10722  RISE       1
\SPI_slave:BSPIS:tx_load\/q           macrocell2      3350  27859  -10722  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   3643  31502  -10722  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave          0   5000  FALL       1
sclk(0)/pad_in                                   iocell2            0   5000  FALL       1
sclk(0)/fb                                       iocell2         7454  12454  FALL       1
\SPI_slave:BSPIS:sR8:Dp:u0\/clock                datapathcell1   8326  20780  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:BitCounter\/count_2
Path End       : \SPI_slave:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -10202p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     15780
+ Cycle adjust (sclk(0)_PAD:R#1 vs. sclk(0)_PAD:R#2)   10000
- Setup time                                           -4480
----------------------------------------------------   ----- 
End-of-path required time (ps)                         21300

Launch Clock Arrival Time                       0
+ Clock path delay                      14085
+ Data path delay                       17417
-------------------------------------   ----- 
End-of-path arrival time (ps)           31502
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave        0      0  RISE       1
sclk(0)/pad_in                                   iocell2          0      0  RISE       1
sclk(0)/fb                                       iocell2       7454   7454  RISE       1
\SPI_slave:BSPIS:BitCounter\/clock               count7cell    6631  14085  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:BitCounter\/count_2   count7cell      1940  16025  -10202  RISE       1
\SPI_slave:BSPIS:tx_load\/main_1       macrocell2      8484  24509  -10202  RISE       1
\SPI_slave:BSPIS:tx_load\/q            macrocell2      3350  27859  -10202  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   3643  31502  -10202  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave          0      0  RISE       1
sclk(0)/pad_in                                   iocell2            0      0  RISE       1
sclk(0)/fb                                       iocell2         7454   7454  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/clock                datapathcell1   8326  15780  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:mosi_tmp\/q
Path End       : \SPI_slave:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7620p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     15780
+ Cycle adjust (sclk(0)_PAD:F#1 vs. sclk(0)_PAD:R#2)   10000
- Setup time                                           -1970
----------------------------------------------------   ----- 
End-of-path required time (ps)                         23810

Launch Clock Arrival Time                    5000
+ Clock path delay                      15846
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           31430
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave        0   5000  FALL       1
sclk(0)/pad_in                                   iocell2          0   5000  FALL       1
sclk(0)/fb                                       iocell2       7454  12454  FALL       1
\SPI_slave:BSPIS:mosi_tmp\/clock_0               macrocell24   8392  20846  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_slave:BSPIS:mosi_tmp\/q          macrocell24     1250  22096  -7620  RISE       1
\SPI_slave:BSPIS:mosi_to_dp\/main_4   macrocell10     3675  25771  -7620  RISE       1
\SPI_slave:BSPIS:mosi_to_dp\/q        macrocell10     3350  29121  -7620  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2309  31430  -7620  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)_PAD                                      spi_slave          0      0  RISE       1
sclk(0)/pad_in                                   iocell2            0      0  RISE       1
sclk(0)/fb                                       iocell2         7454   7454  RISE       1
\SPI_slave:BSPIS:sR8:Dp:u0\/clock                datapathcell1   8326  15780  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13584
-------------------------------------   ----- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell7         2009   2009  24613  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell16     5933   7942  24613  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell16     3350  11292  24613  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2292  13584  24613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 27989p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10168
-------------------------------------   ----- 
End-of-path arrival time (ps)           10168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell7       2009   2009  24613  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell31   8159  10168  27989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 28893p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9264
-------------------------------------   ---- 
End-of-path arrival time (ps)           9264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell7       2009   2009  24613  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell34   7255   9264  28893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 28893p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9264
-------------------------------------   ---- 
End-of-path arrival time (ps)           9264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell7       2009   2009  24613  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell39   7255   9264  28893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 30215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell7       2009   2009  24613  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell38   5933   7942  30215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 30215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell7       2009   2009  24613  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell40   5933   7942  30215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 30519p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell7       2009   2009  24613  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell37   5629   7638  30519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:dpcounter_one_reg\/q
Path End       : \SPI_slave:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPI_slave:BSPIS:TxStsReg\/clock
Path slack     : 486838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPI_slave_IntClock:R#1 vs. SPI_slave_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12662
-------------------------------------   ----- 
End-of-path arrival time (ps)           12662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:dpcounter_one_reg\/clock_0                macrocell22         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:dpcounter_one_reg\/q   macrocell22    1250   1250  486838  RISE       1
\SPI_slave:BSPIS:byte_complete\/main_1  macrocell3     5809   7059  486838  RISE       1
\SPI_slave:BSPIS:byte_complete\/q       macrocell3     3350  10409  486838  RISE       1
\SPI_slave:BSPIS:TxStsReg\/status_6     statusicell1   2252  12662  486838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:TxStsReg\/clock                           statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:sync_2\/out
Path End       : \SPI_slave:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPI_slave:BSPIS:TxStsReg\/clock
Path slack     : 486944p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPI_slave_IntClock:R#1 vs. SPI_slave_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12556
-------------------------------------   ----- 
End-of-path arrival time (ps)           12556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:sync_2\/clock                             synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:sync_2\/out          synccell       1020   1020  486944  RISE       1
\SPI_slave:BSPIS:tx_status_0\/main_2  macrocell7     5931   6951  486944  RISE       1
\SPI_slave:BSPIS:tx_status_0\/q       macrocell7     3350  10301  486944  RISE       1
\SPI_slave:BSPIS:TxStsReg\/status_0   statusicell1   2254  12556  486944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:TxStsReg\/clock                           statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:sync_3\/out
Path End       : \SPI_slave:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPI_slave:BSPIS:RxStsReg\/clock
Path slack     : 487684p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPI_slave_IntClock:R#1 vs. SPI_slave_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11816
-------------------------------------   ----- 
End-of-path arrival time (ps)           11816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:sync_3\/clock                             synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:sync_3\/out             synccell       1020   1020  487684  RISE       1
\SPI_slave:BSPIS:rx_buf_overrun\/main_0  macrocell4     3082   4102  487684  RISE       1
\SPI_slave:BSPIS:rx_buf_overrun\/q       macrocell4     3350   7452  487684  RISE       1
\SPI_slave:BSPIS:RxStsReg\/status_5      statusicell2   4364  11816  487684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:RxStsReg\/clock                           statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:sync_1\/out
Path End       : \SPI_slave:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPI_slave:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 491811p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPI_slave_IntClock:R#1 vs. SPI_slave_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:sync_1\/clock                             synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:sync_1\/out                synccell      1020   1020  489801  RISE       1
\SPI_slave:BSPIS:dpcounter_one_reg\/main_0  macrocell22   3659   4679  491811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:dpcounter_one_reg\/clock_0                macrocell22         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_slave:BSPIS:sync_3\/out
Path End       : \SPI_slave:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPI_slave:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 492397p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPI_slave_IntClock:R#1 vs. SPI_slave_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:sync_3\/clock                             synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_slave:BSPIS:sync_3\/out                   synccell      1020   1020  487684  RISE       1
\SPI_slave:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell23   3073   4093  492397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_slave:BSPIS:mosi_buf_overrun_fin\/clock_0             macrocell23         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147302p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13174
-------------------------------------   ----- 
End-of-path arrival time (ps)           13174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell28     1250   1250  2147302  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell12     6262   7512  2147302  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell12     3350  10862  2147302  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2312  13174  2147302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13103
-------------------------------------   ----- 
End-of-path arrival time (ps)           13103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q            macrocell34   1250   1250  2148203  RISE       1
\UART_1:BUART:rx_counter_load\/main_3  macrocell15   5606   6856  2148203  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell15   3350  10206  2148203  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2897  13103  2148203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9992
-------------------------------------   ---- 
End-of-path arrival time (ps)           9992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  2150649  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   8742   9992  2150665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2150669p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15498
-------------------------------------   ----- 
End-of-path arrival time (ps)           15498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q        macrocell26    1250   1250  2147831  RISE       1
\UART_1:BUART:tx_status_0\/main_0  macrocell13    8571   9821  2150669  RISE       1
\UART_1:BUART:tx_status_0\/q       macrocell13    3350  13171  2150669  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0  statusicell3   2327  15498  2150669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151395p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell26     1250   1250  2147831  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   8012   9262  2151395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2151651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  2150649  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell36  10256  11506  2151651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153416p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell27     1250   1250  2149631  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   5991   7241  2153416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2153994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150649  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell32   7913   9163  2153994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2153994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150649  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell34   7913   9163  2153994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2153994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150649  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell39   7913   9163  2153994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  2154000  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   5407   6657  2154000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell31     1250   1250  2150272  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5260   6510  2154147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2154612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2154612  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell17     2293   5873  2154612  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell17     3350   9223  2154612  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell4    2331  11554  2154612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell4        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2154734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8423
-------------------------------------   ---- 
End-of-path arrival time (ps)           8423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell37   1250   1250  2151813  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell39   7173   8423  2154734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell37   1250   1250  2151813  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell31   7116   8366  2154791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154930p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8226
-------------------------------------   ---- 
End-of-path arrival time (ps)           8226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell34   1250   1250  2148203  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell36   6976   8226  2154930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154936p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34   1250   1250  2148203  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell31   6971   8221  2154936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell28   1250   1250  2147302  RISE       1
\UART_1:BUART:txn\/main_4    macrocell25   6844   8094  2155063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2155063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28   1250   1250  2147302  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell27   6844   8094  2155063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155298p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150959  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5169   5359  2155298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155352p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7805
-------------------------------------   ---- 
End-of-path arrival time (ps)           7805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150649  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell33   6555   7805  2155352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7562
-------------------------------------   ---- 
End-of-path arrival time (ps)           7562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell26   1250   1250  2147831  RISE       1
\UART_1:BUART:txn\/main_1    macrocell25   6312   7562  2155594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2155712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2152951  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell27     3864   7444  2155712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2155740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2155740  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell37   5477   7417  2155740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2155811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29   1250   1250  2155811  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell26   6096   7346  2155811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell29   1250   1250  2155811  RISE       1
\UART_1:BUART:txn\/main_6   macrocell25   6018   7268  2155888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155901p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  2155901  RISE       1
\UART_1:BUART:txn\/main_3                macrocell25     2885   7255  2155901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  2154000  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell32   5873   7123  2156034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2154000  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell34   5873   7123  2156034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2154000  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell39   5873   7123  2156034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156044p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2154000  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell33   5862   7112  2156044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell31   1250   1250  2150272  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell36   5823   7073  2156084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2156295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2155740  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell38   4921   6861  2156295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6857
-------------------------------------   ---- 
End-of-path arrival time (ps)           6857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156300  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell33   4917   6857  2156300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell27   1250   1250  2149631  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell29   5560   6810  2156347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6796
-------------------------------------   ---- 
End-of-path arrival time (ps)           6796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27   1250   1250  2149631  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell28   5546   6796  2156361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156468p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29   1250   1250  2155811  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell27   5439   6689  2156468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26   1250   1250  2147831  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell27   5060   6310  2156846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156300  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell32   4362   6302  2156855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156300  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell34   4362   6302  2156855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2156857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell37   1250   1250  2151813  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell37   5049   6299  2156857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34   1250   1250  2148203  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell33   4951   6201  2156955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157061p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157061  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell37   4156   6096  2157061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157073p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157061  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell38   4143   6083  2157073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29   1250   1250  2155811  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell28   4682   5932  2157225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150649  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell31   4514   5764  2157393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157409p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell27   1250   1250  2149631  RISE       1
\UART_1:BUART:txn\/main_2    macrocell25   4498   5748  2157409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28   1250   1250  2147302  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell28   4463   5713  2157444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157478p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27   1250   1250  2149631  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell26   4429   5679  2157478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell38   1250   1250  2153712  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell31   4407   5657  2157500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157778p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157778  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell33   3438   5378  2157778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell34   1250   1250  2148203  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell32   4122   5372  2157785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34   1250   1250  2148203  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell34   4122   5372  2157785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell34   1250   1250  2148203  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell39   4122   5372  2157785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157778  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell32   3430   5370  2157787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157778  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell34   3430   5370  2157787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157802  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell33   3414   5354  2157802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157812p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157802  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell32   3405   5345  2157812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157812p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157802  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell34   3405   5345  2157812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell32     1250   1250  2155389  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4397   5647  2157890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28   1250   1250  2147302  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell26   3914   5164  2157993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158190p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell33   1250   1250  2149378  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell36   3717   4967  2158190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33   1250   1250  2149378  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell31   3684   4934  2158223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2158327  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell28     4639   4829  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell31   1250   1250  2150272  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell32   3532   4782  2158375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31   1250   1250  2150272  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell34   3532   4782  2158375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell31   1250   1250  2150272  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell39   3532   4782  2158375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158380p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27   1250   1250  2149631  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell27   3526   4776  2158380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158399p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell38   1250   1250  2153712  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell39   3508   4758  2158399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell28   1250   1250  2147302  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell29   3464   4714  2158443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31   1250   1250  2150272  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell33   3417   4667  2158489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156300  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell31   2635   4575  2158581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150959  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell29     4353   4543  2158614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150959  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell26     4339   4529  2158628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150959  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell28     4338   4528  2158628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell26   1250   1250  2147831  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell29   3115   4365  2158791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26   1250   1250  2147831  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell28   3103   4353  2158804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2158327  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell26     4092   4282  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157778  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell31   2339   4279  2158878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2155740  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell35   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157802  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell31   2316   4256  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158911  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell35   2305   4245  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157061  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell35   2304   4244  2158912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26   1250   1250  2147831  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell26   2973   4223  2158933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158979p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell40   1250   1250  2158979  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell34   2927   4177  2158979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33   1250   1250  2149378  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell33   2789   4039  2159118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell33   1250   1250  2149378  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell32   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33   1250   1250  2149378  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell34   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell33   1250   1250  2149378  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell39   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159257p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2154000  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell31   2650   3900  2159257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31   1250   1250  2150272  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell31   2618   3868  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell38   1250   1250  2153712  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell38   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell38   1250   1250  2153712  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell37   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell25   1250   1250  2159613  RISE       1
\UART_1:BUART:txn\/main_0  macrocell25   2294   3544  2159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3314
-------------------------------------   ---- 
End-of-path arrival time (ps)           3314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150959  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell27     3124   3314  2159842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160657p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2500
-------------------------------------   ---- 
End-of-path arrival time (ps)           2500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2158327  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell25     2310   2500  2160657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162020p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell39    1250   1250  2162020  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell4   2896   4146  2162020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell4        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999979110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16660
-------------------------------------   ----- 
End-of-path arrival time (ps)           16660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3520   8230  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13360  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13360  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16660  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16660  999979110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell9       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Timer_clock_1:R#1 vs. Timer_clock_1:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13411
-------------------------------------   ----- 
End-of-path arrival time (ps)           13411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   7071   8281  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell10   5130  13411  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell11      0  13411  999982359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell11      0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999982410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13360
-------------------------------------   ----- 
End-of-path arrival time (ps)           13360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3520   8230  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13360  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13360  999982410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_3:R#1 vs. timer_clock_3:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2900   6400  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  11530  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  11530  999984240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \AccelerometerTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \AccelerometerTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999985658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                     -500
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  999979110  RISE       1
\AccelerometerTimer:TimerUDB:status_tc\/main_1         macrocell20     3531   8241  999985658  RISE       1
\AccelerometerTimer:TimerUDB:status_tc\/q              macrocell20     3350  11591  999985658  RISE       1
\AccelerometerTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell6    2251  13842  999985658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:rstSts:stsreg\/clock          statusicell6        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999985658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Timer_clock_1:R#1 vs. Timer_clock_1:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8282
-------------------------------------   ---- 
End-of-path arrival time (ps)           8282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell11   7072   8282  999985658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell11      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WheelTickTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \WheelTickTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999985659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Timer_clock_1:R#1 vs. Timer_clock_1:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8281
-------------------------------------   ---- 
End-of-path arrival time (ps)           8281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999982359  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   7071   8281  999985659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell10      0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WheelTickTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \WheelTickTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999985706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Timer_clock_1:R#1 vs. Timer_clock_1:R#2)   1000000000
- Setup time                                                     -500
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13794
-------------------------------------   ----- 
End-of-path arrival time (ps)           13794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT      slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  999982359  RISE       1
\WheelTickTimer:TimerUDB:status_tc\/main_0                    macrocell21    6923   8133  999985706  RISE       1
\WheelTickTimer:TimerUDB:status_tc\/q                         macrocell21    3350  11483  999985706  RISE       1
\WheelTickTimer:TimerUDB:rstSts:stsreg\/status_0              statusicell7   2311  13794  999985706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:rstSts:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999985710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3520   8230  999985710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999985712p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8228
-------------------------------------   ---- 
End-of-path arrival time (ps)           8228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3518   8228  999985712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999986935p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  999979110  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2295   7005  999986935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell9       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WheelTickTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987171p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Timer_clock_1:R#1 vs. Timer_clock_1:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  999983887  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  999983887  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  999983887  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   3269   6769  999987171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell11      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WheelTickTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WheelTickTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \WheelTickTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987187p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Timer_clock_1:R#1 vs. Timer_clock_1:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  999983887  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  999983887  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  999983887  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   3253   6753  999987187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WheelTickTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell10      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MotorLockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MotorLockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_3:R#1 vs. timer_clock_3:R#2)   1000000000
- Setup time                                                     -500
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  999984240  RISE       1
\MotorLockTimer:TimerUDB:status_tc\/main_1         macrocell19     2915   6415  999987421  RISE       1
\MotorLockTimer:TimerUDB:status_tc\/q              macrocell19     3350   9765  999987421  RISE       1
\MotorLockTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2314  12079  999987421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:rstSts:stsreg\/clock              statusicell5        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_3:R#1 vs. timer_clock_3:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   2900   6400  999987540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_3:R#1 vs. timer_clock_3:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  999984240  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2900   6400  999987540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999989012p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999983281  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3718   4928  999989012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell9       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_3:R#1 vs. timer_clock_3:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999986336  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   3097   4307  999989633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_3:R#1 vs. timer_clock_3:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999986336  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   3094   4304  999989636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MotorLockTimer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999989881p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999983281  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2849   4059  999989881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999989886p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999983281  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   2844   4054  999989886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell8       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

