Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\altera\projects\Max10_SD --output-directory=C:\altera\projects\Max10_SD\host --report-file=bsf:C:\altera\projects\Max10_SD\host\host.bsf --system-info=DEVICE_FAMILY="MAX 10" --system-info=DEVICE=10M08SAE144C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\altera\projects\Max10_SD\host.qsys --remove-qsys-generate-warning
Progress: Loading Max10_SD/host.qsys
Progress: Reading input file
Progress: Adding atari_d500_byte [altera_avalon_pio 14.1]
Progress: Parameterizing module atari_d500_byte
Progress: Adding cart_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module cart_memory
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 14.1]
Progress: Parameterizing module cpu
Progress: Adding ext_sram_controller_0 [ext_sram_controller 1.0]
Progress: Parameterizing module ext_sram_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_avalon_pio 14.1]
Progress: Parameterizing module led
Progress: Adding memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module memory
Progress: Adding reset_d500 [altera_avalon_pio 14.1]
Progress: Parameterizing module reset_d500
Progress: Adding sel_cartridge_type [altera_avalon_pio 14.1]
Progress: Parameterizing module sel_cartridge_type
Progress: Adding spi_master_0 [spi_master 1.3]
Progress: Parameterizing module spi_master_0
Progress: Adding sysid_2466 [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid_2466
Progress: Adding timer_0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: host.atari_d500_byte: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: host.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: host.sysid_2466: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: host.sysid_2466: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\altera\projects\Max10_SD --output-directory=C:\altera\projects\Max10_SD\host\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\altera\projects\Max10_SD\host\host.html --report-file=sopcinfo:C:\altera\projects\Max10_SD\host.sopcinfo --report-file=cmp:C:\altera\projects\Max10_SD\host\host.cmp --report-file=qip:C:\altera\projects\Max10_SD\host\synthesis\host.qip --report-file=svd:C:\altera\projects\Max10_SD\host\synthesis\host.svd --report-file=regmap:C:\altera\projects\Max10_SD\host\synthesis\host.regmap --report-file=xml:C:\altera\projects\Max10_SD\host\host.xml --report-file=debuginfo:C:\altera\projects\Max10_SD\host\synthesis\host.debuginfo --system-info=DEVICE_FAMILY="MAX 10" --system-info=DEVICE=10M08SAE144C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\altera\projects\Max10_SD\host.qsys --remove-qsys-generate-warning --language=VHDL
Progress: Loading Max10_SD/host.qsys
Progress: Reading input file
Progress: Adding atari_d500_byte [altera_avalon_pio 14.1]
Progress: Parameterizing module atari_d500_byte
Progress: Adding cart_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module cart_memory
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 14.1]
Progress: Parameterizing module cpu
Progress: Adding ext_sram_controller_0 [ext_sram_controller 1.0]
Progress: Parameterizing module ext_sram_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_avalon_pio 14.1]
Progress: Parameterizing module led
Progress: Adding memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module memory
Progress: Adding reset_d500 [altera_avalon_pio 14.1]
Progress: Parameterizing module reset_d500
Progress: Adding sel_cartridge_type [altera_avalon_pio 14.1]
Progress: Parameterizing module sel_cartridge_type
Progress: Adding spi_master_0 [spi_master 1.3]
Progress: Parameterizing module spi_master_0
Progress: Adding sysid_2466 [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid_2466
Progress: Adding timer_0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: host.atari_d500_byte: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: host.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: host.sysid_2466: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: host.sysid_2466: Time stamp will be automatically updated when this component is generated.
Info: host: Generating host "host" for QUARTUS_SYNTH
Info: atari_d500_byte: Starting RTL generation for module 'host_atari_d500_byte'
Info: atari_d500_byte:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=host_atari_d500_byte --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0002_atari_d500_byte_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0002_atari_d500_byte_gen//host_atari_d500_byte_component_configuration.pl  --do_build_sim=0  ]
Info: atari_d500_byte: Done RTL generation for module 'host_atari_d500_byte'
Info: atari_d500_byte: "host" instantiated altera_avalon_pio "atari_d500_byte"
Info: cart_memory: Starting RTL generation for module 'host_cart_memory'
Info: cart_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=host_cart_memory --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0003_cart_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0003_cart_memory_gen//host_cart_memory_component_configuration.pl  --do_build_sim=0  ]
Info: cart_memory: Done RTL generation for module 'host_cart_memory'
Info: cart_memory: "host" instantiated altera_avalon_onchip_memory2 "cart_memory"
Info: cpu: Starting RTL generation for module 'host_cpu'
Info: cpu:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=host_cpu --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0004_cpu_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0004_cpu_gen//host_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.09.10 18:15:59 (*) Starting Nios II generation
Info: cpu: # 2015.09.10 18:15:59 (*)   Checking for plaintext license.
Info: cpu: # 2015.09.10 18:16:01 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: cpu: # 2015.09.10 18:16:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.09.10 18:16:01 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.09.10 18:16:01 (*)   Plaintext license not found.
Info: cpu: # 2015.09.10 18:16:01 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2015.09.10 18:16:01 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.09.10 18:16:01 (*)   Creating all objects for CPU
Info: cpu: # 2015.09.10 18:16:03 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.09.10 18:16:03 (*)   Creating plain-text RTL
Info: cpu: # 2015.09.10 18:16:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'host_cpu'
Info: cpu: "host" instantiated altera_nios2_qsys "cpu"
Info: ext_sram_controller_0: "host" instantiated ext_sram_controller "ext_sram_controller_0"
Info: jtag_uart_0: Starting RTL generation for module 'host_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=host_jtag_uart_0 --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0006_jtag_uart_0_gen//host_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'host_jtag_uart_0'
Info: jtag_uart_0: "host" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led: Starting RTL generation for module 'host_led'
Info: led:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=host_led --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0007_led_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0007_led_gen//host_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'host_led'
Info: led: "host" instantiated altera_avalon_pio "led"
Info: memory: Starting RTL generation for module 'host_memory'
Info: memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=host_memory --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0008_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0008_memory_gen//host_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'host_memory'
Info: memory: "host" instantiated altera_avalon_onchip_memory2 "memory"
Info: reset_d500: Starting RTL generation for module 'host_reset_d500'
Info: reset_d500:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=host_reset_d500 --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0009_reset_d500_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0009_reset_d500_gen//host_reset_d500_component_configuration.pl  --do_build_sim=0  ]
Info: reset_d500: Done RTL generation for module 'host_reset_d500'
Info: reset_d500: "host" instantiated altera_avalon_pio "reset_d500"
Info: sel_cartridge_type: Starting RTL generation for module 'host_sel_cartridge_type'
Info: sel_cartridge_type:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=host_sel_cartridge_type --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0010_sel_cartridge_type_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0010_sel_cartridge_type_gen//host_sel_cartridge_type_component_configuration.pl  --do_build_sim=0  ]
Info: sel_cartridge_type: Done RTL generation for module 'host_sel_cartridge_type'
Info: sel_cartridge_type: "host" instantiated altera_avalon_pio "sel_cartridge_type"
Info: spi_master_0: "host" instantiated spi_master "spi_master_0"
Info: sysid_2466: "host" instantiated altera_avalon_sysid_qsys "sysid_2466"
Info: timer_0: Starting RTL generation for module 'host_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=host_timer_0 --dir=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0012_timer_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt6688_1149123789275283150.dir/0012_timer_0_gen//host_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'host_timer_0'
Info: timer_0: "host" instantiated altera_avalon_timer "timer_0"
Info: mm_interconnect_0: "host" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "host" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "host" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: ext_sram_controller_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ext_sram_controller_0_avalon_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/altera/projects/Max10_SD/host/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/projects/Max10_SD/host/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/altera/projects/Max10_SD/host/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ext_sram_controller_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ext_sram_controller_0_avalon_slave_rsp_width_adapter"
Info: Reusing file C:/altera/projects/Max10_SD/host/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/altera/projects/Max10_SD/host/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: host: Done "host" with 36 modules, 60 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
