/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef _SOC_QUALCOMM_X1P42100_LPASS_H_
#define _SOC_QUALCOMM_X1P42100_LPASS_H_

#include <types.h>

/* LPASS AON CC PLL Settings */
#define HAL_CLK_LPASS_AON_CC_PLL_L_VALUE	0x00000020
#define HAL_CLK_LPASS_AON_CC_PLL_ALPHA_VALUE	0x00000000
#define HAL_CLK_LPASS_AON_CC_PLL_RING_CAL_L_VALUE	(0x44 << 16)
#define HAL_CLK_LPASS_AON_CC_PLL_PROC_CAL_L_VALUE	(0x44 << 24)
#define HAL_CLK_LPASS_AON_CC_PLL_CONFIG_CTL	0x20485699
#define HAL_CLK_LPASS_AON_CC_PLL_CONFIG_CTL_U	0x00182261
#define HAL_CLK_LPASS_AON_CC_PLL_CONFIG_CTL_U1	0x82AA299C
#define HAL_CLK_LPASS_AON_CC_PLL_TEST_CTL	0x00000000
#define HAL_CLK_LPASS_AON_CC_PLL_TEST_CTL_U	0x00000003
#define HAL_CLK_LPASS_AON_CC_PLL_TEST_CTL_U1	0x00009000
#define HAL_CLK_LPASS_AON_CC_PLL_TEST_CTL_U2	0x00000034
#define HAL_CLK_LPASS_AON_CC_PLL_USER_CTL	0x00E00041
#define HAL_CLK_LPASS_AON_CC_PLL_USER_CTL_U	0x00000105

#define LPASS_CORE_HM_READY			BIT(0)
#define HW_CTL					BIT(1)
#define GDSC_ENABLE_BIT				0

#define LPASS_CORE_HM_VOTE_POWER_ON		0x0
#define GDSC_PWR_ON				BIT(31)

#define BCM_LP0_VOTE_VALUE			0x60004001
#endif /* _SOC_QUALCOMM_X1P42100_LPASS_H_ */
