DesignP1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_microblaze_0_0/sim/DesignP1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_dlmb_v10_0/sim/DesignP1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_ilmb_v10_0/sim/DesignP1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_dlmb_bram_if_cntlr_0/sim/DesignP1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_ilmb_bram_if_cntlr_0/sim/DesignP1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_lmb_bram_0/sim/DesignP1_lmb_bram_0.v,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_mdm_1_0/sim/DesignP1_mdm_1_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_clk_wiz_1_0/DesignP1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_clk_wiz_1_0/DesignP1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_rst_clk_wiz_1_100M_0/sim/DesignP1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_axi_gpio_0_0/sim/DesignP1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_axi_uartlite_0_0/sim/DesignP1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1_xbar_0.v,verilog,xil_defaultlib,../../../bd/DesignP1/ip/DesignP1_xbar_0/sim/DesignP1_xbar_0.v,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
DesignP1.vhd,vhdl,xil_defaultlib,../../../bd/DesignP1/sim/DesignP1.vhd,incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="$ref_dir/../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef"incdir="../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
