Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Dec 11 15:25:31 2020
| Host         : esteban running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
| Design       : nexys4ddr
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|     Instance    |          Module         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| nexys4ddr       |                   (top) |       3079 |       2975 |     104 |    0 | 2514 |     26 |      0 |            1 |
|   (nexys4ddr)   |                   (top) |        672 |        656 |      16 |    0 | 1333 |     14 |      0 |            0 |
|   camara        |                  camara |         72 |         72 |       0 |    0 |   50 |     12 |      0 |            1 |
|     (camara)    |                  camara |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|     DP_RAM      |           buffer_ram_dp |          0 |          0 |       0 |    0 |    0 |     12 |      0 |            0 |
|     VGA_640x480 |              VGA_Driver |         49 |         49 |       0 |    0 |   20 |      0 |      0 |            0 |
|     cam_read    |                cam_read |         23 |         23 |       0 |    0 |   30 |      0 |      0 |            0 |
|     clk25_24    |         clk24_25_nexys4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       inst      | clk24_25_nexys4_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|   picorv32      |                picorv32 |       2335 |       2247 |      88 |    0 | 1131 |      0 |      0 |            0 |
|     (picorv32)  |                picorv32 |       1617 |       1529 |      88 |    0 |  676 |      0 |      0 |            0 |
|     pcpi_div    |       picorv32_pcpi_div |        388 |        388 |       0 |    0 |  200 |      0 |      0 |            0 |
|     pcpi_mul    |       picorv32_pcpi_mul |        331 |        331 |       0 |    0 |  255 |      0 |      0 |            0 |
+-----------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


