
wifitest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007494  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  080075d0  080075d0  000085d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007838  08007838  00008838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007840  08007840  00008840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007844  08007844  00008844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000001c  20000008  08007848  00009008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000024  08007864  00009024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  2000005c  08007899  0000905c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000070  080078aa  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  080078aa  0000933c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0000a000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  0000a000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  080078aa  000091e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0002366e  00000000  00000000  00009a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000051bb  00000000  00000000  0002d105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000022a8  00000000  00000000  000322c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001a46  00000000  00000000  00034568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002ae1b  00000000  00000000  00035fae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00025378  00000000  00000000  00060dc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000f540b  00000000  00000000  00086141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0017b54c  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00008f78  00000000  00000000  0017b590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000063  00000000  00000000  00184508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000070 	.word	0x20000070
 8000158:	00000000 	.word	0x00000000
 800015c:	080075b8 	.word	0x080075b8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000074 	.word	0x20000074
 8000178:	080075b8 	.word	0x080075b8

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 800018c:	b5b0      	push	{r4, r5, r7, lr}
 800018e:	b088      	sub	sp, #32
 8000190:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000192:	4b0b      	ldr	r3, [pc, #44]	@ (80001c0 <APPD_EnableCPU2+0x34>)
 8000194:	1d3c      	adds	r4, r7, #4
 8000196:	461d      	mov	r5, r3
 8000198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a0:	c403      	stmia	r4!, {r0, r1}
 80001a2:	8022      	strh	r2, [r4, #0]
 80001a4:	3402      	adds	r4, #2
 80001a6:	0c13      	lsrs	r3, r2, #16
 80001a8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80001aa:	f005 ff19 	bl	8005fe0 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80001ae:	1d3b      	adds	r3, r7, #4
 80001b0:	4618      	mov	r0, r3
 80001b2:	f005 f9aa 	bl	800550a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80001b6:	bf00      	nop
}
 80001b8:	3720      	adds	r7, #32
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bdb0      	pop	{r4, r5, r7, pc}
 80001be:	bf00      	nop
 80001c0:	080075d0 	.word	0x080075d0

080001c4 <LL_PWR_SMPS_Enable>:
  *         @ref LL_PWR_SMPS_SetMode() should be used instead.
  * @rmtoll CR5          SMPSEN        LL_PWR_SMPS_Enable
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SMPS_Enable(void)
{
 80001c4:	b480      	push	{r7}
 80001c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR5, PWR_CR5_SMPSEN);
 80001c8:	4b05      	ldr	r3, [pc, #20]	@ (80001e0 <LL_PWR_SMPS_Enable+0x1c>)
 80001ca:	69db      	ldr	r3, [r3, #28]
 80001cc:	4a04      	ldr	r2, [pc, #16]	@ (80001e0 <LL_PWR_SMPS_Enable+0x1c>)
 80001ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80001d2:	61d3      	str	r3, [r2, #28]
}
 80001d4:	bf00      	nop
 80001d6:	46bd      	mov	sp, r7
 80001d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop
 80001e0:	58000400 	.word	0x58000400

080001e4 <LL_PWR_SMPS_SetStartupCurrent>:
  *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_200MA
  *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_220MA
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SMPS_SetStartupCurrent(uint32_t StartupCurrent)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR5, PWR_CR5_SMPSSC, StartupCurrent);
 80001ec:	4b06      	ldr	r3, [pc, #24]	@ (8000208 <LL_PWR_SMPS_SetStartupCurrent+0x24>)
 80001ee:	69db      	ldr	r3, [r3, #28]
 80001f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80001f4:	4904      	ldr	r1, [pc, #16]	@ (8000208 <LL_PWR_SMPS_SetStartupCurrent+0x24>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4313      	orrs	r3, r2
 80001fa:	61cb      	str	r3, [r1, #28]
}
 80001fc:	bf00      	nop
 80001fe:	370c      	adds	r7, #12
 8000200:	46bd      	mov	sp, r7
 8000202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000206:	4770      	bx	lr
 8000208:	58000400 	.word	0x58000400

0800020c <LL_PWR_SMPS_SetOutputVoltageLevel>:
  *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V85
  *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SMPS_SetOutputVoltageLevel(uint32_t OutputVoltageLevel)
{
 800020c:	b480      	push	{r7}
 800020e:	b087      	sub	sp, #28
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
  __IO const uint32_t OutputVoltageLevel_calibration = (((*SMPS_VOLTAGE_CAL_ADDR) & SMPS_VOLTAGE_CAL) >> SMPS_VOLTAGE_CAL_POS);  /* SMPS output voltage level calibrated in production */
 8000214:	4b18      	ldr	r3, [pc, #96]	@ (8000278 <LL_PWR_SMPS_SetOutputVoltageLevel+0x6c>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	0a1b      	lsrs	r3, r3, #8
 800021a:	f003 030f 	and.w	r3, r3, #15
 800021e:	60fb      	str	r3, [r7, #12]
  int32_t TrimmingSteps;                               /* Trimming steps between theoretical output voltage and calibrated output voltage */
  int32_t OutputVoltageLevelTrimmed;                   /* SMPS output voltage level after calibration: trimming value added to required level */

  if (OutputVoltageLevel_calibration == 0UL)
 8000220:	68fb      	ldr	r3, [r7, #12]
 8000222:	2b00      	cmp	r3, #0
 8000224:	d108      	bne.n	8000238 <LL_PWR_SMPS_SetOutputVoltageLevel+0x2c>
  {
    /* Device with SMPS output voltage not calibrated in production: Apply output voltage value directly */

    /* Update register */
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, OutputVoltageLevel);
 8000226:	4b15      	ldr	r3, [pc, #84]	@ (800027c <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 8000228:	69db      	ldr	r3, [r3, #28]
 800022a:	f023 020f 	bic.w	r2, r3, #15
 800022e:	4913      	ldr	r1, [pc, #76]	@ (800027c <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	4313      	orrs	r3, r2
 8000234:	61cb      	str	r3, [r1, #28]
    }

    /* Update register */
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, (uint32_t)OutputVoltageLevelTrimmed);
  }
}
 8000236:	e019      	b.n	800026c <LL_PWR_SMPS_SetOutputVoltageLevel+0x60>
    TrimmingSteps = ((int32_t)OutputVoltageLevel_calibration - (int32_t)(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 >> PWR_CR5_SMPSVOS_Pos));
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	3b06      	subs	r3, #6
 800023c:	613b      	str	r3, [r7, #16]
    OutputVoltageLevelTrimmed = ((int32_t)((uint32_t)(OutputVoltageLevel >> PWR_CR5_SMPSVOS_Pos)) + (int32_t)TrimmingSteps);
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	693a      	ldr	r2, [r7, #16]
 8000242:	4413      	add	r3, r2
 8000244:	617b      	str	r3, [r7, #20]
    if (OutputVoltageLevelTrimmed < 0)
 8000246:	697b      	ldr	r3, [r7, #20]
 8000248:	2b00      	cmp	r3, #0
 800024a:	da02      	bge.n	8000252 <LL_PWR_SMPS_SetOutputVoltageLevel+0x46>
      OutputVoltageLevelTrimmed = 0;
 800024c:	2300      	movs	r3, #0
 800024e:	617b      	str	r3, [r7, #20]
 8000250:	e004      	b.n	800025c <LL_PWR_SMPS_SetOutputVoltageLevel+0x50>
      if (OutputVoltageLevelTrimmed > (int32_t)PWR_CR5_SMPSVOS)
 8000252:	697b      	ldr	r3, [r7, #20]
 8000254:	2b0f      	cmp	r3, #15
 8000256:	dd01      	ble.n	800025c <LL_PWR_SMPS_SetOutputVoltageLevel+0x50>
        OutputVoltageLevelTrimmed = (int32_t)PWR_CR5_SMPSVOS;
 8000258:	230f      	movs	r3, #15
 800025a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, (uint32_t)OutputVoltageLevelTrimmed);
 800025c:	4b07      	ldr	r3, [pc, #28]	@ (800027c <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 800025e:	69db      	ldr	r3, [r3, #28]
 8000260:	f023 020f 	bic.w	r2, r3, #15
 8000264:	697b      	ldr	r3, [r7, #20]
 8000266:	4905      	ldr	r1, [pc, #20]	@ (800027c <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 8000268:	4313      	orrs	r3, r2
 800026a:	61cb      	str	r3, [r1, #28]
}
 800026c:	bf00      	nop
 800026e:	371c      	adds	r7, #28
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	1fff7558 	.word	0x1fff7558
 800027c:	58000400 	.word	0x58000400

08000280 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000288:	4b07      	ldr	r3, [pc, #28]	@ (80002a8 <LL_C2_PWR_SetPowerMode+0x28>)
 800028a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800028e:	f023 0207 	bic.w	r2, r3, #7
 8000292:	4905      	ldr	r1, [pc, #20]	@ (80002a8 <LL_C2_PWR_SetPowerMode+0x28>)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	4313      	orrs	r3, r2
 8000298:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 800029c:	bf00      	nop
 800029e:	370c      	adds	r7, #12
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr
 80002a8:	58000400 	.word	0x58000400

080002ac <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80002b4:	4b06      	ldr	r3, [pc, #24]	@ (80002d0 <LL_EXTI_EnableIT_32_63+0x24>)
 80002b6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80002ba:	4905      	ldr	r1, [pc, #20]	@ (80002d0 <LL_EXTI_EnableIT_32_63+0x24>)
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	4313      	orrs	r3, r2
 80002c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80002c4:	bf00      	nop
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr
 80002d0:	58000800 	.word	0x58000800

080002d4 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80002dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80002e0:	4a0a      	ldr	r2, [pc, #40]	@ (800030c <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 80002e2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80002e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80002ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80002ee:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	021b      	lsls	r3, r3, #8
 80002f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80002fa:	4313      	orrs	r3, r2
 80002fc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000300:	bf00      	nop
 8000302:	370c      	adds	r7, #12
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	cafecafe 	.word	0xcafecafe

08000310 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000318:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800031c:	689b      	ldr	r3, [r3, #8]
 800031e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000322:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4313      	orrs	r3, r2
 800032a:	608b      	str	r3, [r1, #8]
}
 800032c:	bf00      	nop
 800032e:	370c      	adds	r7, #12
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr

08000338 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 800033c:	4b04      	ldr	r3, [pc, #16]	@ (8000350 <LL_DBGMCU_GetDeviceID+0x18>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000344:	4618      	mov	r0, r3
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	e0042000 	.word	0xe0042000

08000354 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000358:	4b04      	ldr	r3, [pc, #16]	@ (800036c <LL_DBGMCU_GetRevisionID+0x18>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	0c1b      	lsrs	r3, r3, #16
 800035e:	b29b      	uxth	r3, r3
}
 8000360:	4618      	mov	r0, r3
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	e0042000 	.word	0xe0042000

08000370 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000370:	b480      	push	{r7}
 8000372:	b083      	sub	sp, #12
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	22ff      	movs	r2, #255	@ 0xff
 800037c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800037e:	bf00      	nop
 8000380:	370c      	adds	r7, #12
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr

0800038a <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800038a:	b480      	push	{r7}
 800038c:	b083      	sub	sp, #12
 800038e:	af00      	add	r7, sp, #0
 8000390:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	22ca      	movs	r2, #202	@ 0xca
 8000396:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	2253      	movs	r2, #83	@ 0x53
 800039c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800039e:	bf00      	nop
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr

080003aa <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80003aa:	b480      	push	{r7}
 80003ac:	b083      	sub	sp, #12
 80003ae:	af00      	add	r7, sp, #0
 80003b0:	6078      	str	r0, [r7, #4]
 80003b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	689b      	ldr	r3, [r3, #8]
 80003b8:	f023 0207 	bic.w	r2, r3, #7
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	431a      	orrs	r2, r3
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	609a      	str	r2, [r3, #8]
}
 80003c4:	bf00      	nop
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr

080003d0 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80003d4:	4b04      	ldr	r3, [pc, #16]	@ (80003e8 <MX_APPE_Config+0x18>)
 80003d6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80003da:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 80003dc:	f000 f829 	bl	8000432 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 80003e0:	f000 f82e 	bl	8000440 <Config_HSE>

  return;
 80003e4:	bf00      	nop
}
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	58004000 	.word	0x58004000

080003ec <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 80003f0:	f000 f83a 	bl	8000468 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 80003f4:	f000 f852 	bl	800049c <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80003f8:	4903      	ldr	r1, [pc, #12]	@ (8000408 <MX_APPE_Init+0x1c>)
 80003fa:	2000      	movs	r0, #0
 80003fc:	f000 fd6c 	bl	8000ed8 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000400:	f000 f85a 	bl	80004b8 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000404:	bf00      	nop
}
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000168 	.word	0x20000168

0800040c <Init_Smps>:

void Init_Smps(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
   *
   *  The SMPS configuration is not yet supported by CubeMx
   *  when SMPS output voltage is set to 1.4V, the RF output power is limited to 3.7dBm
   *  the SMPS output voltage shall be increased for higher RF output power
   */
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
 8000410:	2000      	movs	r0, #0
 8000412:	f7ff fee7 	bl	80001e4 <LL_PWR_SMPS_SetStartupCurrent>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
 8000416:	2004      	movs	r0, #4
 8000418:	f7ff fef8 	bl	800020c <LL_PWR_SMPS_SetOutputVoltageLevel>
  LL_PWR_SMPS_Enable();
 800041c:	f7ff fed2 	bl	80001c4 <LL_PWR_SMPS_Enable>
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000420:	bf00      	nop
}
 8000422:	bd80      	pop	{r7, pc}

08000424 <Init_Exti>:

void Init_Exti(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000428:	2050      	movs	r0, #80	@ 0x50
 800042a:	f7ff ff3f 	bl	80002ac <LL_EXTI_EnableIT_32_63>

  return;
 800042e:	bf00      	nop
}
 8000430:	bd80      	pop	{r7, pc}

08000432 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000436:	bf00      	nop
}
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000446:	2000      	movs	r0, #0
 8000448:	f005 fe56 	bl	80060f8 <OTP_Read>
 800044c:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d005      	beq.n	8000460 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	799b      	ldrb	r3, [r3, #6]
 8000458:	4618      	mov	r0, r3
 800045a:	f7ff ff3b 	bl	80002d4 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800045e:	bf00      	nop
 8000460:	bf00      	nop
}
 8000462:	3708      	adds	r7, #8
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}

08000468 <System_Init>:

static void System_Init(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  Init_Smps();
 800046c:	f7ff ffce 	bl	800040c <Init_Smps>

  Init_Exti();
 8000470:	f7ff ffd8 	bl	8000424 <Init_Exti>

  Init_Rtc();
 8000474:	f000 f802 	bl	800047c <Init_Rtc>

  return;
 8000478:	bf00      	nop
}
 800047a:	bd80      	pop	{r7, pc}

0800047c <Init_Rtc>:

static void Init_Rtc(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000480:	4805      	ldr	r0, [pc, #20]	@ (8000498 <Init_Rtc+0x1c>)
 8000482:	f7ff ff82 	bl	800038a <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000486:	2100      	movs	r1, #0
 8000488:	4803      	ldr	r0, [pc, #12]	@ (8000498 <Init_Rtc+0x1c>)
 800048a:	f7ff ff8e 	bl	80003aa <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 800048e:	4802      	ldr	r0, [pc, #8]	@ (8000498 <Init_Rtc+0x1c>)
 8000490:	f7ff ff6e 	bl	8000370 <LL_RTC_EnableWriteProtection>

  return;
 8000494:	bf00      	nop
}
 8000496:	bd80      	pop	{r7, pc}
 8000498:	40002800 	.word	0x40002800

0800049c <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80004a0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80004a4:	f7ff ff34 	bl	8000310 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80004a8:	f006 fde2 	bl	8007070 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80004ac:	2004      	movs	r0, #4
 80004ae:	f7ff fee7 	bl	8000280 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80004b2:	bf00      	nop
}
 80004b4:	bd80      	pop	{r7, pc}
	...

080004b8 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b088      	sub	sp, #32
 80004bc:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80004be:	f005 fbd9 	bl	8005c74 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80004c2:	4a11      	ldr	r2, [pc, #68]	@ (8000508 <appe_Tl_Init+0x50>)
 80004c4:	2100      	movs	r1, #0
 80004c6:	2004      	movs	r0, #4
 80004c8:	f006 ff10 	bl	80072ec <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80004cc:	4b0f      	ldr	r3, [pc, #60]	@ (800050c <appe_Tl_Init+0x54>)
 80004ce:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000510 <appe_Tl_Init+0x58>)
 80004d2:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80004d4:	463b      	mov	r3, r7
 80004d6:	4619      	mov	r1, r3
 80004d8:	480e      	ldr	r0, [pc, #56]	@ (8000514 <appe_Tl_Init+0x5c>)
 80004da:	f005 fa8d 	bl	80059f8 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80004de:	4b0e      	ldr	r3, [pc, #56]	@ (8000518 <appe_Tl_Init+0x60>)
 80004e0:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80004e2:	4b0e      	ldr	r3, [pc, #56]	@ (800051c <appe_Tl_Init+0x64>)
 80004e4:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80004e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000520 <appe_Tl_Init+0x68>)
 80004e8:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80004ea:	f240 533c 	movw	r3, #1340	@ 0x53c
 80004ee:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 80004f0:	f107 0308 	add.w	r3, r7, #8
 80004f4:	4618      	mov	r0, r3
 80004f6:	f005 fcff 	bl	8005ef8 <TL_MM_Init>

  TL_Enable();
 80004fa:	f005 fbb5 	bl	8005c68 <TL_Enable>

  return;
 80004fe:	bf00      	nop
}
 8000500:	3720      	adds	r7, #32
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	08005a31 	.word	0x08005a31
 800050c:	20030734 	.word	0x20030734
 8000510:	08000525 	.word	0x08000525
 8000514:	0800053d 	.word	0x0800053d
 8000518:	2003094c 	.word	0x2003094c
 800051c:	20030840 	.word	0x20030840
 8000520:	200301f8 	.word	0x200301f8

08000524 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	4603      	mov	r3, r0
 800052c:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800052e:	bf00      	nop
}
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
	...

0800053c <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b088      	sub	sp, #32
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	330b      	adds	r3, #11
 800054a:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 800054c:	69fb      	ldr	r3, [r7, #28]
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	b29b      	uxth	r3, r3
 8000552:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000556:	2b07      	cmp	r3, #7
 8000558:	d81f      	bhi.n	800059a <APPE_SysUserEvtRx+0x5e>
 800055a:	a201      	add	r2, pc, #4	@ (adr r2, 8000560 <APPE_SysUserEvtRx+0x24>)
 800055c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000560:	08000581 	.word	0x08000581
 8000564:	08000593 	.word	0x08000593
 8000568:	0800059b 	.word	0x0800059b
 800056c:	0800059b 	.word	0x0800059b
 8000570:	0800059b 	.word	0x0800059b
 8000574:	0800059b 	.word	0x0800059b
 8000578:	0800059b 	.word	0x0800059b
 800057c:	0800059b 	.word	0x0800059b
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	4618      	mov	r0, r3
 8000586:	f004 ffed 	bl	8005564 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 800058a:	6878      	ldr	r0, [r7, #4]
 800058c:	f000 f81b 	bl	80005c6 <APPE_SysEvtReadyProcessing>
    break;
 8000590:	e004      	b.n	800059c <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 8000592:	6878      	ldr	r0, [r7, #4]
 8000594:	f000 f806 	bl	80005a4 <APPE_SysEvtError>
    break;
 8000598:	e000      	b.n	800059c <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 800059a:	bf00      	nop
  }

  return;
 800059c:	bf00      	nop
}
 800059e:	3720      	adds	r7, #32
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	330b      	adds	r3, #11
 80005b2:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	3302      	adds	r3, #2
 80005b8:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80005ba:	bf00      	nop
}
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80005c6:	b580      	push	{r7, lr}
 80005c8:	b08a      	sub	sp, #40	@ 0x28
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80005ce:	f107 0308 	add.w	r3, r7, #8
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80005dc:	2300      	movs	r3, #0
 80005de:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	330b      	adds	r3, #11
 80005ea:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 80005ec:	69fb      	ldr	r3, [r7, #28]
 80005ee:	3302      	adds	r3, #2
 80005f0:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 80005f2:	69bb      	ldr	r3, [r7, #24]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d11d      	bne.n	8000636 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 80005fa:	f7ff fdc7 	bl	800018c <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 80005fe:	230f      	movs	r3, #15
 8000600:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000602:	237f      	movs	r3, #127	@ 0x7f
 8000604:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000606:	f7ff fea5 	bl	8000354 <LL_DBGMCU_GetRevisionID>
 800060a:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 800060c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800060e:	b29b      	uxth	r3, r3
 8000610:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8000612:	f7ff fe91 	bl	8000338 <LL_DBGMCU_GetDeviceID>
 8000616:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8000618:	6a3b      	ldr	r3, [r7, #32]
 800061a:	b29b      	uxth	r3, r3
 800061c:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800061e:	f107 0308 	add.w	r3, r7, #8
 8000622:	4618      	mov	r0, r3
 8000624:	f004 ff88 	bl	8005538 <SHCI_C2_Config>

    APP_BLE_Init();
 8000628:	f005 fe70 	bl	800630c <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 800062c:	2100      	movs	r1, #0
 800062e:	2001      	movs	r0, #1
 8000630:	f006 fd30 	bl	8007094 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000634:	e007      	b.n	8000646 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000636:	69bb      	ldr	r3, [r7, #24]
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b01      	cmp	r3, #1
 800063c:	d103      	bne.n	8000646 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2200      	movs	r2, #0
 8000642:	701a      	strb	r2, [r3, #0]
  return;
 8000644:	bf00      	nop
 8000646:	bf00      	nop
}
 8000648:	3728      	adds	r7, #40	@ 0x28
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000652:	f04f 30ff 	mov.w	r0, #4294967295
 8000656:	f006 fd4d 	bl	80070f4 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}

0800065e <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800065e:	b480      	push	{r7}
 8000660:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8000662:	bf00      	nop
}
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8000674:	2100      	movs	r1, #0
 8000676:	2004      	movs	r0, #4
 8000678:	f006 fe5a 	bl	8007330 <UTIL_SEQ_SetTask>
  return;
 800067c:	bf00      	nop
}
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800068c:	2002      	movs	r0, #2
 800068e:	f006 febb 	bl	8007408 <UTIL_SEQ_SetEvt>
  return;
 8000692:	bf00      	nop
}
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}

0800069a <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	b082      	sub	sp, #8
 800069e:	af00      	add	r7, sp, #0
 80006a0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80006a2:	2002      	movs	r0, #2
 80006a4:	f006 fed0 	bl	8007448 <UTIL_SEQ_WaitEvt>
  return;
 80006a8:	bf00      	nop
}
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <LL_EXTI_EnableIT_0_31>:
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80006b8:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <LL_EXTI_EnableIT_0_31+0x24>)
 80006ba:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80006be:	4905      	ldr	r1, [pc, #20]	@ (80006d4 <LL_EXTI_EnableIT_0_31+0x24>)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	4313      	orrs	r3, r2
 80006c4:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	58000800 	.word	0x58000800

080006d8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80006d8:	b480      	push	{r7}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80006e0:	4b05      	ldr	r3, [pc, #20]	@ (80006f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4904      	ldr	r1, [pc, #16]	@ (80006f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	600b      	str	r3, [r1, #0]

}
 80006ec:	bf00      	nop
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	58000800 	.word	0x58000800

080006fc <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000702:	4b0d      	ldr	r3, [pc, #52]	@ (8000738 <ReadRtcSsrValue+0x3c>)
 8000704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000706:	b29b      	uxth	r3, r3
 8000708:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800070a:	4b0b      	ldr	r3, [pc, #44]	@ (8000738 <ReadRtcSsrValue+0x3c>)
 800070c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800070e:	b29b      	uxth	r3, r3
 8000710:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8000712:	e005      	b.n	8000720 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000718:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <ReadRtcSsrValue+0x3c>)
 800071a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800071c:	b29b      	uxth	r3, r3
 800071e:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8000720:	687a      	ldr	r2, [r7, #4]
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	429a      	cmp	r2, r3
 8000726:	d1f5      	bne.n	8000714 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8000728:	683b      	ldr	r3, [r7, #0]
}
 800072a:	4618      	mov	r0, r3
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40002800 	.word	0x40002800

0800073c <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 800073c:	b480      	push	{r7}
 800073e:	b085      	sub	sp, #20
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	460a      	mov	r2, r1
 8000746:	71fb      	strb	r3, [r7, #7]
 8000748:	4613      	mov	r3, r2
 800074a:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 800074c:	79ba      	ldrb	r2, [r7, #6]
 800074e:	491d      	ldr	r1, [pc, #116]	@ (80007c4 <LinkTimerAfter+0x88>)
 8000750:	4613      	mov	r3, r2
 8000752:	005b      	lsls	r3, r3, #1
 8000754:	4413      	add	r3, r2
 8000756:	00db      	lsls	r3, r3, #3
 8000758:	440b      	add	r3, r1
 800075a:	3315      	adds	r3, #21
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000760:	7bfb      	ldrb	r3, [r7, #15]
 8000762:	2b06      	cmp	r3, #6
 8000764:	d009      	beq.n	800077a <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8000766:	7bfa      	ldrb	r2, [r7, #15]
 8000768:	4916      	ldr	r1, [pc, #88]	@ (80007c4 <LinkTimerAfter+0x88>)
 800076a:	4613      	mov	r3, r2
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	4413      	add	r3, r2
 8000770:	00db      	lsls	r3, r3, #3
 8000772:	440b      	add	r3, r1
 8000774:	3314      	adds	r3, #20
 8000776:	79fa      	ldrb	r2, [r7, #7]
 8000778:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800077a:	79fa      	ldrb	r2, [r7, #7]
 800077c:	4911      	ldr	r1, [pc, #68]	@ (80007c4 <LinkTimerAfter+0x88>)
 800077e:	4613      	mov	r3, r2
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	4413      	add	r3, r2
 8000784:	00db      	lsls	r3, r3, #3
 8000786:	440b      	add	r3, r1
 8000788:	3315      	adds	r3, #21
 800078a:	7bfa      	ldrb	r2, [r7, #15]
 800078c:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800078e:	79fa      	ldrb	r2, [r7, #7]
 8000790:	490c      	ldr	r1, [pc, #48]	@ (80007c4 <LinkTimerAfter+0x88>)
 8000792:	4613      	mov	r3, r2
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	4413      	add	r3, r2
 8000798:	00db      	lsls	r3, r3, #3
 800079a:	440b      	add	r3, r1
 800079c:	3314      	adds	r3, #20
 800079e:	79ba      	ldrb	r2, [r7, #6]
 80007a0:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80007a2:	79ba      	ldrb	r2, [r7, #6]
 80007a4:	4907      	ldr	r1, [pc, #28]	@ (80007c4 <LinkTimerAfter+0x88>)
 80007a6:	4613      	mov	r3, r2
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	4413      	add	r3, r2
 80007ac:	00db      	lsls	r3, r3, #3
 80007ae:	440b      	add	r3, r1
 80007b0:	3315      	adds	r3, #21
 80007b2:	79fa      	ldrb	r2, [r7, #7]
 80007b4:	701a      	strb	r2, [r3, #0]

  return;
 80007b6:	bf00      	nop
}
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	2000008c 	.word	0x2000008c

080007c8 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	460a      	mov	r2, r1
 80007d2:	71fb      	strb	r3, [r7, #7]
 80007d4:	4613      	mov	r3, r2
 80007d6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80007d8:	4b29      	ldr	r3, [pc, #164]	@ (8000880 <LinkTimerBefore+0xb8>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	79ba      	ldrb	r2, [r7, #6]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d032      	beq.n	800084a <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80007e4:	79ba      	ldrb	r2, [r7, #6]
 80007e6:	4927      	ldr	r1, [pc, #156]	@ (8000884 <LinkTimerBefore+0xbc>)
 80007e8:	4613      	mov	r3, r2
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	4413      	add	r3, r2
 80007ee:	00db      	lsls	r3, r3, #3
 80007f0:	440b      	add	r3, r1
 80007f2:	3314      	adds	r3, #20
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80007f8:	7bfa      	ldrb	r2, [r7, #15]
 80007fa:	4922      	ldr	r1, [pc, #136]	@ (8000884 <LinkTimerBefore+0xbc>)
 80007fc:	4613      	mov	r3, r2
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	4413      	add	r3, r2
 8000802:	00db      	lsls	r3, r3, #3
 8000804:	440b      	add	r3, r1
 8000806:	3315      	adds	r3, #21
 8000808:	79fa      	ldrb	r2, [r7, #7]
 800080a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 800080c:	79fa      	ldrb	r2, [r7, #7]
 800080e:	491d      	ldr	r1, [pc, #116]	@ (8000884 <LinkTimerBefore+0xbc>)
 8000810:	4613      	mov	r3, r2
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	4413      	add	r3, r2
 8000816:	00db      	lsls	r3, r3, #3
 8000818:	440b      	add	r3, r1
 800081a:	3315      	adds	r3, #21
 800081c:	79ba      	ldrb	r2, [r7, #6]
 800081e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8000820:	79fa      	ldrb	r2, [r7, #7]
 8000822:	4918      	ldr	r1, [pc, #96]	@ (8000884 <LinkTimerBefore+0xbc>)
 8000824:	4613      	mov	r3, r2
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	4413      	add	r3, r2
 800082a:	00db      	lsls	r3, r3, #3
 800082c:	440b      	add	r3, r1
 800082e:	3314      	adds	r3, #20
 8000830:	7bfa      	ldrb	r2, [r7, #15]
 8000832:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8000834:	79ba      	ldrb	r2, [r7, #6]
 8000836:	4913      	ldr	r1, [pc, #76]	@ (8000884 <LinkTimerBefore+0xbc>)
 8000838:	4613      	mov	r3, r2
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	4413      	add	r3, r2
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	440b      	add	r3, r1
 8000842:	3314      	adds	r3, #20
 8000844:	79fa      	ldrb	r2, [r7, #7]
 8000846:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8000848:	e014      	b.n	8000874 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 800084a:	79fa      	ldrb	r2, [r7, #7]
 800084c:	490d      	ldr	r1, [pc, #52]	@ (8000884 <LinkTimerBefore+0xbc>)
 800084e:	4613      	mov	r3, r2
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	4413      	add	r3, r2
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	440b      	add	r3, r1
 8000858:	3315      	adds	r3, #21
 800085a:	79ba      	ldrb	r2, [r7, #6]
 800085c:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800085e:	79ba      	ldrb	r2, [r7, #6]
 8000860:	4908      	ldr	r1, [pc, #32]	@ (8000884 <LinkTimerBefore+0xbc>)
 8000862:	4613      	mov	r3, r2
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	4413      	add	r3, r2
 8000868:	00db      	lsls	r3, r3, #3
 800086a:	440b      	add	r3, r1
 800086c:	3314      	adds	r3, #20
 800086e:	79fa      	ldrb	r2, [r7, #7]
 8000870:	701a      	strb	r2, [r3, #0]
  return;
 8000872:	bf00      	nop
}
 8000874:	3714      	adds	r7, #20
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	2000011c 	.word	0x2000011c
 8000884:	2000008c 	.word	0x2000008c

08000888 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000892:	4b4e      	ldr	r3, [pc, #312]	@ (80009cc <linkTimer+0x144>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	b2db      	uxtb	r3, r3
 8000898:	2b06      	cmp	r3, #6
 800089a:	d118      	bne.n	80008ce <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 800089c:	4b4b      	ldr	r3, [pc, #300]	@ (80009cc <linkTimer+0x144>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4b4b      	ldr	r3, [pc, #300]	@ (80009d0 <linkTimer+0x148>)
 80008a4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80008a6:	4a49      	ldr	r2, [pc, #292]	@ (80009cc <linkTimer+0x144>)
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80008ac:	79fa      	ldrb	r2, [r7, #7]
 80008ae:	4949      	ldr	r1, [pc, #292]	@ (80009d4 <linkTimer+0x14c>)
 80008b0:	4613      	mov	r3, r2
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	4413      	add	r3, r2
 80008b6:	00db      	lsls	r3, r3, #3
 80008b8:	440b      	add	r3, r1
 80008ba:	3315      	adds	r3, #21
 80008bc:	2206      	movs	r2, #6
 80008be:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80008c0:	4b45      	ldr	r3, [pc, #276]	@ (80009d8 <linkTimer+0x150>)
 80008c2:	f04f 32ff 	mov.w	r2, #4294967295
 80008c6:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	81fb      	strh	r3, [r7, #14]
 80008cc:	e078      	b.n	80009c0 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80008ce:	f000 f909 	bl	8000ae4 <ReturnTimeElapsed>
 80008d2:	4603      	mov	r3, r0
 80008d4:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80008d6:	79fa      	ldrb	r2, [r7, #7]
 80008d8:	493e      	ldr	r1, [pc, #248]	@ (80009d4 <linkTimer+0x14c>)
 80008da:	4613      	mov	r3, r2
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	4413      	add	r3, r2
 80008e0:	00db      	lsls	r3, r3, #3
 80008e2:	440b      	add	r3, r1
 80008e4:	3308      	adds	r3, #8
 80008e6:	6819      	ldr	r1, [r3, #0]
 80008e8:	89fb      	ldrh	r3, [r7, #14]
 80008ea:	79fa      	ldrb	r2, [r7, #7]
 80008ec:	4419      	add	r1, r3
 80008ee:	4839      	ldr	r0, [pc, #228]	@ (80009d4 <linkTimer+0x14c>)
 80008f0:	4613      	mov	r3, r2
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	4413      	add	r3, r2
 80008f6:	00db      	lsls	r3, r3, #3
 80008f8:	4403      	add	r3, r0
 80008fa:	3308      	adds	r3, #8
 80008fc:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80008fe:	79fa      	ldrb	r2, [r7, #7]
 8000900:	4934      	ldr	r1, [pc, #208]	@ (80009d4 <linkTimer+0x14c>)
 8000902:	4613      	mov	r3, r2
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	4413      	add	r3, r2
 8000908:	00db      	lsls	r3, r3, #3
 800090a:	440b      	add	r3, r1
 800090c:	3308      	adds	r3, #8
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8000912:	4b2e      	ldr	r3, [pc, #184]	@ (80009cc <linkTimer+0x144>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	4619      	mov	r1, r3
 800091a:	4a2e      	ldr	r2, [pc, #184]	@ (80009d4 <linkTimer+0x14c>)
 800091c:	460b      	mov	r3, r1
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	440b      	add	r3, r1
 8000922:	00db      	lsls	r3, r3, #3
 8000924:	4413      	add	r3, r2
 8000926:	3308      	adds	r3, #8
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	68ba      	ldr	r2, [r7, #8]
 800092c:	429a      	cmp	r2, r3
 800092e:	d337      	bcc.n	80009a0 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8000930:	4b26      	ldr	r3, [pc, #152]	@ (80009cc <linkTimer+0x144>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8000936:	7b7a      	ldrb	r2, [r7, #13]
 8000938:	4926      	ldr	r1, [pc, #152]	@ (80009d4 <linkTimer+0x14c>)
 800093a:	4613      	mov	r3, r2
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	4413      	add	r3, r2
 8000940:	00db      	lsls	r3, r3, #3
 8000942:	440b      	add	r3, r1
 8000944:	3315      	adds	r3, #21
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 800094a:	e013      	b.n	8000974 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 800094c:	7b7a      	ldrb	r2, [r7, #13]
 800094e:	4921      	ldr	r1, [pc, #132]	@ (80009d4 <linkTimer+0x14c>)
 8000950:	4613      	mov	r3, r2
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	4413      	add	r3, r2
 8000956:	00db      	lsls	r3, r3, #3
 8000958:	440b      	add	r3, r1
 800095a:	3315      	adds	r3, #21
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8000960:	7b7a      	ldrb	r2, [r7, #13]
 8000962:	491c      	ldr	r1, [pc, #112]	@ (80009d4 <linkTimer+0x14c>)
 8000964:	4613      	mov	r3, r2
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	4413      	add	r3, r2
 800096a:	00db      	lsls	r3, r3, #3
 800096c:	440b      	add	r3, r1
 800096e:	3315      	adds	r3, #21
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000974:	7b3b      	ldrb	r3, [r7, #12]
 8000976:	2b06      	cmp	r3, #6
 8000978:	d00b      	beq.n	8000992 <linkTimer+0x10a>
 800097a:	7b3a      	ldrb	r2, [r7, #12]
 800097c:	4915      	ldr	r1, [pc, #84]	@ (80009d4 <linkTimer+0x14c>)
 800097e:	4613      	mov	r3, r2
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	4413      	add	r3, r2
 8000984:	00db      	lsls	r3, r3, #3
 8000986:	440b      	add	r3, r1
 8000988:	3308      	adds	r3, #8
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	429a      	cmp	r2, r3
 8000990:	d2dc      	bcs.n	800094c <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8000992:	7b7a      	ldrb	r2, [r7, #13]
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	4611      	mov	r1, r2
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff fecf 	bl	800073c <LinkTimerAfter>
 800099e:	e00f      	b.n	80009c0 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80009a0:	4b0a      	ldr	r3, [pc, #40]	@ (80009cc <linkTimer+0x144>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	b2da      	uxtb	r2, r3
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	4611      	mov	r1, r2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff ff0c 	bl	80007c8 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80009b0:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <linkTimer+0x144>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <linkTimer+0x148>)
 80009b8:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80009ba:	4a04      	ldr	r2, [pc, #16]	@ (80009cc <linkTimer+0x144>)
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80009c0:	89fb      	ldrh	r3, [r7, #14]
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	2000011c 	.word	0x2000011c
 80009d0:	2000011d 	.word	0x2000011d
 80009d4:	2000008c 	.word	0x2000008c
 80009d8:	20000120 	.word	0x20000120

080009dc <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	460a      	mov	r2, r1
 80009e6:	71fb      	strb	r3, [r7, #7]
 80009e8:	4613      	mov	r3, r2
 80009ea:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80009ec:	4b39      	ldr	r3, [pc, #228]	@ (8000ad4 <UnlinkTimer+0xf8>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	79fa      	ldrb	r2, [r7, #7]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d111      	bne.n	8000a1c <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80009f8:	4b36      	ldr	r3, [pc, #216]	@ (8000ad4 <UnlinkTimer+0xf8>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	4b36      	ldr	r3, [pc, #216]	@ (8000ad8 <UnlinkTimer+0xfc>)
 8000a00:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8000a02:	79fa      	ldrb	r2, [r7, #7]
 8000a04:	4935      	ldr	r1, [pc, #212]	@ (8000adc <UnlinkTimer+0x100>)
 8000a06:	4613      	mov	r3, r2
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	4413      	add	r3, r2
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	440b      	add	r3, r1
 8000a10:	3315      	adds	r3, #21
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	4b2f      	ldr	r3, [pc, #188]	@ (8000ad4 <UnlinkTimer+0xf8>)
 8000a18:	701a      	strb	r2, [r3, #0]
 8000a1a:	e03e      	b.n	8000a9a <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8000a1c:	79fa      	ldrb	r2, [r7, #7]
 8000a1e:	492f      	ldr	r1, [pc, #188]	@ (8000adc <UnlinkTimer+0x100>)
 8000a20:	4613      	mov	r3, r2
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	4413      	add	r3, r2
 8000a26:	00db      	lsls	r3, r3, #3
 8000a28:	440b      	add	r3, r1
 8000a2a:	3314      	adds	r3, #20
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8000a30:	79fa      	ldrb	r2, [r7, #7]
 8000a32:	492a      	ldr	r1, [pc, #168]	@ (8000adc <UnlinkTimer+0x100>)
 8000a34:	4613      	mov	r3, r2
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	4413      	add	r3, r2
 8000a3a:	00db      	lsls	r3, r3, #3
 8000a3c:	440b      	add	r3, r1
 8000a3e:	3315      	adds	r3, #21
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8000a44:	79f9      	ldrb	r1, [r7, #7]
 8000a46:	7bfa      	ldrb	r2, [r7, #15]
 8000a48:	4824      	ldr	r0, [pc, #144]	@ (8000adc <UnlinkTimer+0x100>)
 8000a4a:	460b      	mov	r3, r1
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	440b      	add	r3, r1
 8000a50:	00db      	lsls	r3, r3, #3
 8000a52:	4403      	add	r3, r0
 8000a54:	3315      	adds	r3, #21
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	b2d8      	uxtb	r0, r3
 8000a5a:	4920      	ldr	r1, [pc, #128]	@ (8000adc <UnlinkTimer+0x100>)
 8000a5c:	4613      	mov	r3, r2
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	4413      	add	r3, r2
 8000a62:	00db      	lsls	r3, r3, #3
 8000a64:	440b      	add	r3, r1
 8000a66:	3315      	adds	r3, #21
 8000a68:	4602      	mov	r2, r0
 8000a6a:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000a6c:	7bbb      	ldrb	r3, [r7, #14]
 8000a6e:	2b06      	cmp	r3, #6
 8000a70:	d013      	beq.n	8000a9a <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8000a72:	79f9      	ldrb	r1, [r7, #7]
 8000a74:	7bba      	ldrb	r2, [r7, #14]
 8000a76:	4819      	ldr	r0, [pc, #100]	@ (8000adc <UnlinkTimer+0x100>)
 8000a78:	460b      	mov	r3, r1
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	440b      	add	r3, r1
 8000a7e:	00db      	lsls	r3, r3, #3
 8000a80:	4403      	add	r3, r0
 8000a82:	3314      	adds	r3, #20
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	b2d8      	uxtb	r0, r3
 8000a88:	4914      	ldr	r1, [pc, #80]	@ (8000adc <UnlinkTimer+0x100>)
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	4413      	add	r3, r2
 8000a90:	00db      	lsls	r3, r3, #3
 8000a92:	440b      	add	r3, r1
 8000a94:	3314      	adds	r3, #20
 8000a96:	4602      	mov	r2, r0
 8000a98:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8000a9a:	79fa      	ldrb	r2, [r7, #7]
 8000a9c:	490f      	ldr	r1, [pc, #60]	@ (8000adc <UnlinkTimer+0x100>)
 8000a9e:	4613      	mov	r3, r2
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	4413      	add	r3, r2
 8000aa4:	00db      	lsls	r3, r3, #3
 8000aa6:	440b      	add	r3, r1
 8000aa8:	330c      	adds	r3, #12
 8000aaa:	2201      	movs	r2, #1
 8000aac:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8000aae:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <UnlinkTimer+0xf8>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	2b06      	cmp	r3, #6
 8000ab6:	d107      	bne.n	8000ac8 <UnlinkTimer+0xec>
 8000ab8:	79bb      	ldrb	r3, [r7, #6]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d104      	bne.n	8000ac8 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000abe:	4b08      	ldr	r3, [pc, #32]	@ (8000ae0 <UnlinkTimer+0x104>)
 8000ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac4:	601a      	str	r2, [r3, #0]
  }

  return;
 8000ac6:	bf00      	nop
 8000ac8:	bf00      	nop
}
 8000aca:	3714      	adds	r7, #20
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	2000011c 	.word	0x2000011c
 8000ad8:	2000011d 	.word	0x2000011d
 8000adc:	2000008c 	.word	0x2000008c
 8000ae0:	20000120 	.word	0x20000120

08000ae4 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000aea:	4b1a      	ldr	r3, [pc, #104]	@ (8000b54 <ReturnTimeElapsed+0x70>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000af2:	d026      	beq.n	8000b42 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000af4:	f7ff fe02 	bl	80006fc <ReadRtcSsrValue>
 8000af8:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8000afa:	4b16      	ldr	r3, [pc, #88]	@ (8000b54 <ReturnTimeElapsed+0x70>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d805      	bhi.n	8000b10 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000b04:	4b13      	ldr	r3, [pc, #76]	@ (8000b54 <ReturnTimeElapsed+0x70>)
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	1ad3      	subs	r3, r2, r3
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	e00a      	b.n	8000b26 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000b10:	4b11      	ldr	r3, [pc, #68]	@ (8000b58 <ReturnTimeElapsed+0x74>)
 8000b12:	881b      	ldrh	r3, [r3, #0]
 8000b14:	461a      	mov	r2, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000b54 <ReturnTimeElapsed+0x70>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	683a      	ldr	r2, [r7, #0]
 8000b22:	4413      	add	r3, r2
 8000b24:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000b26:	4b0d      	ldr	r3, [pc, #52]	@ (8000b5c <ReturnTimeElapsed+0x78>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	fb02 f303 	mul.w	r3, r2, r3
 8000b32:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8000b34:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <ReturnTimeElapsed+0x7c>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	461a      	mov	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	40d3      	lsrs	r3, r2
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	e001      	b.n	8000b46 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	b29b      	uxth	r3, r3
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000120 	.word	0x20000120
 8000b58:	20000128 	.word	0x20000128
 8000b5c:	20000126 	.word	0x20000126
 8000b60:	20000125 	.word	0x20000125

08000b64 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8000b6e:	88fb      	ldrh	r3, [r7, #6]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d108      	bne.n	8000b86 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000b74:	f7ff fdc2 	bl	80006fc <ReadRtcSsrValue>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	4a21      	ldr	r2, [pc, #132]	@ (8000c00 <RestartWakeupCounter+0x9c>)
 8000b7c:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000b7e:	2003      	movs	r0, #3
 8000b80:	f001 f895 	bl	8001cae <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8000b84:	e039      	b.n	8000bfa <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000b86:	88fb      	ldrh	r3, [r7, #6]
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d803      	bhi.n	8000b94 <RestartWakeupCounter+0x30>
 8000b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c04 <RestartWakeupCounter+0xa0>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d002      	beq.n	8000b9a <RestartWakeupCounter+0x36>
      Value -= 1;
 8000b94:	88fb      	ldrh	r3, [r7, #6]
 8000b96:	3b01      	subs	r3, #1
 8000b98:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8000b9a:	bf00      	nop
 8000b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c08 <RestartWakeupCounter+0xa4>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	f003 0304 	and.w	r3, r3, #4
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d0f8      	beq.n	8000b9c <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000baa:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <RestartWakeupCounter+0xa4>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4b15      	ldr	r3, [pc, #84]	@ (8000c08 <RestartWakeupCounter+0xa4>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000bba:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000bbc:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <RestartWakeupCounter+0xa8>)
 8000bbe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000bc2:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f001 f880 	bl	8001cca <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000bca:	4b11      	ldr	r3, [pc, #68]	@ (8000c10 <RestartWakeupCounter+0xac>)
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	0c1b      	lsrs	r3, r3, #16
 8000bd0:	041b      	lsls	r3, r3, #16
 8000bd2:	88fa      	ldrh	r2, [r7, #6]
 8000bd4:	490e      	ldr	r1, [pc, #56]	@ (8000c10 <RestartWakeupCounter+0xac>)
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000bda:	f7ff fd8f 	bl	80006fc <ReadRtcSsrValue>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4a07      	ldr	r2, [pc, #28]	@ (8000c00 <RestartWakeupCounter+0x9c>)
 8000be2:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8000be4:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <RestartWakeupCounter+0xa4>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	689a      	ldr	r2, [r3, #8]
 8000bea:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <RestartWakeupCounter+0xa4>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000bf2:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8000bf4:	f3af 8000 	nop.w
  return ;
 8000bf8:	bf00      	nop
}
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000120 	.word	0x20000120
 8000c04:	20000125 	.word	0x20000125
 8000c08:	20000168 	.word	0x20000168
 8000c0c:	58000800 	.word	0x58000800
 8000c10:	40002800 	.word	0x40002800

08000c14 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000c1a:	4b45      	ldr	r3, [pc, #276]	@ (8000d30 <RescheduleTimerList+0x11c>)
 8000c1c:	689b      	ldr	r3, [r3, #8]
 8000c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c26:	d107      	bne.n	8000c38 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8000c28:	bf00      	nop
 8000c2a:	4b42      	ldr	r3, [pc, #264]	@ (8000d34 <RescheduleTimerList+0x120>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	f003 0304 	and.w	r3, r3, #4
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d1f8      	bne.n	8000c2a <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8000c38:	4b3e      	ldr	r3, [pc, #248]	@ (8000d34 <RescheduleTimerList+0x120>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	689a      	ldr	r2, [r3, #8]
 8000c3e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d34 <RescheduleTimerList+0x120>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000c46:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8000c48:	4b3b      	ldr	r3, [pc, #236]	@ (8000d38 <RescheduleTimerList+0x124>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000c4e:	7bfa      	ldrb	r2, [r7, #15]
 8000c50:	493a      	ldr	r1, [pc, #232]	@ (8000d3c <RescheduleTimerList+0x128>)
 8000c52:	4613      	mov	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	4413      	add	r3, r2
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	440b      	add	r3, r1
 8000c5c:	3308      	adds	r3, #8
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000c62:	f7ff ff3f 	bl	8000ae4 <ReturnTimeElapsed>
 8000c66:	4603      	mov	r3, r0
 8000c68:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8000c6a:	88fb      	ldrh	r3, [r7, #6]
 8000c6c:	68ba      	ldr	r2, [r7, #8]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d205      	bcs.n	8000c7e <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000c76:	4b32      	ldr	r3, [pc, #200]	@ (8000d40 <RescheduleTimerList+0x12c>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	701a      	strb	r2, [r3, #0]
 8000c7c:	e04d      	b.n	8000d1a <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000c7e:	88fb      	ldrh	r3, [r7, #6]
 8000c80:	4a30      	ldr	r2, [pc, #192]	@ (8000d44 <RescheduleTimerList+0x130>)
 8000c82:	8812      	ldrh	r2, [r2, #0]
 8000c84:	b292      	uxth	r2, r2
 8000c86:	4413      	add	r3, r2
 8000c88:	461a      	mov	r2, r3
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d906      	bls.n	8000c9e <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000c90:	4b2c      	ldr	r3, [pc, #176]	@ (8000d44 <RescheduleTimerList+0x130>)
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000c96:	4b2a      	ldr	r3, [pc, #168]	@ (8000d40 <RescheduleTimerList+0x12c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	701a      	strb	r2, [r3, #0]
 8000c9c:	e03d      	b.n	8000d1a <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	b29a      	uxth	r2, r3
 8000ca2:	88fb      	ldrh	r3, [r7, #6]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000ca8:	4b25      	ldr	r3, [pc, #148]	@ (8000d40 <RescheduleTimerList+0x12c>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000cae:	e034      	b.n	8000d1a <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000cb0:	7bfa      	ldrb	r2, [r7, #15]
 8000cb2:	4922      	ldr	r1, [pc, #136]	@ (8000d3c <RescheduleTimerList+0x128>)
 8000cb4:	4613      	mov	r3, r2
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	4413      	add	r3, r2
 8000cba:	00db      	lsls	r3, r3, #3
 8000cbc:	440b      	add	r3, r1
 8000cbe:	3308      	adds	r3, #8
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	88fb      	ldrh	r3, [r7, #6]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d20a      	bcs.n	8000cde <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8000cc8:	7bfa      	ldrb	r2, [r7, #15]
 8000cca:	491c      	ldr	r1, [pc, #112]	@ (8000d3c <RescheduleTimerList+0x128>)
 8000ccc:	4613      	mov	r3, r2
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	4413      	add	r3, r2
 8000cd2:	00db      	lsls	r3, r3, #3
 8000cd4:	440b      	add	r3, r1
 8000cd6:	3308      	adds	r3, #8
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	e013      	b.n	8000d06 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8000cde:	7bfa      	ldrb	r2, [r7, #15]
 8000ce0:	4916      	ldr	r1, [pc, #88]	@ (8000d3c <RescheduleTimerList+0x128>)
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	4413      	add	r3, r2
 8000ce8:	00db      	lsls	r3, r3, #3
 8000cea:	440b      	add	r3, r1
 8000cec:	3308      	adds	r3, #8
 8000cee:	6819      	ldr	r1, [r3, #0]
 8000cf0:	88fb      	ldrh	r3, [r7, #6]
 8000cf2:	7bfa      	ldrb	r2, [r7, #15]
 8000cf4:	1ac9      	subs	r1, r1, r3
 8000cf6:	4811      	ldr	r0, [pc, #68]	@ (8000d3c <RescheduleTimerList+0x128>)
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	4413      	add	r3, r2
 8000cfe:	00db      	lsls	r3, r3, #3
 8000d00:	4403      	add	r3, r0
 8000d02:	3308      	adds	r3, #8
 8000d04:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8000d06:	7bfa      	ldrb	r2, [r7, #15]
 8000d08:	490c      	ldr	r1, [pc, #48]	@ (8000d3c <RescheduleTimerList+0x128>)
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	4413      	add	r3, r2
 8000d10:	00db      	lsls	r3, r3, #3
 8000d12:	440b      	add	r3, r1
 8000d14:	3315      	adds	r3, #21
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
 8000d1c:	2b06      	cmp	r3, #6
 8000d1e:	d1c7      	bne.n	8000cb0 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8000d20:	89bb      	ldrh	r3, [r7, #12]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff ff1e 	bl	8000b64 <RestartWakeupCounter>

  return ;
 8000d28:	bf00      	nop
}
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40002800 	.word	0x40002800
 8000d34:	20000168 	.word	0x20000168
 8000d38:	2000011c 	.word	0x2000011c
 8000d3c:	2000008c 	.word	0x2000008c
 8000d40:	20000124 	.word	0x20000124
 8000d44:	2000012a 	.word	0x2000012a

08000d48 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	@ 0x28
 8000d4c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000d4e:	f3ef 8310 	mrs	r3, PRIMASK
 8000d52:	617b      	str	r3, [r7, #20]
  return(result);
 8000d54:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000d56:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8000d58:	b672      	cpsid	i
}
 8000d5a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000d5c:	4b59      	ldr	r3, [pc, #356]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	22ca      	movs	r2, #202	@ 0xca
 8000d62:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d64:	4b57      	ldr	r3, [pc, #348]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2253      	movs	r2, #83	@ 0x53
 8000d6a:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8000d6c:	4b55      	ldr	r3, [pc, #340]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	689a      	ldr	r2, [r3, #8]
 8000d72:	4b54      	ldr	r3, [pc, #336]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000d7a:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8000d7c:	4b52      	ldr	r3, [pc, #328]	@ (8000ec8 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8000d84:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000d88:	4950      	ldr	r1, [pc, #320]	@ (8000ecc <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	4413      	add	r3, r2
 8000d90:	00db      	lsls	r3, r3, #3
 8000d92:	440b      	add	r3, r1
 8000d94:	330c      	adds	r3, #12
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d16e      	bne.n	8000e7c <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8000d9e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000da2:	494a      	ldr	r1, [pc, #296]	@ (8000ecc <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000da4:	4613      	mov	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4413      	add	r3, r2
 8000daa:	00db      	lsls	r3, r3, #3
 8000dac:	440b      	add	r3, r1
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8000db2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000db6:	4945      	ldr	r1, [pc, #276]	@ (8000ecc <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000db8:	4613      	mov	r3, r2
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	4413      	add	r3, r2
 8000dbe:	00db      	lsls	r3, r3, #3
 8000dc0:	440b      	add	r3, r1
 8000dc2:	3310      	adds	r3, #16
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8000dc8:	4b41      	ldr	r3, [pc, #260]	@ (8000ed0 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d04c      	beq.n	8000e6c <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8000dd2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000dd6:	493d      	ldr	r1, [pc, #244]	@ (8000ecc <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000dd8:	4613      	mov	r3, r2
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	4413      	add	r3, r2
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	440b      	add	r3, r1
 8000de2:	330d      	adds	r3, #13
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d124      	bne.n	8000e36 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8000dec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000df0:	2101      	movs	r1, #1
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff fdf2 	bl	80009dc <UnlinkTimer>
 8000df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dfa:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	f383 8810 	msr	PRIMASK, r3
}
 8000e02:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8000e04:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000e08:	4930      	ldr	r1, [pc, #192]	@ (8000ecc <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	4413      	add	r3, r2
 8000e10:	00db      	lsls	r3, r3, #3
 8000e12:	440b      	add	r3, r1
 8000e14:	3304      	adds	r3, #4
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000e1c:	4611      	mov	r1, r2
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 f9b8 	bl	8001194 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000e24:	4b27      	ldr	r3, [pc, #156]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	22ca      	movs	r2, #202	@ 0xca
 8000e2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e2c:	4b25      	ldr	r3, [pc, #148]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2253      	movs	r2, #83	@ 0x53
 8000e32:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e34:	e012      	b.n	8000e5c <HW_TS_RTC_Wakeup_Handler+0x114>
 8000e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e38:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	f383 8810 	msr	PRIMASK, r3
}
 8000e40:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8000e42:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000e46:	4618      	mov	r0, r3
 8000e48:	f000 f920 	bl	800108c <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	22ca      	movs	r2, #202	@ 0xca
 8000e52:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e54:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2253      	movs	r2, #83	@ 0x53
 8000e5a:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8000e5c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000e60:	69fa      	ldr	r2, [r7, #28]
 8000e62:	4619      	mov	r1, r3
 8000e64:	69b8      	ldr	r0, [r7, #24]
 8000e66:	f000 fa1b 	bl	80012a0 <HW_TS_RTC_Int_AppNot>
 8000e6a:	e022      	b.n	8000eb2 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8000e6c:	f7ff fed2 	bl	8000c14 <RescheduleTimerList>
 8000e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e72:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	f383 8810 	msr	PRIMASK, r3
}
 8000e7a:	e01a      	b.n	8000eb2 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8000e7c:	bf00      	nop
 8000e7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	f003 0304 	and.w	r3, r3, #4
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d0f8      	beq.n	8000e7e <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000e8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	68db      	ldr	r3, [r3, #12]
 8000e92:	b2da      	uxtb	r2, r3
 8000e94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000e9c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed4 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000ea0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	f383 8810 	msr	PRIMASK, r3
}
 8000eb0:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8000eb2:	4b04      	ldr	r3, [pc, #16]	@ (8000ec4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	22ff      	movs	r2, #255	@ 0xff
 8000eb8:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8000eba:	bf00      	nop
}
 8000ebc:	3728      	adds	r7, #40	@ 0x28
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000168 	.word	0x20000168
 8000ec8:	2000011c 	.word	0x2000011c
 8000ecc:	2000008c 	.word	0x2000008c
 8000ed0:	20000124 	.word	0x20000124
 8000ed4:	58000800 	.word	0x58000800

08000ed8 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b088      	sub	sp, #32
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000ee4:	4b5e      	ldr	r3, [pc, #376]	@ (8001060 <HW_TS_Init+0x188>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	22ca      	movs	r2, #202	@ 0xca
 8000eea:	625a      	str	r2, [r3, #36]	@ 0x24
 8000eec:	4b5c      	ldr	r3, [pc, #368]	@ (8001060 <HW_TS_Init+0x188>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2253      	movs	r2, #83	@ 0x53
 8000ef2:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000ef4:	4b5b      	ldr	r3, [pc, #364]	@ (8001064 <HW_TS_Init+0x18c>)
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	4a5a      	ldr	r2, [pc, #360]	@ (8001064 <HW_TS_Init+0x18c>)
 8000efa:	f043 0320 	orr.w	r3, r3, #32
 8000efe:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000f00:	4b58      	ldr	r3, [pc, #352]	@ (8001064 <HW_TS_Init+0x18c>)
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	f1c3 0304 	rsb	r3, r3, #4
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4b55      	ldr	r3, [pc, #340]	@ (8001068 <HW_TS_Init+0x190>)
 8000f14:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8000f16:	4b53      	ldr	r3, [pc, #332]	@ (8001064 <HW_TS_Init+0x18c>)
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8000f1e:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8000f22:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	fa92 f2a2 	rbit	r2, r2
 8000f2a:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f2c:	68fa      	ldr	r2, [r7, #12]
 8000f2e:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000f30:	697a      	ldr	r2, [r7, #20]
 8000f32:	2a00      	cmp	r2, #0
 8000f34:	d101      	bne.n	8000f3a <HW_TS_Init+0x62>
  {
    return 32U;
 8000f36:	2220      	movs	r2, #32
 8000f38:	e003      	b.n	8000f42 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8000f3a:	697a      	ldr	r2, [r7, #20]
 8000f3c:	fab2 f282 	clz	r2, r2
 8000f40:	b2d2      	uxtb	r2, r2
 8000f42:	40d3      	lsrs	r3, r2
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	3301      	adds	r3, #1
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	4b48      	ldr	r3, [pc, #288]	@ (800106c <HW_TS_Init+0x194>)
 8000f4c:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8000f4e:	4b45      	ldr	r3, [pc, #276]	@ (8001064 <HW_TS_Init+0x18c>)
 8000f50:	691b      	ldr	r3, [r3, #16]
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	4b44      	ldr	r3, [pc, #272]	@ (8001070 <HW_TS_Init+0x198>)
 8000f60:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8000f62:	4b43      	ldr	r3, [pc, #268]	@ (8001070 <HW_TS_Init+0x198>)
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	4a40      	ldr	r2, [pc, #256]	@ (800106c <HW_TS_Init+0x194>)
 8000f6a:	7812      	ldrb	r2, [r2, #0]
 8000f6c:	fb02 f303 	mul.w	r3, r2, r3
 8000f70:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000f74:	4a3c      	ldr	r2, [pc, #240]	@ (8001068 <HW_TS_Init+0x190>)
 8000f76:	7812      	ldrb	r2, [r2, #0]
 8000f78:	40d3      	lsrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d904      	bls.n	8000f90 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8000f86:	4b3b      	ldr	r3, [pc, #236]	@ (8001074 <HW_TS_Init+0x19c>)
 8000f88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f8c:	801a      	strh	r2, [r3, #0]
 8000f8e:	e003      	b.n	8000f98 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	4b37      	ldr	r3, [pc, #220]	@ (8001074 <HW_TS_Init+0x19c>)
 8000f96:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000f98:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000f9c:	f7ff fb9c 	bl	80006d8 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000fa0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000fa4:	f7ff fb84 	bl	80006b0 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d13d      	bne.n	800102a <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000fae:	4b32      	ldr	r3, [pc, #200]	@ (8001078 <HW_TS_Init+0x1a0>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000fb4:	4b31      	ldr	r3, [pc, #196]	@ (800107c <HW_TS_Init+0x1a4>)
 8000fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8000fba:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	77fb      	strb	r3, [r7, #31]
 8000fc0:	e00c      	b.n	8000fdc <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000fc2:	7ffa      	ldrb	r2, [r7, #31]
 8000fc4:	492e      	ldr	r1, [pc, #184]	@ (8001080 <HW_TS_Init+0x1a8>)
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	440b      	add	r3, r1
 8000fd0:	330c      	adds	r3, #12
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000fd6:	7ffb      	ldrb	r3, [r7, #31]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	77fb      	strb	r3, [r7, #31]
 8000fdc:	7ffb      	ldrb	r3, [r7, #31]
 8000fde:	2b05      	cmp	r3, #5
 8000fe0:	d9ef      	bls.n	8000fc2 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000fe2:	4b28      	ldr	r3, [pc, #160]	@ (8001084 <HW_TS_Init+0x1ac>)
 8000fe4:	2206      	movs	r2, #6
 8000fe6:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8000fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8001060 <HW_TS_Init+0x188>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	689a      	ldr	r2, [r3, #8]
 8000fee:	4b1c      	ldr	r3, [pc, #112]	@ (8001060 <HW_TS_Init+0x188>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000ff6:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8000ff8:	4b19      	ldr	r3, [pc, #100]	@ (8001060 <HW_TS_Init+0x188>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	4b17      	ldr	r3, [pc, #92]	@ (8001060 <HW_TS_Init+0x188>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001008:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 800100a:	4b1f      	ldr	r3, [pc, #124]	@ (8001088 <HW_TS_Init+0x1b0>)
 800100c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001010:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001012:	2003      	movs	r0, #3
 8001014:	f000 fe59 	bl	8001cca <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001018:	4b11      	ldr	r3, [pc, #68]	@ (8001060 <HW_TS_Init+0x188>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	689a      	ldr	r2, [r3, #8]
 800101e:	4b10      	ldr	r3, [pc, #64]	@ (8001060 <HW_TS_Init+0x188>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	e009      	b.n	800103e <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 800102a:	4b0d      	ldr	r3, [pc, #52]	@ (8001060 <HW_TS_Init+0x188>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001034:	2b00      	cmp	r3, #0
 8001036:	d002      	beq.n	800103e <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001038:	2003      	movs	r0, #3
 800103a:	f000 fe38 	bl	8001cae <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800103e:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <HW_TS_Init+0x188>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	22ff      	movs	r2, #255	@ 0xff
 8001044:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001046:	2200      	movs	r2, #0
 8001048:	2103      	movs	r1, #3
 800104a:	2003      	movs	r0, #3
 800104c:	f000 fded 	bl	8001c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001050:	2003      	movs	r0, #3
 8001052:	f000 fe04 	bl	8001c5e <HAL_NVIC_EnableIRQ>

  return;
 8001056:	bf00      	nop
}
 8001058:	3720      	adds	r7, #32
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000168 	.word	0x20000168
 8001064:	40002800 	.word	0x40002800
 8001068:	20000125 	.word	0x20000125
 800106c:	20000126 	.word	0x20000126
 8001070:	20000128 	.word	0x20000128
 8001074:	2000012a 	.word	0x2000012a
 8001078:	20000124 	.word	0x20000124
 800107c:	20000120 	.word	0x20000120
 8001080:	2000008c 	.word	0x2000008c
 8001084:	2000011c 	.word	0x2000011c
 8001088:	58000800 	.word	0x58000800

0800108c <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001096:	f3ef 8310 	mrs	r3, PRIMASK
 800109a:	60fb      	str	r3, [r7, #12]
  return(result);
 800109c:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800109e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80010a0:	b672      	cpsid	i
}
 80010a2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80010a4:	2003      	movs	r0, #3
 80010a6:	f000 fde8 	bl	8001c7a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80010aa:	4b34      	ldr	r3, [pc, #208]	@ (800117c <HW_TS_Stop+0xf0>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	22ca      	movs	r2, #202	@ 0xca
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80010b2:	4b32      	ldr	r3, [pc, #200]	@ (800117c <HW_TS_Stop+0xf0>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2253      	movs	r2, #83	@ 0x53
 80010b8:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80010ba:	79fa      	ldrb	r2, [r7, #7]
 80010bc:	4930      	ldr	r1, [pc, #192]	@ (8001180 <HW_TS_Stop+0xf4>)
 80010be:	4613      	mov	r3, r2
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	4413      	add	r3, r2
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	440b      	add	r3, r1
 80010c8:	330c      	adds	r3, #12
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d142      	bne.n	8001158 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	2100      	movs	r1, #0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fc80 	bl	80009dc <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80010dc:	4b29      	ldr	r3, [pc, #164]	@ (8001184 <HW_TS_Stop+0xf8>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80010e2:	7cfb      	ldrb	r3, [r7, #19]
 80010e4:	2b06      	cmp	r3, #6
 80010e6:	d12f      	bne.n	8001148 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80010e8:	4b27      	ldr	r3, [pc, #156]	@ (8001188 <HW_TS_Stop+0xfc>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010f4:	d107      	bne.n	8001106 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80010f6:	bf00      	nop
 80010f8:	4b20      	ldr	r3, [pc, #128]	@ (800117c <HW_TS_Stop+0xf0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	68db      	ldr	r3, [r3, #12]
 80010fe:	f003 0304 	and.w	r3, r3, #4
 8001102:	2b00      	cmp	r3, #0
 8001104:	d1f8      	bne.n	80010f8 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001106:	4b1d      	ldr	r3, [pc, #116]	@ (800117c <HW_TS_Stop+0xf0>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	689a      	ldr	r2, [r3, #8]
 800110c:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <HW_TS_Stop+0xf0>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001114:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001116:	bf00      	nop
 8001118:	4b18      	ldr	r3, [pc, #96]	@ (800117c <HW_TS_Stop+0xf0>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	f003 0304 	and.w	r3, r3, #4
 8001122:	2b00      	cmp	r3, #0
 8001124:	d0f8      	beq.n	8001118 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001126:	4b15      	ldr	r3, [pc, #84]	@ (800117c <HW_TS_Stop+0xf0>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4b13      	ldr	r3, [pc, #76]	@ (800117c <HW_TS_Stop+0xf0>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001136:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001138:	4b14      	ldr	r3, [pc, #80]	@ (800118c <HW_TS_Stop+0x100>)
 800113a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800113e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001140:	2003      	movs	r0, #3
 8001142:	f000 fdc2 	bl	8001cca <HAL_NVIC_ClearPendingIRQ>
 8001146:	e007      	b.n	8001158 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001148:	4b11      	ldr	r3, [pc, #68]	@ (8001190 <HW_TS_Stop+0x104>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	7cfa      	ldrb	r2, [r7, #19]
 8001150:	429a      	cmp	r2, r3
 8001152:	d001      	beq.n	8001158 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8001154:	f7ff fd5e 	bl	8000c14 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001158:	4b08      	ldr	r3, [pc, #32]	@ (800117c <HW_TS_Stop+0xf0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	22ff      	movs	r2, #255	@ 0xff
 800115e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001160:	2003      	movs	r0, #3
 8001162:	f000 fd7c 	bl	8001c5e <HAL_NVIC_EnableIRQ>
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	f383 8810 	msr	PRIMASK, r3
}
 8001170:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001172:	bf00      	nop
}
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000168 	.word	0x20000168
 8001180:	2000008c 	.word	0x2000008c
 8001184:	2000011c 	.word	0x2000011c
 8001188:	40002800 	.word	0x40002800
 800118c:	58000800 	.word	0x58000800
 8001190:	2000011d 	.word	0x2000011d

08001194 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	6039      	str	r1, [r7, #0]
 800119e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80011a0:	79fa      	ldrb	r2, [r7, #7]
 80011a2:	493b      	ldr	r1, [pc, #236]	@ (8001290 <HW_TS_Start+0xfc>)
 80011a4:	4613      	mov	r3, r2
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	4413      	add	r3, r2
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	440b      	add	r3, r1
 80011ae:	330c      	adds	r3, #12
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d103      	bne.n	80011c0 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff66 	bl	800108c <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011c0:	f3ef 8310 	mrs	r3, PRIMASK
 80011c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80011c6:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80011c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80011ca:	b672      	cpsid	i
}
 80011cc:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80011ce:	2003      	movs	r0, #3
 80011d0:	f000 fd53 	bl	8001c7a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80011d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001294 <HW_TS_Start+0x100>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	22ca      	movs	r2, #202	@ 0xca
 80011da:	625a      	str	r2, [r3, #36]	@ 0x24
 80011dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001294 <HW_TS_Start+0x100>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2253      	movs	r2, #83	@ 0x53
 80011e2:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	492a      	ldr	r1, [pc, #168]	@ (8001290 <HW_TS_Start+0xfc>)
 80011e8:	4613      	mov	r3, r2
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	4413      	add	r3, r2
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	440b      	add	r3, r1
 80011f2:	330c      	adds	r3, #12
 80011f4:	2202      	movs	r2, #2
 80011f6:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80011f8:	79fa      	ldrb	r2, [r7, #7]
 80011fa:	4925      	ldr	r1, [pc, #148]	@ (8001290 <HW_TS_Start+0xfc>)
 80011fc:	4613      	mov	r3, r2
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	4413      	add	r3, r2
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	440b      	add	r3, r1
 8001206:	3308      	adds	r3, #8
 8001208:	683a      	ldr	r2, [r7, #0]
 800120a:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 800120c:	79fa      	ldrb	r2, [r7, #7]
 800120e:	4920      	ldr	r1, [pc, #128]	@ (8001290 <HW_TS_Start+0xfc>)
 8001210:	4613      	mov	r3, r2
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	4413      	add	r3, r2
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	440b      	add	r3, r1
 800121a:	3304      	adds	r3, #4
 800121c:	683a      	ldr	r2, [r7, #0]
 800121e:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fb30 	bl	8000888 <linkTimer>
 8001228:	4603      	mov	r3, r0
 800122a:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 800122c:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <HW_TS_Start+0x104>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001232:	4b1a      	ldr	r3, [pc, #104]	@ (800129c <HW_TS_Start+0x108>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	7c7a      	ldrb	r2, [r7, #17]
 800123a:	429a      	cmp	r2, r3
 800123c:	d002      	beq.n	8001244 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 800123e:	f7ff fce9 	bl	8000c14 <RescheduleTimerList>
 8001242:	e013      	b.n	800126c <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001244:	79fa      	ldrb	r2, [r7, #7]
 8001246:	4912      	ldr	r1, [pc, #72]	@ (8001290 <HW_TS_Start+0xfc>)
 8001248:	4613      	mov	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	4413      	add	r3, r2
 800124e:	00db      	lsls	r3, r3, #3
 8001250:	440b      	add	r3, r1
 8001252:	3308      	adds	r3, #8
 8001254:	6819      	ldr	r1, [r3, #0]
 8001256:	8a7b      	ldrh	r3, [r7, #18]
 8001258:	79fa      	ldrb	r2, [r7, #7]
 800125a:	1ac9      	subs	r1, r1, r3
 800125c:	480c      	ldr	r0, [pc, #48]	@ (8001290 <HW_TS_Start+0xfc>)
 800125e:	4613      	mov	r3, r2
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	4413      	add	r3, r2
 8001264:	00db      	lsls	r3, r3, #3
 8001266:	4403      	add	r3, r0
 8001268:	3308      	adds	r3, #8
 800126a:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800126c:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <HW_TS_Start+0x100>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	22ff      	movs	r2, #255	@ 0xff
 8001272:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001274:	2003      	movs	r0, #3
 8001276:	f000 fcf2 	bl	8001c5e <HAL_NVIC_EnableIRQ>
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	f383 8810 	msr	PRIMASK, r3
}
 8001284:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001286:	bf00      	nop
}
 8001288:	3718      	adds	r7, #24
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	2000008c 	.word	0x2000008c
 8001294:	20000168 	.word	0x20000168
 8001298:	2000011c 	.word	0x2000011c
 800129c:	2000011d 	.word	0x2000011d

080012a0 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	460b      	mov	r3, r1
 80012aa:	607a      	str	r2, [r7, #4]
 80012ac:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4798      	blx	r3

  return;
 80012b2:	bf00      	nop
}
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <LL_RCC_LSE_SetDriveCapability>:
{
 80012ba:	b480      	push	{r7}
 80012bc:	b083      	sub	sp, #12
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80012c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012ca:	f023 0218 	bic.w	r2, r3, #24
 80012ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012e6:	b480      	push	{r7}
 80012e8:	b085      	sub	sp, #20
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80012ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001302:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4013      	ands	r3, r2
 8001308:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800130a:	68fb      	ldr	r3, [r7, #12]
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800131c:	f000 fac4 	bl	80018a8 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8001320:	f7ff f856 	bl	80003d0 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001324:	f000 f810 	bl	8001348 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001328:	f000 f86a 	bl	8001400 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 800132c:	f000 f888 	bl	8001440 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001330:	f000 f8d6 	bl	80014e0 <MX_GPIO_Init>
  MX_RTC_Init();
 8001334:	f000 f8a0 	bl	8001478 <MX_RTC_Init>
  MX_RF_Init();
 8001338:	f000 f896 	bl	8001468 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 800133c:	f7ff f856 	bl	80003ec <MX_APPE_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_APPE_Process();
 8001340:	f7ff f985 	bl	800064e <MX_APPE_Process>
 8001344:	e7fc      	b.n	8001340 <main+0x28>
	...

08001348 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b09a      	sub	sp, #104	@ 0x68
 800134c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134e:	f107 0320 	add.w	r3, r7, #32
 8001352:	2248      	movs	r2, #72	@ 0x48
 8001354:	2100      	movs	r1, #0
 8001356:	4618      	mov	r0, r3
 8001358:	f006 f8f4 	bl	8007544 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]
 800136a:	615a      	str	r2, [r3, #20]
 800136c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800136e:	f000 feed 	bl	800214c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8001372:	2010      	movs	r0, #16
 8001374:	f7ff ffa1 	bl	80012ba <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001378:	4b20      	ldr	r3, [pc, #128]	@ (80013fc <SystemClock_Config+0xb4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001380:	4a1e      	ldr	r2, [pc, #120]	@ (80013fc <SystemClock_Config+0xb4>)
 8001382:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	4b1c      	ldr	r3, [pc, #112]	@ (80013fc <SystemClock_Config+0xb4>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001390:	603b      	str	r3, [r7, #0]
 8001392:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001394:	2307      	movs	r3, #7
 8001396:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001398:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800139e:	2301      	movs	r3, #1
 80013a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013a8:	2340      	movs	r3, #64	@ 0x40
 80013aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013b0:	f107 0320 	add.w	r3, r7, #32
 80013b4:	4618      	mov	r0, r3
 80013b6:	f001 fa45 	bl	8002844 <HAL_RCC_OscConfig>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80013c0:	f000 f8ec 	bl	800159c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80013c4:	236f      	movs	r3, #111	@ 0x6f
 80013c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80013c8:	2302      	movs	r3, #2
 80013ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013d0:	2300      	movs	r3, #0
 80013d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80013d8:	2300      	movs	r3, #0
 80013da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80013dc:	2300      	movs	r3, #0
 80013de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013e0:	1d3b      	adds	r3, r7, #4
 80013e2:	2101      	movs	r1, #1
 80013e4:	4618      	mov	r0, r3
 80013e6:	f001 fda1 	bl	8002f2c <HAL_RCC_ClockConfig>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80013f0:	f000 f8d4 	bl	800159c <Error_Handler>
  }
}
 80013f4:	bf00      	nop
 80013f6:	3768      	adds	r7, #104	@ 0x68
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	58000400 	.word	0x58000400

08001400 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b094      	sub	sp, #80	@ 0x50
 8001404:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001406:	463b      	mov	r3, r7
 8001408:	2250      	movs	r2, #80	@ 0x50
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f006 f899 	bl	8007544 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8001412:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001416:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8001418:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800141c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800141e:	2300      	movs	r3, #0
 8001420:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8001422:	2300      	movs	r3, #0
 8001424:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001426:	463b      	mov	r3, r7
 8001428:	4618      	mov	r0, r3
 800142a:	f002 f990 	bl	800374e <HAL_RCCEx_PeriphCLKConfig>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8001434:	f000 f8b2 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001438:	bf00      	nop
 800143a:	3750      	adds	r7, #80	@ 0x50
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <MX_IPCC_Init+0x20>)
 8001446:	4a07      	ldr	r2, [pc, #28]	@ (8001464 <MX_IPCC_Init+0x24>)
 8001448:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800144a:	4805      	ldr	r0, [pc, #20]	@ (8001460 <MX_IPCC_Init+0x20>)
 800144c:	f000 fdf8 	bl	8002040 <HAL_IPCC_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8001456:	f000 f8a1 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	2000012c 	.word	0x2000012c
 8001464:	58000c00 	.word	0x58000c00

08001468 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
	...

08001478 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800147c:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <MX_RTC_Init+0x60>)
 800147e:	4a17      	ldr	r2, [pc, #92]	@ (80014dc <MX_RTC_Init+0x64>)
 8001480:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001482:	4b15      	ldr	r3, [pc, #84]	@ (80014d8 <MX_RTC_Init+0x60>)
 8001484:	2200      	movs	r2, #0
 8001486:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8001488:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <MX_RTC_Init+0x60>)
 800148a:	220f      	movs	r2, #15
 800148c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800148e:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <MX_RTC_Init+0x60>)
 8001490:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001494:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001496:	4b10      	ldr	r3, [pc, #64]	@ (80014d8 <MX_RTC_Init+0x60>)
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800149c:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <MX_RTC_Init+0x60>)
 800149e:	2200      	movs	r2, #0
 80014a0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014a2:	4b0d      	ldr	r3, [pc, #52]	@ (80014d8 <MX_RTC_Init+0x60>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80014a8:	4b0b      	ldr	r3, [pc, #44]	@ (80014d8 <MX_RTC_Init+0x60>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014ae:	480a      	ldr	r0, [pc, #40]	@ (80014d8 <MX_RTC_Init+0x60>)
 80014b0:	f002 fbd4 	bl	8003c5c <HAL_RTC_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80014ba:	f000 f86f 	bl	800159c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80014be:	2200      	movs	r2, #0
 80014c0:	2100      	movs	r1, #0
 80014c2:	4805      	ldr	r0, [pc, #20]	@ (80014d8 <MX_RTC_Init+0x60>)
 80014c4:	f002 fcd8 	bl	8003e78 <HAL_RTCEx_SetWakeUpTimer_IT>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80014ce:	f000 f865 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000168 	.word	0x20000168
 80014dc:	40002800 	.word	0x40002800

080014e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e6:	1d3b      	adds	r3, r7, #4
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f4:	2004      	movs	r0, #4
 80014f6:	f7ff fef6 	bl	80012e6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fa:	2001      	movs	r0, #1
 80014fc:	f7ff fef3 	bl	80012e6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001500:	2002      	movs	r0, #2
 8001502:	f7ff fef0 	bl	80012e6 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001506:	2200      	movs	r2, #0
 8001508:	2110      	movs	r1, #16
 800150a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800150e:	f000 fd5b 	bl	8001fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	2103      	movs	r1, #3
 8001516:	4820      	ldr	r0, [pc, #128]	@ (8001598 <MX_GPIO_Init+0xb8>)
 8001518:	f000 fd56 	bl	8001fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD1_Pin */
  GPIO_InitStruct.Pin = LD1_Pin;
 800151c:	2310      	movs	r3, #16
 800151e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001520:	2301      	movs	r3, #1
 8001522:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	4619      	mov	r1, r3
 8001530:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001534:	f000 fbd8 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin;
 8001538:	2303      	movs	r3, #3
 800153a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153c:	2301      	movs	r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001544:	2300      	movs	r3, #0
 8001546:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	4619      	mov	r1, r3
 800154c:	4812      	ldr	r0, [pc, #72]	@ (8001598 <MX_GPIO_Init+0xb8>)
 800154e:	f000 fbcb 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001552:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001556:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001558:	2300      	movs	r3, #0
 800155a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	4619      	mov	r1, r3
 8001564:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001568:	f000 fbbe 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 800156c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001570:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800157e:	230a      	movs	r3, #10
 8001580:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	4619      	mov	r1, r3
 8001586:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800158a:	f000 fbad 	bl	8001ce8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800158e:	bf00      	nop
 8001590:	3718      	adds	r7, #24
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	48000400 	.word	0x48000400

0800159c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015a0:	b672      	cpsid	i
}
 80015a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <Error_Handler+0x8>

080015a8 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80015ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b085      	sub	sp, #20
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 80015d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015d6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80015d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4313      	orrs	r3, r2
 80015e0:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80015e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4013      	ands	r3, r2
 80015ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015ee:	68fb      	ldr	r3, [r7, #12]
}
 80015f0:	bf00      	nop
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001604:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001608:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800160a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4313      	orrs	r3, r2
 8001612:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001614:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001618:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4013      	ands	r3, r2
 800161e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001620:	68fb      	ldr	r3, [r7, #12]
}
 8001622:	bf00      	nop
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8001632:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001636:	f7ff ffc8 	bl	80015ca <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	202e      	movs	r0, #46	@ 0x2e
 8001640:	f000 faf3 	bl	8001c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8001644:	202e      	movs	r0, #46	@ 0x2e
 8001646:	f000 fb0a 	bl	8001c5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <HAL_IPCC_MspInit+0x44>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d113      	bne.n	800168a <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8001662:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001666:	f7ff ffb0 	bl	80015ca <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2100      	movs	r1, #0
 800166e:	202c      	movs	r0, #44	@ 0x2c
 8001670:	f000 fadb 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001674:	202c      	movs	r0, #44	@ 0x2c
 8001676:	f000 faf2 	bl	8001c5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	202d      	movs	r0, #45	@ 0x2d
 8001680:	f000 fad3 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001684:	202d      	movs	r0, #45	@ 0x2d
 8001686:	f000 faea 	bl	8001c5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	58000c00 	.word	0x58000c00

08001698 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b096      	sub	sp, #88	@ 0x58
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	2250      	movs	r2, #80	@ 0x50
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f005 ff4b 	bl	8007544 <memset>
  if(hrtc->Instance==RTC)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a12      	ldr	r2, [pc, #72]	@ (80016fc <HAL_RTC_MspInit+0x64>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d11d      	bne.n	80016f4 <HAL_RTC_MspInit+0x5c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80016b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016bc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80016be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016c2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016c4:	f107 0308 	add.w	r3, r7, #8
 80016c8:	4618      	mov	r0, r3
 80016ca:	f002 f840 	bl	800374e <HAL_RCCEx_PeriphCLKConfig>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80016d4:	f7ff ff62 	bl	800159c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80016d8:	f7ff ff66 	bl	80015a8 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80016dc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80016e0:	f7ff ff8c 	bl	80015fc <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80016e4:	2200      	movs	r2, #0
 80016e6:	2100      	movs	r1, #0
 80016e8:	2003      	movs	r0, #3
 80016ea:	f000 fa9e 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80016ee:	2003      	movs	r0, #3
 80016f0:	f000 fab5 	bl	8001c5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80016f4:	bf00      	nop
 80016f6:	3758      	adds	r7, #88	@ 0x58
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40002800 	.word	0x40002800

08001700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <NMI_Handler+0x4>

08001708 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <HardFault_Handler+0x4>

08001710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <MemManage_Handler+0x4>

08001718 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <BusFault_Handler+0x4>

08001720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <UsageFault_Handler+0x4>

08001728 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001756:	f000 f901 	bl	800195c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}

0800175e <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001762:	f7ff faf1 	bl	8000d48 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}

0800176a <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 800176e:	f005 fac5 	bl	8006cfc <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}

08001776 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 800177a:	f005 faf5 	bl	8006d68 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}

08001782 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8001786:	f000 fc37 	bl	8001ff8 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001794:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <SystemInit+0x98>)
 8001796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800179a:	4a23      	ldr	r2, [pc, #140]	@ (8001828 <SystemInit+0x98>)
 800179c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80017a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017ae:	f043 0301 	orr.w	r3, r3, #1
 80017b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80017b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017b8:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80017bc:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80017be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017c8:	4b18      	ldr	r3, [pc, #96]	@ (800182c <SystemInit+0x9c>)
 80017ca:	4013      	ands	r3, r2
 80017cc:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80017ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017da:	f023 0305 	bic.w	r3, r3, #5
 80017de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80017e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017ee:	f023 0301 	bic.w	r3, r3, #1
 80017f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80017f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001830 <SystemInit+0xa0>)
 80017fc:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80017fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001802:	4a0b      	ldr	r2, [pc, #44]	@ (8001830 <SystemInit+0xa0>)
 8001804:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001806:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001810:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001814:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001816:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800181a:	2200      	movs	r2, #0
 800181c:	619a      	str	r2, [r3, #24]
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000ed00 	.word	0xe000ed00
 800182c:	faf6fefb 	.word	0xfaf6fefb
 8001830:	22041000 	.word	0x22041000

08001834 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001834:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001836:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001838:	3304      	adds	r3, #4

0800183a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800183a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800183c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800183e:	d3f9      	bcc.n	8001834 <CopyDataInit>
  bx lr
 8001840:	4770      	bx	lr

08001842 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001842:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001844:	3004      	adds	r0, #4

08001846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001846:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001848:	d3fb      	bcc.n	8001842 <FillZerobss>
  bx lr
 800184a:	4770      	bx	lr

0800184c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800184c:	480c      	ldr	r0, [pc, #48]	@ (8001880 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800184e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001850:	f7ff ff9e 	bl	8001790 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001854:	480b      	ldr	r0, [pc, #44]	@ (8001884 <LoopForever+0x6>)
 8001856:	490c      	ldr	r1, [pc, #48]	@ (8001888 <LoopForever+0xa>)
 8001858:	4a0c      	ldr	r2, [pc, #48]	@ (800188c <LoopForever+0xe>)
 800185a:	2300      	movs	r3, #0
 800185c:	f7ff ffed 	bl	800183a <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001860:	480b      	ldr	r0, [pc, #44]	@ (8001890 <LoopForever+0x12>)
 8001862:	490c      	ldr	r1, [pc, #48]	@ (8001894 <LoopForever+0x16>)
 8001864:	4a0c      	ldr	r2, [pc, #48]	@ (8001898 <LoopForever+0x1a>)
 8001866:	2300      	movs	r3, #0
 8001868:	f7ff ffe7 	bl	800183a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800186c:	480b      	ldr	r0, [pc, #44]	@ (800189c <LoopForever+0x1e>)
 800186e:	490c      	ldr	r1, [pc, #48]	@ (80018a0 <LoopForever+0x22>)
 8001870:	2300      	movs	r3, #0
 8001872:	f7ff ffe8 	bl	8001846 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001876:	f005 fe6d 	bl	8007554 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800187a:	f7ff fd4d 	bl	8001318 <main>

0800187e <LoopForever>:

LoopForever:
  b LoopForever
 800187e:	e7fe      	b.n	800187e <LoopForever>
  ldr   r0, =_estack
 8001880:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001884:	20000008 	.word	0x20000008
 8001888:	20000024 	.word	0x20000024
 800188c:	08007848 	.word	0x08007848
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001890:	200301e4 	.word	0x200301e4
 8001894:	20030a67 	.word	0x20030a67
 8001898:	080078aa 	.word	0x080078aa
  INIT_BSS _sbss, _ebss
 800189c:	20000070 	.word	0x20000070
 80018a0:	2000033c 	.word	0x2000033c

080018a4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018a4:	e7fe      	b.n	80018a4 <ADC1_IRQHandler>
	...

080018a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018ae:	2300      	movs	r3, #0
 80018b0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018b2:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <HAL_Init+0x3c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a0b      	ldr	r2, [pc, #44]	@ (80018e4 <HAL_Init+0x3c>)
 80018b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018bc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018be:	2003      	movs	r0, #3
 80018c0:	f000 f9a8 	bl	8001c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018c4:	2000      	movs	r0, #0
 80018c6:	f000 f80f 	bl	80018e8 <HAL_InitTick>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d002      	beq.n	80018d6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	71fb      	strb	r3, [r7, #7]
 80018d4:	e001      	b.n	80018da <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018d6:	f7ff feaa 	bl	800162e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018da:	79fb      	ldrb	r3, [r7, #7]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	58004000 	.word	0x58004000

080018e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80018f4:	4b17      	ldr	r3, [pc, #92]	@ (8001954 <HAL_InitTick+0x6c>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d024      	beq.n	8001946 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018fc:	f001 fcc2 	bl	8003284 <HAL_RCC_GetHCLKFreq>
 8001900:	4602      	mov	r2, r0
 8001902:	4b14      	ldr	r3, [pc, #80]	@ (8001954 <HAL_InitTick+0x6c>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	4619      	mov	r1, r3
 8001908:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800190c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001910:	fbb2 f3f3 	udiv	r3, r2, r3
 8001914:	4618      	mov	r0, r3
 8001916:	f000 f9be 	bl	8001c96 <HAL_SYSTICK_Config>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d10f      	bne.n	8001940 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b0f      	cmp	r3, #15
 8001924:	d809      	bhi.n	800193a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001926:	2200      	movs	r2, #0
 8001928:	6879      	ldr	r1, [r7, #4]
 800192a:	f04f 30ff 	mov.w	r0, #4294967295
 800192e:	f000 f97c 	bl	8001c2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001932:	4a09      	ldr	r2, [pc, #36]	@ (8001958 <HAL_InitTick+0x70>)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6013      	str	r3, [r2, #0]
 8001938:	e007      	b.n	800194a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	73fb      	strb	r3, [r7, #15]
 800193e:	e004      	b.n	800194a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
 8001944:	e001      	b.n	800194a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800194a:	7bfb      	ldrb	r3, [r7, #15]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000010 	.word	0x20000010
 8001958:	2000000c 	.word	0x2000000c

0800195c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001960:	4b06      	ldr	r3, [pc, #24]	@ (800197c <HAL_IncTick+0x20>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	461a      	mov	r2, r3
 8001966:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <HAL_IncTick+0x24>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4413      	add	r3, r2
 800196c:	4a04      	ldr	r2, [pc, #16]	@ (8001980 <HAL_IncTick+0x24>)
 800196e:	6013      	str	r3, [r2, #0]
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	20000010 	.word	0x20000010
 8001980:	2000018c 	.word	0x2000018c

08001984 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return uwTick;
 8001988:	4b03      	ldr	r3, [pc, #12]	@ (8001998 <HAL_GetTick+0x14>)
 800198a:	681b      	ldr	r3, [r3, #0]
}
 800198c:	4618      	mov	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	2000018c 	.word	0x2000018c

0800199c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80019a0:	4b03      	ldr	r3, [pc, #12]	@ (80019b0 <HAL_GetTickPrio+0x14>)
 80019a2:	681b      	ldr	r3, [r3, #0]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	2000000c 	.word	0x2000000c

080019b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019d0:	4013      	ands	r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e6:	4a04      	ldr	r2, [pc, #16]	@ (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	60d3      	str	r3, [r2, #12]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a00:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <__NVIC_GetPriorityGrouping+0x18>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	f003 0307 	and.w	r3, r3, #7
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	db0b      	blt.n	8001a42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	f003 021f 	and.w	r2, r3, #31
 8001a30:	4907      	ldr	r1, [pc, #28]	@ (8001a50 <__NVIC_EnableIRQ+0x38>)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	095b      	lsrs	r3, r3, #5
 8001a38:	2001      	movs	r0, #1
 8001a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000e100 	.word	0xe000e100

08001a54 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	db12      	blt.n	8001a8c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	f003 021f 	and.w	r2, r3, #31
 8001a6c:	490a      	ldr	r1, [pc, #40]	@ (8001a98 <__NVIC_DisableIRQ+0x44>)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	095b      	lsrs	r3, r3, #5
 8001a74:	2001      	movs	r0, #1
 8001a76:	fa00 f202 	lsl.w	r2, r0, r2
 8001a7a:	3320      	adds	r3, #32
 8001a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a80:	f3bf 8f4f 	dsb	sy
}
 8001a84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a86:	f3bf 8f6f 	isb	sy
}
 8001a8a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	e000e100 	.word	0xe000e100

08001a9c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	db0c      	blt.n	8001ac8 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	f003 021f 	and.w	r2, r3, #31
 8001ab4:	4907      	ldr	r1, [pc, #28]	@ (8001ad4 <__NVIC_SetPendingIRQ+0x38>)
 8001ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aba:	095b      	lsrs	r3, r3, #5
 8001abc:	2001      	movs	r0, #1
 8001abe:	fa00 f202 	lsl.w	r2, r0, r2
 8001ac2:	3340      	adds	r3, #64	@ 0x40
 8001ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000e100 	.word	0xe000e100

08001ad8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db0c      	blt.n	8001b04 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f003 021f 	and.w	r2, r3, #31
 8001af0:	4907      	ldr	r1, [pc, #28]	@ (8001b10 <__NVIC_ClearPendingIRQ+0x38>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	3360      	adds	r3, #96	@ 0x60
 8001b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	@ (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	@ (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	@ 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
         );
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	@ 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001be0:	d301      	bcc.n	8001be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00f      	b.n	8001c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <SysTick_Config+0x40>)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bee:	210f      	movs	r1, #15
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f7ff ff8e 	bl	8001b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf8:	4b05      	ldr	r3, [pc, #20]	@ (8001c10 <SysTick_Config+0x40>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfe:	4b04      	ldr	r3, [pc, #16]	@ (8001c10 <SysTick_Config+0x40>)
 8001c00:	2207      	movs	r2, #7
 8001c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff fec9 	bl	80019b4 <__NVIC_SetPriorityGrouping>
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b086      	sub	sp, #24
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	4603      	mov	r3, r0
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
 8001c36:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c38:	f7ff fee0 	bl	80019fc <__NVIC_GetPriorityGrouping>
 8001c3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	6978      	ldr	r0, [r7, #20]
 8001c44:	f7ff ff90 	bl	8001b68 <NVIC_EncodePriority>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff5f 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fed3 	bl	8001a18 <__NVIC_EnableIRQ>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	4603      	mov	r3, r0
 8001c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff fee3 	bl	8001a54 <__NVIC_DisableIRQ>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ff96 	bl	8001bd0 <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8001cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff feed 	bl	8001a9c <__NVIC_SetPendingIRQ>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fefd 	bl	8001ad8 <__NVIC_ClearPendingIRQ>
}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b087      	sub	sp, #28
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cf6:	e14c      	b.n	8001f92 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	fa01 f303 	lsl.w	r3, r1, r3
 8001d04:	4013      	ands	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f000 813e 	beq.w	8001f8c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d005      	beq.n	8001d28 <HAL_GPIO_Init+0x40>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d130      	bne.n	8001d8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	2203      	movs	r2, #3
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d5e:	2201      	movs	r2, #1
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43db      	mvns	r3, r3
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	091b      	lsrs	r3, r3, #4
 8001d74:	f003 0201 	and.w	r2, r3, #1
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	d017      	beq.n	8001dc6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	2203      	movs	r2, #3
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43db      	mvns	r3, r3
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4013      	ands	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d123      	bne.n	8001e1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	08da      	lsrs	r2, r3, #3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	3208      	adds	r2, #8
 8001dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	220f      	movs	r2, #15
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43db      	mvns	r3, r3
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4013      	ands	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	691a      	ldr	r2, [r3, #16]
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	08da      	lsrs	r2, r3, #3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3208      	adds	r2, #8
 8001e14:	6939      	ldr	r1, [r7, #16]
 8001e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	2203      	movs	r2, #3
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f003 0203 	and.w	r2, r3, #3
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f000 8098 	beq.w	8001f8c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e5c:	4a54      	ldr	r2, [pc, #336]	@ (8001fb0 <HAL_GPIO_Init+0x2c8>)
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	089b      	lsrs	r3, r3, #2
 8001e62:	3302      	adds	r3, #2
 8001e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	f003 0303 	and.w	r3, r3, #3
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	220f      	movs	r2, #15
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e86:	d019      	beq.n	8001ebc <HAL_GPIO_Init+0x1d4>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a4a      	ldr	r2, [pc, #296]	@ (8001fb4 <HAL_GPIO_Init+0x2cc>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d013      	beq.n	8001eb8 <HAL_GPIO_Init+0x1d0>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a49      	ldr	r2, [pc, #292]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d00d      	beq.n	8001eb4 <HAL_GPIO_Init+0x1cc>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a48      	ldr	r2, [pc, #288]	@ (8001fbc <HAL_GPIO_Init+0x2d4>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d007      	beq.n	8001eb0 <HAL_GPIO_Init+0x1c8>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a47      	ldr	r2, [pc, #284]	@ (8001fc0 <HAL_GPIO_Init+0x2d8>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d101      	bne.n	8001eac <HAL_GPIO_Init+0x1c4>
 8001ea8:	2304      	movs	r3, #4
 8001eaa:	e008      	b.n	8001ebe <HAL_GPIO_Init+0x1d6>
 8001eac:	2307      	movs	r3, #7
 8001eae:	e006      	b.n	8001ebe <HAL_GPIO_Init+0x1d6>
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e004      	b.n	8001ebe <HAL_GPIO_Init+0x1d6>
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	e002      	b.n	8001ebe <HAL_GPIO_Init+0x1d6>
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e000      	b.n	8001ebe <HAL_GPIO_Init+0x1d6>
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	697a      	ldr	r2, [r7, #20]
 8001ec0:	f002 0203 	and.w	r2, r2, #3
 8001ec4:	0092      	lsls	r2, r2, #2
 8001ec6:	4093      	lsls	r3, r2
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ece:	4938      	ldr	r1, [pc, #224]	@ (8001fb0 <HAL_GPIO_Init+0x2c8>)
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	089b      	lsrs	r3, r3, #2
 8001ed4:	3302      	adds	r3, #2
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001edc:	4b39      	ldr	r3, [pc, #228]	@ (8001fc4 <HAL_GPIO_Init+0x2dc>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d003      	beq.n	8001f00 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f00:	4a30      	ldr	r2, [pc, #192]	@ (8001fc4 <HAL_GPIO_Init+0x2dc>)
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f06:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc4 <HAL_GPIO_Init+0x2dc>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	4013      	ands	r3, r2
 8001f14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d003      	beq.n	8001f2a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f2a:	4a26      	ldr	r2, [pc, #152]	@ (8001fc4 <HAL_GPIO_Init+0x2dc>)
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f30:	4b24      	ldr	r3, [pc, #144]	@ (8001fc4 <HAL_GPIO_Init+0x2dc>)
 8001f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f56:	4a1b      	ldr	r2, [pc, #108]	@ (8001fc4 <HAL_GPIO_Init+0x2dc>)
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8001f5e:	4b19      	ldr	r3, [pc, #100]	@ (8001fc4 <HAL_GPIO_Init+0x2dc>)
 8001f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f84:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc4 <HAL_GPIO_Init+0x2dc>)
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	fa22 f303 	lsr.w	r3, r2, r3
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f47f aeab 	bne.w	8001cf8 <HAL_GPIO_Init+0x10>
  }
}
 8001fa2:	bf00      	nop
 8001fa4:	bf00      	nop
 8001fa6:	371c      	adds	r7, #28
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	40010000 	.word	0x40010000
 8001fb4:	48000400 	.word	0x48000400
 8001fb8:	48000800 	.word	0x48000800
 8001fbc:	48000c00 	.word	0x48000c00
 8001fc0:	48001000 	.word	0x48001000
 8001fc4:	58000800 	.word	0x58000800

08001fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	807b      	strh	r3, [r7, #2]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fd8:	787b      	ldrb	r3, [r7, #1]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fde:	887a      	ldrh	r2, [r7, #2]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fe4:	e002      	b.n	8001fec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fe6:	887a      	ldrh	r2, [r7, #2]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8002028 <HAL_HSEM_IRQHandler+0x30>)
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8002004:	4b08      	ldr	r3, [pc, #32]	@ (8002028 <HAL_HSEM_IRQHandler+0x30>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	43db      	mvns	r3, r3
 800200c:	4906      	ldr	r1, [pc, #24]	@ (8002028 <HAL_HSEM_IRQHandler+0x30>)
 800200e:	4013      	ands	r3, r2
 8002010:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8002012:	4a05      	ldr	r2, [pc, #20]	@ (8002028 <HAL_HSEM_IRQHandler+0x30>)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f807 	bl	800202c <HAL_HSEM_FreeCallback>
}
 800201e:	bf00      	nop
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	58001500 	.word	0x58001500

0800202c <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d01e      	beq.n	8002090 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8002052:	4b13      	ldr	r3, [pc, #76]	@ (80020a0 <HAL_IPCC_Init+0x60>)
 8002054:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d102      	bne.n	8002068 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff faf4 	bl	8001650 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8002068:	68b8      	ldr	r0, [r7, #8]
 800206a:	f000 f85b 	bl	8002124 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f000 f82c 	bl	80020d8 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2201      	movs	r2, #1
 800208a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800208e:	e001      	b.n	8002094 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8002094:	7bfb      	ldrb	r3, [r7, #15]
}
 8002096:	4618      	mov	r0, r3
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	58000c00 	.word	0x58000c00

080020a4 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	4613      	mov	r3, r2
 80020b0:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	4613      	mov	r3, r2
 80020ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80020e0:	2300      	movs	r3, #0
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	e00f      	b.n	8002106 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	4a0b      	ldr	r2, [pc, #44]	@ (800211c <IPCC_SetDefaultCallbacks+0x44>)
 80020f0:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3306      	adds	r3, #6
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	4a08      	ldr	r2, [pc, #32]	@ (8002120 <IPCC_SetDefaultCallbacks+0x48>)
 80020fe:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	3301      	adds	r3, #1
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2b05      	cmp	r3, #5
 800210a:	d9ec      	bls.n	80020e6 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800210c:	bf00      	nop
 800210e:	bf00      	nop
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	080020a5 	.word	0x080020a5
 8002120:	080020bf 	.word	0x080020bf

08002124 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8002138:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	223f      	movs	r2, #63	@ 0x3f
 800213e:	609a      	str	r2, [r3, #8]
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a04      	ldr	r2, [pc, #16]	@ (8002168 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002156:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800215a:	6013      	str	r3, [r2, #0]
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	58000400 	.word	0x58000400

0800216c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002170:	4b04      	ldr	r3, [pc, #16]	@ (8002184 <HAL_PWREx_GetVoltageRange+0x18>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002178:	4618      	mov	r0, r3
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	58000400 	.word	0x58000400

08002188 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800218c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002196:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800219a:	d101      	bne.n	80021a0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800219c:	2301      	movs	r3, #1
 800219e:	e000      	b.n	80021a2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <LL_RCC_HSE_Enable>:
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80021b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021be:	6013      	str	r3, [r2, #0]
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <LL_RCC_HSE_Disable>:
{
 80021ca:	b480      	push	{r7}
 80021cc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80021ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021dc:	6013      	str	r3, [r2, #0]
}
 80021de:	bf00      	nop
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <LL_RCC_HSE_IsReady>:
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80021ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80021fa:	d101      	bne.n	8002200 <LL_RCC_HSE_IsReady+0x18>
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <LL_RCC_HSE_IsReady+0x1a>
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_RCC_HSI_Enable>:
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002210:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800221a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800221e:	6013      	str	r3, [r2, #0]
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <LL_RCC_HSI_Disable>:
{
 800222a:	b480      	push	{r7}
 800222c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800222e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002238:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800223c:	6013      	str	r3, [r2, #0]
}
 800223e:	bf00      	nop
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <LL_RCC_HSI_IsReady>:
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800224c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800225a:	d101      	bne.n	8002260 <LL_RCC_HSI_IsReady+0x18>
 800225c:	2301      	movs	r3, #1
 800225e:	e000      	b.n	8002262 <LL_RCC_HSI_IsReady+0x1a>
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <LL_RCC_HSI_SetCalibTrimming>:
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	061b      	lsls	r3, r3, #24
 8002282:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002286:	4313      	orrs	r3, r2
 8002288:	604b      	str	r3, [r1, #4]
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <LL_RCC_HSI48_Enable>:
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800229a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800229e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80022ae:	bf00      	nop
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <LL_RCC_HSI48_Disable>:
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80022bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022c8:	f023 0301 	bic.w	r3, r3, #1
 80022cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <LL_RCC_HSI48_IsReady>:
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80022de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d101      	bne.n	80022f2 <LL_RCC_HSI48_IsReady+0x18>
 80022ee:	2301      	movs	r3, #1
 80022f0:	e000      	b.n	80022f4 <LL_RCC_HSI48_IsReady+0x1a>
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <LL_RCC_LSE_Enable>:
{
 80022fe:	b480      	push	{r7}
 8002300:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002302:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800230a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800230e:	f043 0301 	orr.w	r3, r3, #1
 8002312:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002316:	bf00      	nop
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <LL_RCC_LSE_Disable>:
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002324:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800232c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002330:	f023 0301 	bic.w	r3, r3, #1
 8002334:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <LL_RCC_LSE_EnableBypass>:
{
 8002342:	b480      	push	{r7}
 8002344:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002346:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800234a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800234e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002352:	f043 0304 	orr.w	r3, r3, #4
 8002356:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800235a:	bf00      	nop
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <LL_RCC_LSE_DisableBypass>:
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800236c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002370:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002374:	f023 0304 	bic.w	r3, r3, #4
 8002378:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <LL_RCC_LSE_IsReady>:
{
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800238a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800238e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b02      	cmp	r3, #2
 8002398:	d101      	bne.n	800239e <LL_RCC_LSE_IsReady+0x18>
 800239a:	2301      	movs	r3, #1
 800239c:	e000      	b.n	80023a0 <LL_RCC_LSE_IsReady+0x1a>
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <LL_RCC_LSI1_Enable>:
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80023ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80023c2:	bf00      	nop
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <LL_RCC_LSI1_Disable>:
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80023d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023dc:	f023 0301 	bic.w	r3, r3, #1
 80023e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr

080023ee <LL_RCC_LSI1_IsReady>:
{
 80023ee:	b480      	push	{r7}
 80023f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80023f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d101      	bne.n	8002406 <LL_RCC_LSI1_IsReady+0x18>
 8002402:	2301      	movs	r3, #1
 8002404:	e000      	b.n	8002408 <LL_RCC_LSI1_IsReady+0x1a>
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <LL_RCC_LSI2_Enable>:
{
 8002412:	b480      	push	{r7}
 8002414:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002416:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800241a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800241e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002422:	f043 0304 	orr.w	r3, r3, #4
 8002426:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800242a:	bf00      	nop
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <LL_RCC_LSI2_Disable>:
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002438:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800243c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002440:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002444:	f023 0304 	bic.w	r3, r3, #4
 8002448:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <LL_RCC_LSI2_IsReady>:
{
 8002456:	b480      	push	{r7}
 8002458:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800245a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800245e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002462:	f003 0308 	and.w	r3, r3, #8
 8002466:	2b08      	cmp	r3, #8
 8002468:	d101      	bne.n	800246e <LL_RCC_LSI2_IsReady+0x18>
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <LL_RCC_LSI2_IsReady+0x1a>
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <LL_RCC_LSI2_SetTrimming>:
{
 800247a:	b480      	push	{r7}
 800247c:	b083      	sub	sp, #12
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002482:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800248a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	021b      	lsls	r3, r3, #8
 8002492:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002496:	4313      	orrs	r3, r2
 8002498:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <LL_RCC_MSI_Enable>:
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80024ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024b6:	f043 0301 	orr.w	r3, r3, #1
 80024ba:	6013      	str	r3, [r2, #0]
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <LL_RCC_MSI_Disable>:
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80024ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024d4:	f023 0301 	bic.w	r3, r3, #1
 80024d8:	6013      	str	r3, [r2, #0]
}
 80024da:	bf00      	nop
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <LL_RCC_MSI_IsReady>:
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80024e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d101      	bne.n	80024fa <LL_RCC_MSI_IsReady+0x16>
 80024f6:	2301      	movs	r3, #1
 80024f8:	e000      	b.n	80024fc <LL_RCC_MSI_IsReady+0x18>
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <LL_RCC_MSI_SetRange>:
{
 8002506:	b480      	push	{r7}
 8002508:	b083      	sub	sp, #12
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800250e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002518:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <LL_RCC_MSI_GetRange>:
{
 800252e:	b480      	push	{r7}
 8002530:	b083      	sub	sp, #12
 8002532:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002534:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800253e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2bb0      	cmp	r3, #176	@ 0xb0
 8002544:	d901      	bls.n	800254a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8002546:	23b0      	movs	r3, #176	@ 0xb0
 8002548:	607b      	str	r3, [r7, #4]
  return msiRange;
 800254a:	687b      	ldr	r3, [r7, #4]
}
 800254c:	4618      	mov	r0, r3
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <LL_RCC_MSI_SetCalibTrimming>:
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002560:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	021b      	lsls	r3, r3, #8
 800256e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002572:	4313      	orrs	r3, r2
 8002574:	604b      	str	r3, [r1, #4]
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <LL_RCC_SetSysClkSource>:
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800258a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f023 0203 	bic.w	r2, r3, #3
 8002594:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4313      	orrs	r3, r2
 800259c:	608b      	str	r3, [r1, #8]
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <LL_RCC_GetSysClkSource>:
{
 80025aa:	b480      	push	{r7}
 80025ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80025ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 030c 	and.w	r3, r3, #12
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <LL_RCC_SetAHBPrescaler>:
{
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80025ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4313      	orrs	r3, r2
 80025dc:	608b      	str	r3, [r1, #8]
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <LL_C2_RCC_SetAHBPrescaler>:
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80025f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800260a:	bf00      	nop
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <LL_RCC_SetAHB4Prescaler>:
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800261e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002622:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002626:	f023 020f 	bic.w	r2, r3, #15
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	091b      	lsrs	r3, r3, #4
 800262e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002632:	4313      	orrs	r3, r2
 8002634:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_RCC_SetAPB1Prescaler>:
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800264c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002656:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4313      	orrs	r3, r2
 800265e:	608b      	str	r3, [r1, #8]
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <LL_RCC_SetAPB2Prescaler>:
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800267e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4313      	orrs	r3, r2
 8002686:	608b      	str	r3, [r1, #8]
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <LL_RCC_GetAHBPrescaler>:
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <LL_RCC_GetAHB4Prescaler>:
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80026b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026b4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80026cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026da:	6013      	str	r3, [r2, #0]
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80026e6:	b480      	push	{r7}
 80026e8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80026ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026f8:	6013      	str	r3, [r2, #0]
}
 80026fa:	bf00      	nop
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002712:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002716:	d101      	bne.n	800271c <LL_RCC_PLL_IsReady+0x18>
 8002718:	2301      	movs	r3, #1
 800271a:	e000      	b.n	800271e <LL_RCC_PLL_IsReady+0x1a>
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800272c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	0a1b      	lsrs	r3, r3, #8
 8002734:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002738:	4618      	mov	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr

08002742 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002742:	b480      	push	{r7}
 8002744:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002746:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002750:	4618      	mov	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800275a:	b480      	push	{r7}
 800275c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800275e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002768:	4618      	mov	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002772:	b480      	push	{r7}
 8002774:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002776:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f003 0303 	and.w	r3, r3, #3
}
 8002780:	4618      	mov	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800278a:	b480      	push	{r7}
 800278c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800278e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800279c:	d101      	bne.n	80027a2 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800279e:	2301      	movs	r3, #1
 80027a0:	e000      	b.n	80027a4 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80027ae:	b480      	push	{r7}
 80027b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80027b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80027ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027c2:	d101      	bne.n	80027c8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80027c4:	2301      	movs	r3, #1
 80027c6:	e000      	b.n	80027ca <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80027d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027dc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80027e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e8:	d101      	bne.n	80027ee <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80027fa:	b480      	push	{r7}
 80027fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80027fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002808:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800280c:	d101      	bne.n	8002812 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800280e:	2301      	movs	r3, #1
 8002810:	e000      	b.n	8002814 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800281e:	b480      	push	{r7}
 8002820:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002822:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800282c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002830:	d101      	bne.n	8002836 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002832:	2301      	movs	r3, #1
 8002834:	e000      	b.n	8002838 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
	...

08002844 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002844:	b590      	push	{r4, r7, lr}
 8002846:	b08d      	sub	sp, #52	@ 0x34
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e363      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0320 	and.w	r3, r3, #32
 800285e:	2b00      	cmp	r3, #0
 8002860:	f000 808d 	beq.w	800297e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002864:	f7ff fea1 	bl	80025aa <LL_RCC_GetSysClkSource>
 8002868:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800286a:	f7ff ff82 	bl	8002772 <LL_RCC_PLL_GetMainSource>
 800286e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002872:	2b00      	cmp	r3, #0
 8002874:	d005      	beq.n	8002882 <HAL_RCC_OscConfig+0x3e>
 8002876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002878:	2b0c      	cmp	r3, #12
 800287a:	d147      	bne.n	800290c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800287c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800287e:	2b01      	cmp	r3, #1
 8002880:	d144      	bne.n	800290c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	69db      	ldr	r3, [r3, #28]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e347      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002892:	f7ff fe4c 	bl	800252e <LL_RCC_MSI_GetRange>
 8002896:	4603      	mov	r3, r0
 8002898:	429c      	cmp	r4, r3
 800289a:	d914      	bls.n	80028c6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a0:	4618      	mov	r0, r3
 80028a2:	f000 fd03 	bl	80032ac <RCC_SetFlashLatencyFromMSIRange>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e336      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fe26 	bl	8002506 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fe4a 	bl	8002558 <LL_RCC_MSI_SetCalibTrimming>
 80028c4:	e013      	b.n	80028ee <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff fe1b 	bl	8002506 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff fe3f 	bl	8002558 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 fce4 	bl	80032ac <RCC_SetFlashLatencyFromMSIRange>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e317      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80028ee:	f000 fcc9 	bl	8003284 <HAL_RCC_GetHCLKFreq>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4aa4      	ldr	r2, [pc, #656]	@ (8002b88 <HAL_RCC_OscConfig+0x344>)
 80028f6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028f8:	4ba4      	ldr	r3, [pc, #656]	@ (8002b8c <HAL_RCC_OscConfig+0x348>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fe fff3 	bl	80018e8 <HAL_InitTick>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d039      	beq.n	800297c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e308      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	69db      	ldr	r3, [r3, #28]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d01e      	beq.n	8002952 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002914:	f7ff fdc8 	bl	80024a8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002918:	f7ff f834 	bl	8001984 <HAL_GetTick>
 800291c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002920:	f7ff f830 	bl	8001984 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e2f5      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002932:	f7ff fdd7 	bl	80024e4 <LL_RCC_MSI_IsReady>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f1      	beq.n	8002920 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff fde0 	bl	8002506 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff fe04 	bl	8002558 <LL_RCC_MSI_SetCalibTrimming>
 8002950:	e015      	b.n	800297e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002952:	f7ff fdb8 	bl	80024c6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002956:	f7ff f815 	bl	8001984 <HAL_GetTick>
 800295a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800295e:	f7ff f811 	bl	8001984 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e2d6      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002970:	f7ff fdb8 	bl	80024e4 <LL_RCC_MSI_IsReady>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f1      	bne.n	800295e <HAL_RCC_OscConfig+0x11a>
 800297a:	e000      	b.n	800297e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800297c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d047      	beq.n	8002a1a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800298a:	f7ff fe0e 	bl	80025aa <LL_RCC_GetSysClkSource>
 800298e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002990:	f7ff feef 	bl	8002772 <LL_RCC_PLL_GetMainSource>
 8002994:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002996:	6a3b      	ldr	r3, [r7, #32]
 8002998:	2b08      	cmp	r3, #8
 800299a:	d005      	beq.n	80029a8 <HAL_RCC_OscConfig+0x164>
 800299c:	6a3b      	ldr	r3, [r7, #32]
 800299e:	2b0c      	cmp	r3, #12
 80029a0:	d108      	bne.n	80029b4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d105      	bne.n	80029b4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d134      	bne.n	8002a1a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e2b4      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029bc:	d102      	bne.n	80029c4 <HAL_RCC_OscConfig+0x180>
 80029be:	f7ff fbf5 	bl	80021ac <LL_RCC_HSE_Enable>
 80029c2:	e001      	b.n	80029c8 <HAL_RCC_OscConfig+0x184>
 80029c4:	f7ff fc01 	bl	80021ca <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d012      	beq.n	80029f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d0:	f7fe ffd8 	bl	8001984 <HAL_GetTick>
 80029d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d8:	f7fe ffd4 	bl	8001984 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b64      	cmp	r3, #100	@ 0x64
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e299      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80029ea:	f7ff fbfd 	bl	80021e8 <LL_RCC_HSE_IsReady>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d0f1      	beq.n	80029d8 <HAL_RCC_OscConfig+0x194>
 80029f4:	e011      	b.n	8002a1a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f6:	f7fe ffc5 	bl	8001984 <HAL_GetTick>
 80029fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029fe:	f7fe ffc1 	bl	8001984 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b64      	cmp	r3, #100	@ 0x64
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e286      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002a10:	f7ff fbea 	bl	80021e8 <LL_RCC_HSE_IsReady>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f1      	bne.n	80029fe <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d04c      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a26:	f7ff fdc0 	bl	80025aa <LL_RCC_GetSysClkSource>
 8002a2a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a2c:	f7ff fea1 	bl	8002772 <LL_RCC_PLL_GetMainSource>
 8002a30:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d005      	beq.n	8002a44 <HAL_RCC_OscConfig+0x200>
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	2b0c      	cmp	r3, #12
 8002a3c:	d10e      	bne.n	8002a5c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d10b      	bne.n	8002a5c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d101      	bne.n	8002a50 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e266      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff fc09 	bl	800226c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a5a:	e031      	b.n	8002ac0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d019      	beq.n	8002a98 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a64:	f7ff fbd2 	bl	800220c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a68:	f7fe ff8c 	bl	8001984 <HAL_GetTick>
 8002a6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002a6e:	e008      	b.n	8002a82 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a70:	f7fe ff88 	bl	8001984 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e24d      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002a82:	f7ff fbe1 	bl	8002248 <LL_RCC_HSI_IsReady>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0f1      	beq.n	8002a70 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff fbeb 	bl	800226c <LL_RCC_HSI_SetCalibTrimming>
 8002a96:	e013      	b.n	8002ac0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a98:	f7ff fbc7 	bl	800222a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9c:	f7fe ff72 	bl	8001984 <HAL_GetTick>
 8002aa0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa4:	f7fe ff6e 	bl	8001984 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e233      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002ab6:	f7ff fbc7 	bl	8002248 <LL_RCC_HSI_IsReady>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1f1      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0308 	and.w	r3, r3, #8
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d106      	bne.n	8002ada <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 80a3 	beq.w	8002c20 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d076      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d046      	beq.n	8002b7c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002aee:	f7ff fc7e 	bl	80023ee <LL_RCC_LSI1_IsReady>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d113      	bne.n	8002b20 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002af8:	f7ff fc57 	bl	80023aa <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002afc:	f7fe ff42 	bl	8001984 <HAL_GetTick>
 8002b00:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002b04:	f7fe ff3e 	bl	8001984 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e203      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002b16:	f7ff fc6a 	bl	80023ee <LL_RCC_LSI1_IsReady>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0f1      	beq.n	8002b04 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002b20:	f7ff fc77 	bl	8002412 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7fe ff2e 	bl	8001984 <HAL_GetTick>
 8002b28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002b2a:	e008      	b.n	8002b3e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002b2c:	f7fe ff2a 	bl	8001984 <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e1ef      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002b3e:	f7ff fc8a 	bl	8002456 <LL_RCC_LSI2_IsReady>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d0f1      	beq.n	8002b2c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff fc94 	bl	800247a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002b52:	f7ff fc3b 	bl	80023cc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b56:	f7fe ff15 	bl	8001984 <HAL_GetTick>
 8002b5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002b5e:	f7fe ff11 	bl	8001984 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e1d6      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002b70:	f7ff fc3d 	bl	80023ee <LL_RCC_LSI1_IsReady>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f1      	bne.n	8002b5e <HAL_RCC_OscConfig+0x31a>
 8002b7a:	e051      	b.n	8002c20 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002b7c:	f7ff fc15 	bl	80023aa <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b80:	f7fe ff00 	bl	8001984 <HAL_GetTick>
 8002b84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002b86:	e00c      	b.n	8002ba2 <HAL_RCC_OscConfig+0x35e>
 8002b88:	20000008 	.word	0x20000008
 8002b8c:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002b90:	f7fe fef8 	bl	8001984 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e1bd      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002ba2:	f7ff fc24 	bl	80023ee <LL_RCC_LSI1_IsReady>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d0f1      	beq.n	8002b90 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002bac:	f7ff fc42 	bl	8002434 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002bb0:	e008      	b.n	8002bc4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002bb2:	f7fe fee7 	bl	8001984 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b03      	cmp	r3, #3
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e1ac      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002bc4:	f7ff fc47 	bl	8002456 <LL_RCC_LSI2_IsReady>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1f1      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x36e>
 8002bce:	e027      	b.n	8002c20 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002bd0:	f7ff fc30 	bl	8002434 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd4:	f7fe fed6 	bl	8001984 <HAL_GetTick>
 8002bd8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002bdc:	f7fe fed2 	bl	8001984 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b03      	cmp	r3, #3
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e197      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002bee:	f7ff fc32 	bl	8002456 <LL_RCC_LSI2_IsReady>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1f1      	bne.n	8002bdc <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002bf8:	f7ff fbe8 	bl	80023cc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bfc:	f7fe fec2 	bl	8001984 <HAL_GetTick>
 8002c00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002c02:	e008      	b.n	8002c16 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002c04:	f7fe febe 	bl	8001984 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e183      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002c16:	f7ff fbea 	bl	80023ee <LL_RCC_LSI1_IsReady>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1f1      	bne.n	8002c04 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d05b      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c2c:	4ba7      	ldr	r3, [pc, #668]	@ (8002ecc <HAL_RCC_OscConfig+0x688>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d114      	bne.n	8002c62 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002c38:	f7ff fa88 	bl	800214c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c3c:	f7fe fea2 	bl	8001984 <HAL_GetTick>
 8002c40:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c44:	f7fe fe9e 	bl	8001984 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e163      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c56:	4b9d      	ldr	r3, [pc, #628]	@ (8002ecc <HAL_RCC_OscConfig+0x688>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0f0      	beq.n	8002c44 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d102      	bne.n	8002c70 <HAL_RCC_OscConfig+0x42c>
 8002c6a:	f7ff fb48 	bl	80022fe <LL_RCC_LSE_Enable>
 8002c6e:	e00c      	b.n	8002c8a <HAL_RCC_OscConfig+0x446>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2b05      	cmp	r3, #5
 8002c76:	d104      	bne.n	8002c82 <HAL_RCC_OscConfig+0x43e>
 8002c78:	f7ff fb63 	bl	8002342 <LL_RCC_LSE_EnableBypass>
 8002c7c:	f7ff fb3f 	bl	80022fe <LL_RCC_LSE_Enable>
 8002c80:	e003      	b.n	8002c8a <HAL_RCC_OscConfig+0x446>
 8002c82:	f7ff fb4d 	bl	8002320 <LL_RCC_LSE_Disable>
 8002c86:	f7ff fb6d 	bl	8002364 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d014      	beq.n	8002cbc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c92:	f7fe fe77 	bl	8001984 <HAL_GetTick>
 8002c96:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002c98:	e00a      	b.n	8002cb0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c9a:	f7fe fe73 	bl	8001984 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e136      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002cb0:	f7ff fb69 	bl	8002386 <LL_RCC_LSE_IsReady>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0ef      	beq.n	8002c9a <HAL_RCC_OscConfig+0x456>
 8002cba:	e013      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cbc:	f7fe fe62 	bl	8001984 <HAL_GetTick>
 8002cc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc4:	f7fe fe5e 	bl	8001984 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e121      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002cda:	f7ff fb54 	bl	8002386 <LL_RCC_LSE_IsReady>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1ef      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d02c      	beq.n	8002d4a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d014      	beq.n	8002d22 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cf8:	f7ff facd 	bl	8002296 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cfc:	f7fe fe42 	bl	8001984 <HAL_GetTick>
 8002d00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d04:	f7fe fe3e 	bl	8001984 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e103      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002d16:	f7ff fae0 	bl	80022da <LL_RCC_HSI48_IsReady>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0f1      	beq.n	8002d04 <HAL_RCC_OscConfig+0x4c0>
 8002d20:	e013      	b.n	8002d4a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d22:	f7ff fac9 	bl	80022b8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d26:	f7fe fe2d 	bl	8001984 <HAL_GetTick>
 8002d2a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002d2c:	e008      	b.n	8002d40 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d2e:	f7fe fe29 	bl	8001984 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e0ee      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002d40:	f7ff facb 	bl	80022da <LL_RCC_HSI48_IsReady>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1f1      	bne.n	8002d2e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	f000 80e4 	beq.w	8002f1c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d54:	f7ff fc29 	bl	80025aa <LL_RCC_GetSysClkSource>
 8002d58:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002d5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	f040 80b4 	bne.w	8002ed4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f003 0203 	and.w	r2, r3, #3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d123      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d11c      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	0a1b      	lsrs	r3, r3, #8
 8002d8c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d114      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d10d      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d106      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d05d      	beq.n	8002e7e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	2b0c      	cmp	r3, #12
 8002dc6:	d058      	beq.n	8002e7a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002dc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e0a1      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002dda:	f7ff fc84 	bl	80026e6 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dde:	f7fe fdd1 	bl	8001984 <HAL_GetTick>
 8002de2:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de6:	f7fe fdcd 	bl	8001984 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e092      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1ef      	bne.n	8002de6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	4b30      	ldr	r3, [pc, #192]	@ (8002ed0 <HAL_RCC_OscConfig+0x68c>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e18:	4311      	orrs	r1, r2
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e1e:	0212      	lsls	r2, r2, #8
 8002e20:	4311      	orrs	r1, r2
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e26:	4311      	orrs	r1, r2
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e2c:	4311      	orrs	r1, r2
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002e32:	430a      	orrs	r2, r1
 8002e34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e3c:	f7ff fc44 	bl	80026c8 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e4e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e50:	f7fe fd98 	bl	8001984 <HAL_GetTick>
 8002e54:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e58:	f7fe fd94 	bl	8001984 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e059      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d0ef      	beq.n	8002e58 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e78:	e050      	b.n	8002f1c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e04f      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d147      	bne.n	8002f1c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e8c:	f7ff fc1c 	bl	80026c8 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ea0:	f7fe fd70 	bl	8001984 <HAL_GetTick>
 8002ea4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea8:	f7fe fd6c 	bl	8001984 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e031      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d0ef      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x664>
 8002ec8:	e028      	b.n	8002f1c <HAL_RCC_OscConfig+0x6d8>
 8002eca:	bf00      	nop
 8002ecc:	58000400 	.word	0x58000400
 8002ed0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	2b0c      	cmp	r3, #12
 8002ed8:	d01e      	beq.n	8002f18 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eda:	f7ff fc04 	bl	80026e6 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ede:	f7fe fd51 	bl	8001984 <HAL_GetTick>
 8002ee2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee6:	f7fe fd4d 	bl	8001984 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e012      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1ef      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f10:	4b05      	ldr	r3, [pc, #20]	@ (8002f28 <HAL_RCC_OscConfig+0x6e4>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	60cb      	str	r3, [r1, #12]
 8002f16:	e001      	b.n	8002f1c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e000      	b.n	8002f1e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3734      	adds	r7, #52	@ 0x34
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd90      	pop	{r4, r7, pc}
 8002f26:	bf00      	nop
 8002f28:	eefefffc 	.word	0xeefefffc

08002f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e12d      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f40:	4b98      	ldr	r3, [pc, #608]	@ (80031a4 <HAL_RCC_ClockConfig+0x278>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d91b      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f4e:	4b95      	ldr	r3, [pc, #596]	@ (80031a4 <HAL_RCC_ClockConfig+0x278>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f023 0207 	bic.w	r2, r3, #7
 8002f56:	4993      	ldr	r1, [pc, #588]	@ (80031a4 <HAL_RCC_ClockConfig+0x278>)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f5e:	f7fe fd11 	bl	8001984 <HAL_GetTick>
 8002f62:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f64:	e008      	b.n	8002f78 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002f66:	f7fe fd0d 	bl	8001984 <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e111      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f78:	4b8a      	ldr	r3, [pc, #552]	@ (80031a4 <HAL_RCC_ClockConfig+0x278>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d1ef      	bne.n	8002f66 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d016      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7ff fb13 	bl	80025c2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f9c:	f7fe fcf2 	bl	8001984 <HAL_GetTick>
 8002fa0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fa4:	f7fe fcee 	bl	8001984 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e0f2      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002fb6:	f7ff fbe8 	bl	800278a <LL_RCC_IsActiveFlag_HPRE>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0f1      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0320 	and.w	r3, r3, #32
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d016      	beq.n	8002ffa <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff fb0a 	bl	80025ea <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002fd6:	f7fe fcd5 	bl	8001984 <HAL_GetTick>
 8002fda:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fde:	f7fe fcd1 	bl	8001984 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e0d5      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002ff0:	f7ff fbdd 	bl	80027ae <LL_RCC_IsActiveFlag_C2HPRE>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d0f1      	beq.n	8002fde <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003002:	2b00      	cmp	r3, #0
 8003004:	d016      	beq.n	8003034 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	4618      	mov	r0, r3
 800300c:	f7ff fb03 	bl	8002616 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003010:	f7fe fcb8 	bl	8001984 <HAL_GetTick>
 8003014:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003016:	e008      	b.n	800302a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003018:	f7fe fcb4 	bl	8001984 <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	2b02      	cmp	r3, #2
 8003024:	d901      	bls.n	800302a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e0b8      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800302a:	f7ff fbd3 	bl	80027d4 <LL_RCC_IsActiveFlag_SHDHPRE>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0f1      	beq.n	8003018 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	2b00      	cmp	r3, #0
 800303e:	d016      	beq.n	800306e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff fafd 	bl	8002644 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800304a:	f7fe fc9b 	bl	8001984 <HAL_GetTick>
 800304e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003050:	e008      	b.n	8003064 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003052:	f7fe fc97 	bl	8001984 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d901      	bls.n	8003064 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e09b      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003064:	f7ff fbc9 	bl	80027fa <LL_RCC_IsActiveFlag_PPRE1>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d0f1      	beq.n	8003052 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0308 	and.w	r3, r3, #8
 8003076:	2b00      	cmp	r3, #0
 8003078:	d017      	beq.n	80030aa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff faf3 	bl	800266c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003086:	f7fe fc7d 	bl	8001984 <HAL_GetTick>
 800308a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800308c:	e008      	b.n	80030a0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800308e:	f7fe fc79 	bl	8001984 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e07d      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80030a0:	f7ff fbbd 	bl	800281e <LL_RCC_IsActiveFlag_PPRE2>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d0f1      	beq.n	800308e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d043      	beq.n	800313e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d106      	bne.n	80030cc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80030be:	f7ff f893 	bl	80021e8 <LL_RCC_HSE_IsReady>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d11e      	bne.n	8003106 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e067      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	2b03      	cmp	r3, #3
 80030d2:	d106      	bne.n	80030e2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80030d4:	f7ff fb16 	bl	8002704 <LL_RCC_PLL_IsReady>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d113      	bne.n	8003106 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e05c      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d106      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80030ea:	f7ff f9fb 	bl	80024e4 <LL_RCC_MSI_IsReady>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d108      	bne.n	8003106 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e051      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80030f8:	f7ff f8a6 	bl	8002248 <LL_RCC_HSI_IsReady>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e04a      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff fa39 	bl	8002582 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003110:	f7fe fc38 	bl	8001984 <HAL_GetTick>
 8003114:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003116:	e00a      	b.n	800312e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003118:	f7fe fc34 	bl	8001984 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003126:	4293      	cmp	r3, r2
 8003128:	d901      	bls.n	800312e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e036      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800312e:	f7ff fa3c 	bl	80025aa <LL_RCC_GetSysClkSource>
 8003132:	4602      	mov	r2, r0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	429a      	cmp	r2, r3
 800313c:	d1ec      	bne.n	8003118 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800313e:	4b19      	ldr	r3, [pc, #100]	@ (80031a4 <HAL_RCC_ClockConfig+0x278>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0307 	and.w	r3, r3, #7
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	429a      	cmp	r2, r3
 800314a:	d21b      	bcs.n	8003184 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800314c:	4b15      	ldr	r3, [pc, #84]	@ (80031a4 <HAL_RCC_ClockConfig+0x278>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f023 0207 	bic.w	r2, r3, #7
 8003154:	4913      	ldr	r1, [pc, #76]	@ (80031a4 <HAL_RCC_ClockConfig+0x278>)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	4313      	orrs	r3, r2
 800315a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800315c:	f7fe fc12 	bl	8001984 <HAL_GetTick>
 8003160:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003162:	e008      	b.n	8003176 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003164:	f7fe fc0e 	bl	8001984 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b02      	cmp	r3, #2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e012      	b.n	800319c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b0b      	ldr	r3, [pc, #44]	@ (80031a4 <HAL_RCC_ClockConfig+0x278>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d1ef      	bne.n	8003164 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003184:	f000 f87e 	bl	8003284 <HAL_RCC_GetHCLKFreq>
 8003188:	4603      	mov	r3, r0
 800318a:	4a07      	ldr	r2, [pc, #28]	@ (80031a8 <HAL_RCC_ClockConfig+0x27c>)
 800318c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800318e:	f7fe fc05 	bl	800199c <HAL_GetTickPrio>
 8003192:	4603      	mov	r3, r0
 8003194:	4618      	mov	r0, r3
 8003196:	f7fe fba7 	bl	80018e8 <HAL_InitTick>
 800319a:	4603      	mov	r3, r0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	58004000 	.word	0x58004000
 80031a8:	20000008 	.word	0x20000008

080031ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031ac:	b590      	push	{r4, r7, lr}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031b2:	f7ff f9fa 	bl	80025aa <LL_RCC_GetSysClkSource>
 80031b6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10a      	bne.n	80031d4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80031be:	f7ff f9b6 	bl	800252e <LL_RCC_MSI_GetRange>
 80031c2:	4603      	mov	r3, r0
 80031c4:	091b      	lsrs	r3, r3, #4
 80031c6:	f003 030f 	and.w	r3, r3, #15
 80031ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003278 <HAL_RCC_GetSysClockFreq+0xcc>)
 80031cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031d0:	60fb      	str	r3, [r7, #12]
 80031d2:	e04b      	b.n	800326c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	d102      	bne.n	80031e0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031da:	4b28      	ldr	r3, [pc, #160]	@ (800327c <HAL_RCC_GetSysClockFreq+0xd0>)
 80031dc:	60fb      	str	r3, [r7, #12]
 80031de:	e045      	b.n	800326c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d10a      	bne.n	80031fc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80031e6:	f7fe ffcf 	bl	8002188 <LL_RCC_HSE_IsEnabledDiv2>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d102      	bne.n	80031f6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80031f0:	4b22      	ldr	r3, [pc, #136]	@ (800327c <HAL_RCC_GetSysClockFreq+0xd0>)
 80031f2:	60fb      	str	r3, [r7, #12]
 80031f4:	e03a      	b.n	800326c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80031f6:	4b22      	ldr	r3, [pc, #136]	@ (8003280 <HAL_RCC_GetSysClockFreq+0xd4>)
 80031f8:	60fb      	str	r3, [r7, #12]
 80031fa:	e037      	b.n	800326c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80031fc:	f7ff fab9 	bl	8002772 <LL_RCC_PLL_GetMainSource>
 8003200:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	2b02      	cmp	r3, #2
 8003206:	d003      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x64>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	2b03      	cmp	r3, #3
 800320c:	d003      	beq.n	8003216 <HAL_RCC_GetSysClockFreq+0x6a>
 800320e:	e00d      	b.n	800322c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003210:	4b1a      	ldr	r3, [pc, #104]	@ (800327c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003212:	60bb      	str	r3, [r7, #8]
        break;
 8003214:	e015      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003216:	f7fe ffb7 	bl	8002188 <LL_RCC_HSE_IsEnabledDiv2>
 800321a:	4603      	mov	r3, r0
 800321c:	2b01      	cmp	r3, #1
 800321e:	d102      	bne.n	8003226 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003220:	4b16      	ldr	r3, [pc, #88]	@ (800327c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003222:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003224:	e00d      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8003226:	4b16      	ldr	r3, [pc, #88]	@ (8003280 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003228:	60bb      	str	r3, [r7, #8]
        break;
 800322a:	e00a      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800322c:	f7ff f97f 	bl	800252e <LL_RCC_MSI_GetRange>
 8003230:	4603      	mov	r3, r0
 8003232:	091b      	lsrs	r3, r3, #4
 8003234:	f003 030f 	and.w	r3, r3, #15
 8003238:	4a0f      	ldr	r2, [pc, #60]	@ (8003278 <HAL_RCC_GetSysClockFreq+0xcc>)
 800323a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800323e:	60bb      	str	r3, [r7, #8]
        break;
 8003240:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8003242:	f7ff fa71 	bl	8002728 <LL_RCC_PLL_GetN>
 8003246:	4602      	mov	r2, r0
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	fb03 f402 	mul.w	r4, r3, r2
 800324e:	f7ff fa84 	bl	800275a <LL_RCC_PLL_GetDivider>
 8003252:	4603      	mov	r3, r0
 8003254:	091b      	lsrs	r3, r3, #4
 8003256:	3301      	adds	r3, #1
 8003258:	fbb4 f4f3 	udiv	r4, r4, r3
 800325c:	f7ff fa71 	bl	8002742 <LL_RCC_PLL_GetR>
 8003260:	4603      	mov	r3, r0
 8003262:	0f5b      	lsrs	r3, r3, #29
 8003264:	3301      	adds	r3, #1
 8003266:	fbb4 f3f3 	udiv	r3, r4, r3
 800326a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800326c:	68fb      	ldr	r3, [r7, #12]
}
 800326e:	4618      	mov	r0, r3
 8003270:	3714      	adds	r7, #20
 8003272:	46bd      	mov	sp, r7
 8003274:	bd90      	pop	{r4, r7, pc}
 8003276:	bf00      	nop
 8003278:	080077d0 	.word	0x080077d0
 800327c:	00f42400 	.word	0x00f42400
 8003280:	01e84800 	.word	0x01e84800

08003284 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003284:	b598      	push	{r3, r4, r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003288:	f7ff ff90 	bl	80031ac <HAL_RCC_GetSysClockFreq>
 800328c:	4604      	mov	r4, r0
 800328e:	f7ff fa01 	bl	8002694 <LL_RCC_GetAHBPrescaler>
 8003292:	4603      	mov	r3, r0
 8003294:	091b      	lsrs	r3, r3, #4
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	4a03      	ldr	r2, [pc, #12]	@ (80032a8 <HAL_RCC_GetHCLKFreq+0x24>)
 800329c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	bd98      	pop	{r3, r4, r7, pc}
 80032a8:	08007790 	.word	0x08007790

080032ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80032ac:	b590      	push	{r4, r7, lr}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2bb0      	cmp	r3, #176	@ 0xb0
 80032b8:	d903      	bls.n	80032c2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80032ba:	4b15      	ldr	r3, [pc, #84]	@ (8003310 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	60fb      	str	r3, [r7, #12]
 80032c0:	e007      	b.n	80032d2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	4a11      	ldr	r2, [pc, #68]	@ (8003310 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80032cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032d0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80032d2:	f7ff f9eb 	bl	80026ac <LL_RCC_GetAHB4Prescaler>
 80032d6:	4603      	mov	r3, r0
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	4a0d      	ldr	r2, [pc, #52]	@ (8003314 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80032e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ea:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003318 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80032f0:	fba2 2303 	umull	r2, r3, r2, r3
 80032f4:	0c9c      	lsrs	r4, r3, #18
 80032f6:	f7fe ff39 	bl	800216c <HAL_PWREx_GetVoltageRange>
 80032fa:	4603      	mov	r3, r0
 80032fc:	4619      	mov	r1, r3
 80032fe:	4620      	mov	r0, r4
 8003300:	f000 f80c 	bl	800331c <RCC_SetFlashLatency>
 8003304:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8003306:	4618      	mov	r0, r3
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	bd90      	pop	{r4, r7, pc}
 800330e:	bf00      	nop
 8003310:	080077d0 	.word	0x080077d0
 8003314:	08007790 	.word	0x08007790
 8003318:	431bde83 	.word	0x431bde83

0800331c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	b093      	sub	sp, #76	@ 0x4c
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8003326:	4b37      	ldr	r3, [pc, #220]	@ (8003404 <RCC_SetFlashLatency+0xe8>)
 8003328:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800332c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800332e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8003332:	4a35      	ldr	r2, [pc, #212]	@ (8003408 <RCC_SetFlashLatency+0xec>)
 8003334:	f107 031c 	add.w	r3, r7, #28
 8003338:	ca07      	ldmia	r2, {r0, r1, r2}
 800333a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800333e:	4b33      	ldr	r3, [pc, #204]	@ (800340c <RCC_SetFlashLatency+0xf0>)
 8003340:	f107 040c 	add.w	r4, r7, #12
 8003344:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003346:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800334a:	2300      	movs	r3, #0
 800334c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003354:	d11a      	bne.n	800338c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003356:	2300      	movs	r3, #0
 8003358:	643b      	str	r3, [r7, #64]	@ 0x40
 800335a:	e013      	b.n	8003384 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800335c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	3348      	adds	r3, #72	@ 0x48
 8003362:	443b      	add	r3, r7
 8003364:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	429a      	cmp	r2, r3
 800336c:	d807      	bhi.n	800337e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800336e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	3348      	adds	r3, #72	@ 0x48
 8003374:	443b      	add	r3, r7
 8003376:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800337a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800337c:	e020      	b.n	80033c0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800337e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003380:	3301      	adds	r3, #1
 8003382:	643b      	str	r3, [r7, #64]	@ 0x40
 8003384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003386:	2b03      	cmp	r3, #3
 8003388:	d9e8      	bls.n	800335c <RCC_SetFlashLatency+0x40>
 800338a:	e019      	b.n	80033c0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800338c:	2300      	movs	r3, #0
 800338e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003390:	e013      	b.n	80033ba <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003392:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	3348      	adds	r3, #72	@ 0x48
 8003398:	443b      	add	r3, r7
 800339a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d807      	bhi.n	80033b4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80033a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	3348      	adds	r3, #72	@ 0x48
 80033aa:	443b      	add	r3, r7
 80033ac:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80033b0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80033b2:	e005      	b.n	80033c0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80033b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b6:	3301      	adds	r3, #1
 80033b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d9e8      	bls.n	8003392 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80033c0:	4b13      	ldr	r3, [pc, #76]	@ (8003410 <RCC_SetFlashLatency+0xf4>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f023 0207 	bic.w	r2, r3, #7
 80033c8:	4911      	ldr	r1, [pc, #68]	@ (8003410 <RCC_SetFlashLatency+0xf4>)
 80033ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033cc:	4313      	orrs	r3, r2
 80033ce:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80033d0:	f7fe fad8 	bl	8001984 <HAL_GetTick>
 80033d4:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80033d6:	e008      	b.n	80033ea <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80033d8:	f7fe fad4 	bl	8001984 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e007      	b.n	80033fa <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80033ea:	4b09      	ldr	r3, [pc, #36]	@ (8003410 <RCC_SetFlashLatency+0xf4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d1ef      	bne.n	80033d8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	374c      	adds	r7, #76	@ 0x4c
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd90      	pop	{r4, r7, pc}
 8003402:	bf00      	nop
 8003404:	080075ec 	.word	0x080075ec
 8003408:	080075fc 	.word	0x080075fc
 800340c:	08007608 	.word	0x08007608
 8003410:	58004000 	.word	0x58004000

08003414 <LL_RCC_LSE_IsEnabled>:
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800341c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b01      	cmp	r3, #1
 8003426:	d101      	bne.n	800342c <LL_RCC_LSE_IsEnabled+0x18>
 8003428:	2301      	movs	r3, #1
 800342a:	e000      	b.n	800342e <LL_RCC_LSE_IsEnabled+0x1a>
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <LL_RCC_LSE_IsReady>:
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800343c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b02      	cmp	r3, #2
 800344a:	d101      	bne.n	8003450 <LL_RCC_LSE_IsReady+0x18>
 800344c:	2301      	movs	r3, #1
 800344e:	e000      	b.n	8003452 <LL_RCC_LSE_IsReady+0x1a>
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <LL_RCC_SetRFWKPClockSource>:
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8003464:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800346c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003470:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4313      	orrs	r3, r2
 8003478:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <LL_RCC_SetSMPSClockSource>:
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003496:	f023 0203 	bic.w	r2, r3, #3
 800349a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <LL_RCC_SetSMPSPrescaler>:
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80034b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034be:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <LL_RCC_SetUSARTClockSource>:
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80034e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e8:	f023 0203 	bic.w	r2, r3, #3
 80034ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <LL_RCC_SetLPUARTClockSource>:
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800350c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003514:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003518:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4313      	orrs	r3, r2
 8003520:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <LL_RCC_SetI2CClockSource>:
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800353c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	091b      	lsrs	r3, r3, #4
 8003544:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003548:	43db      	mvns	r3, r3
 800354a:	401a      	ands	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	011b      	lsls	r3, r3, #4
 8003550:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003554:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003558:	4313      	orrs	r3, r2
 800355a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <LL_RCC_SetLPTIMClockSource>:
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003572:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003576:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	0c1b      	lsrs	r3, r3, #16
 800357e:	041b      	lsls	r3, r3, #16
 8003580:	43db      	mvns	r3, r3
 8003582:	401a      	ands	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	041b      	lsls	r3, r3, #16
 8003588:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800358c:	4313      	orrs	r3, r2
 800358e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <LL_RCC_SetSAIClockSource>:
{
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80035a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035be:	bf00      	nop
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <LL_RCC_SetRNGClockSource>:
{
 80035ca:	b480      	push	{r7}
 80035cc:	b083      	sub	sp, #12
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80035d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035da:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80035de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <LL_RCC_SetCLK48ClockSource>:
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80035fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800360a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <LL_RCC_SetUSBClockSource>:
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff ffe3 	bl	80035f6 <LL_RCC_SetCLK48ClockSource>
}
 8003630:	bf00      	nop
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <LL_RCC_SetADCClockSource>:
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003640:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003648:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800364c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	4313      	orrs	r3, r2
 8003654:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <LL_RCC_SetRTCClockSource>:
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800366c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003674:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003678:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <LL_RCC_GetRTCClockSource>:
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr

080036aa <LL_RCC_ForceBackupDomainReset>:
{
 80036aa:	b480      	push	{r7}
 80036ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80036ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80036c2:	bf00      	nop
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <LL_RCC_ReleaseBackupDomainReset>:
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80036d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80036e4:	bf00      	nop
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <LL_RCC_PLLSAI1_Enable>:
{
 80036ee:	b480      	push	{r7}
 80036f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80036f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003700:	6013      	str	r3, [r2, #0]
}
 8003702:	bf00      	nop
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <LL_RCC_PLLSAI1_Disable>:
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800371a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800371e:	6013      	str	r3, [r2, #0]
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <LL_RCC_PLLSAI1_IsReady>:
{
 800372a:	b480      	push	{r7}
 800372c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800372e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003738:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800373c:	d101      	bne.n	8003742 <LL_RCC_PLLSAI1_IsReady+0x18>
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b088      	sub	sp, #32
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003756:	2300      	movs	r3, #0
 8003758:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800375a:	2300      	movs	r3, #0
 800375c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003766:	2b00      	cmp	r3, #0
 8003768:	d034      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800376e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003772:	d021      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003774:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003778:	d81b      	bhi.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800377a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800377e:	d01d      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003780:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003784:	d815      	bhi.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00b      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800378a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800378e:	d110      	bne.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003790:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800379a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800379e:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80037a0:	e00d      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	3304      	adds	r3, #4
 80037a6:	4618      	mov	r0, r3
 80037a8:	f000 f947 	bl	8003a3a <RCCEx_PLLSAI1_ConfigNP>
 80037ac:	4603      	mov	r3, r0
 80037ae:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80037b0:	e005      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	77fb      	strb	r3, [r7, #31]
        break;
 80037b6:	e002      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80037b8:	bf00      	nop
 80037ba:	e000      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80037bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037be:	7ffb      	ldrb	r3, [r7, #31]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d105      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff fee8 	bl	800359e <LL_RCC_SetSAIClockSource>
 80037ce:	e001      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d0:	7ffb      	ldrb	r3, [r7, #31]
 80037d2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d046      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80037e0:	f7ff ff56 	bl	8003690 <LL_RCC_GetRTCClockSource>
 80037e4:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d03c      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80037f0:	f7fe fcac 	bl	800214c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d105      	bne.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff ff30 	bl	8003664 <LL_RCC_SetRTCClockSource>
 8003804:	e02e      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8003806:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800380a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003810:	f7ff ff4b 	bl	80036aa <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003814:	f7ff ff5a 	bl	80036cc <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	4313      	orrs	r3, r2
 8003824:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003826:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003830:	f7ff fdf0 	bl	8003414 <LL_RCC_LSE_IsEnabled>
 8003834:	4603      	mov	r3, r0
 8003836:	2b01      	cmp	r3, #1
 8003838:	d114      	bne.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800383a:	f7fe f8a3 	bl	8001984 <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003840:	e00b      	b.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003842:	f7fe f89f 	bl	8001984 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003850:	4293      	cmp	r3, r2
 8003852:	d902      	bls.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	77fb      	strb	r3, [r7, #31]
              break;
 8003858:	e004      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800385a:	f7ff fded 	bl	8003438 <LL_RCC_LSE_IsReady>
 800385e:	4603      	mov	r3, r0
 8003860:	2b01      	cmp	r3, #1
 8003862:	d1ee      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8003864:	7ffb      	ldrb	r3, [r7, #31]
 8003866:	77bb      	strb	r3, [r7, #30]
 8003868:	e001      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800386a:	7ffb      	ldrb	r3, [r7, #31]
 800386c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d004      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff fe2a 	bl	80034d8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d004      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	69db      	ldr	r3, [r3, #28]
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff fe35 	bl	8003504 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0310 	and.w	r3, r3, #16
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d004      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff fe5d 	bl	800356a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0320 	and.w	r3, r3, #32
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d004      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff fe52 	bl	800356a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0304 	and.w	r3, r3, #4
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d004      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fe2a 	bl	8003530 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0308 	and.w	r3, r3, #8
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d004      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff fe1f 	bl	8003530 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d022      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff fe8d 	bl	8003622 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003910:	d107      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003912:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800391c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003920:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003926:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800392a:	d10b      	bne.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3304      	adds	r3, #4
 8003930:	4618      	mov	r0, r3
 8003932:	f000 f8dd 	bl	8003af0 <RCCEx_PLLSAI1_ConfigNQ>
 8003936:	4603      	mov	r3, r0
 8003938:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800393a:	7ffb      	ldrb	r3, [r7, #31]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d001      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003940:	7ffb      	ldrb	r3, [r7, #31]
 8003942:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800394c:	2b00      	cmp	r3, #0
 800394e:	d02b      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003958:	d008      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003962:	d003      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003968:	2b00      	cmp	r3, #0
 800396a:	d105      	bne.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fe2a 	bl	80035ca <LL_RCC_SetRNGClockSource>
 8003976:	e00a      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003980:	60fb      	str	r3, [r7, #12]
 8003982:	2000      	movs	r0, #0
 8003984:	f7ff fe21 	bl	80035ca <LL_RCC_SetRNGClockSource>
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f7ff fe34 	bl	80035f6 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003992:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003996:	d107      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d022      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7ff fe3d 	bl	8003638 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039c6:	d107      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80039c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039d6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039e0:	d10b      	bne.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3304      	adds	r3, #4
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 f8dd 	bl	8003ba6 <RCCEx_PLLSAI1_ConfigNR>
 80039ec:	4603      	mov	r3, r0
 80039ee:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80039f0:	7ffb      	ldrb	r3, [r7, #31]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80039f6:	7ffb      	ldrb	r3, [r7, #31]
 80039f8:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d004      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff fd26 	bl	800345c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d009      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff fd45 	bl	80034b0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff fd2c 	bl	8003488 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003a30:	7fbb      	ldrb	r3, [r7, #30]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3720      	adds	r7, #32
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b084      	sub	sp, #16
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a42:	2300      	movs	r3, #0
 8003a44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003a46:	f7ff fe61 	bl	800370c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003a4a:	f7fd ff9b 	bl	8001984 <HAL_GetTick>
 8003a4e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003a50:	e009      	b.n	8003a66 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a52:	f7fd ff97 	bl	8001984 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d902      	bls.n	8003a66 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	73fb      	strb	r3, [r7, #15]
      break;
 8003a64:	e004      	b.n	8003a70 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003a66:	f7ff fe60 	bl	800372a <LL_RCC_PLLSAI1_IsReady>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1f0      	bne.n	8003a52 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003a70:	7bfb      	ldrb	r3, [r7, #15]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d137      	bne.n	8003ae6 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003a76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	021b      	lsls	r3, r3, #8
 8003a86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003a8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003aa4:	f7ff fe23 	bl	80036ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aa8:	f7fd ff6c 	bl	8001984 <HAL_GetTick>
 8003aac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003aae:	e009      	b.n	8003ac4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ab0:	f7fd ff68 	bl	8001984 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d902      	bls.n	8003ac4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	73fb      	strb	r3, [r7, #15]
        break;
 8003ac2:	e004      	b.n	8003ace <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003ac4:	f7ff fe31 	bl	800372a <LL_RCC_PLLSAI1_IsReady>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d1f0      	bne.n	8003ab0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003ace:	7bfb      	ldrb	r3, [r7, #15]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d108      	bne.n	8003ae6 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003ad4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ad8:	691a      	ldr	r2, [r3, #16]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003af8:	2300      	movs	r3, #0
 8003afa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003afc:	f7ff fe06 	bl	800370c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003b00:	f7fd ff40 	bl	8001984 <HAL_GetTick>
 8003b04:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003b06:	e009      	b.n	8003b1c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b08:	f7fd ff3c 	bl	8001984 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d902      	bls.n	8003b1c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	73fb      	strb	r3, [r7, #15]
      break;
 8003b1a:	e004      	b.n	8003b26 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003b1c:	f7ff fe05 	bl	800372a <LL_RCC_PLLSAI1_IsReady>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d137      	bne.n	8003b9c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003b2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	021b      	lsls	r3, r3, #8
 8003b3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b40:	4313      	orrs	r3, r2
 8003b42:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b56:	4313      	orrs	r3, r2
 8003b58:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003b5a:	f7ff fdc8 	bl	80036ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b5e:	f7fd ff11 	bl	8001984 <HAL_GetTick>
 8003b62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003b64:	e009      	b.n	8003b7a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b66:	f7fd ff0d 	bl	8001984 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d902      	bls.n	8003b7a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	73fb      	strb	r3, [r7, #15]
        break;
 8003b78:	e004      	b.n	8003b84 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003b7a:	f7ff fdd6 	bl	800372a <LL_RCC_PLLSAI1_IsReady>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d1f0      	bne.n	8003b66 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003b84:	7bfb      	ldrb	r3, [r7, #15]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d108      	bne.n	8003b9c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003b8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b084      	sub	sp, #16
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003bb2:	f7ff fdab 	bl	800370c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003bb6:	f7fd fee5 	bl	8001984 <HAL_GetTick>
 8003bba:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003bbc:	e009      	b.n	8003bd2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bbe:	f7fd fee1 	bl	8001984 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d902      	bls.n	8003bd2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	73fb      	strb	r3, [r7, #15]
      break;
 8003bd0:	e004      	b.n	8003bdc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003bd2:	f7ff fdaa 	bl	800372a <LL_RCC_PLLSAI1_IsReady>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1f0      	bne.n	8003bbe <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d137      	bne.n	8003c52 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003be2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003be6:	691b      	ldr	r3, [r3, #16]
 8003be8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	021b      	lsls	r3, r3, #8
 8003bf2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003bfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003c10:	f7ff fd6d 	bl	80036ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c14:	f7fd feb6 	bl	8001984 <HAL_GetTick>
 8003c18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003c1a:	e009      	b.n	8003c30 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c1c:	f7fd feb2 	bl	8001984 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d902      	bls.n	8003c30 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c2e:	e004      	b.n	8003c3a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003c30:	f7ff fd7b 	bl	800372a <LL_RCC_PLLSAI1_IsReady>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d1f0      	bne.n	8003c1c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003c3a:	7bfb      	ldrb	r3, [r7, #15]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d108      	bne.n	8003c52 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003c40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c44:	691a      	ldr	r2, [r3, #16]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e07a      	b.n	8003d68 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d106      	bne.n	8003c8c <HAL_RTC_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7fd fd06 	bl	8001698 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2202      	movs	r2, #2
 8003c90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f003 0310 	and.w	r3, r3, #16
 8003c9e:	2b10      	cmp	r3, #16
 8003ca0:	d058      	beq.n	8003d54 <HAL_RTC_Init+0xf8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	22ca      	movs	r2, #202	@ 0xca
 8003ca8:	625a      	str	r2, [r3, #36]	@ 0x24
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2253      	movs	r2, #83	@ 0x53
 8003cb0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f882 	bl	8003dbc <RTC_EnterInitMode>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d12c      	bne.n	8003d1c <HAL_RTC_Init+0xc0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6812      	ldr	r2, [r2, #0]
 8003ccc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003cd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cd4:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6899      	ldr	r1, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	68d2      	ldr	r2, [r2, #12]
 8003cfc:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6919      	ldr	r1, [r3, #16]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	041a      	lsls	r2, r3, #16
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f88a 	bl	8003e2c <RTC_ExitInitMode>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d113      	bne.n	8003d4a <HAL_RTC_Init+0xee>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 0203 	bic.w	r2, r2, #3
 8003d30:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	69da      	ldr	r2, [r3, #28]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	695b      	ldr	r3, [r3, #20]
 8003d40:	431a      	orrs	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	22ff      	movs	r2, #255	@ 0xff
 8003d50:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d52:	e001      	b.n	8003d58 <HAL_RTC_Init+0xfc>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003d54:	2300      	movs	r3, #0
 8003d56:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d103      	bne.n	8003d66 <HAL_RTC_Init+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8003d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a0d      	ldr	r2, [pc, #52]	@ (8003db8 <HAL_RTC_WaitForSynchro+0x48>)
 8003d82:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d84:	f7fd fdfe 	bl	8001984 <HAL_GetTick>
 8003d88:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003d8a:	e009      	b.n	8003da0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003d8c:	f7fd fdfa 	bl	8001984 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d9a:	d901      	bls.n	8003da0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e007      	b.n	8003db0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f003 0320 	and.w	r3, r3, #32
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d0ee      	beq.n	8003d8c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	0001ff5f 	.word	0x0001ff5f

08003dbc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d123      	bne.n	8003e22 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003de8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003dea:	f7fd fdcb 	bl	8001984 <HAL_GetTick>
 8003dee:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003df0:	e00d      	b.n	8003e0e <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003df2:	f7fd fdc7 	bl	8001984 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e00:	d905      	bls.n	8003e0e <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2204      	movs	r2, #4
 8003e06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d102      	bne.n	8003e22 <RTC_EnterInitMode+0x66>
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d1e7      	bne.n	8003df2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e34:	2300      	movs	r3, #0
 8003e36:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68da      	ldr	r2, [r3, #12]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e46:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10b      	bne.n	8003e6e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7ff ff8a 	bl	8003d70 <HAL_RTC_WaitForSynchro>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d005      	beq.n	8003e6e <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2204      	movs	r2, #4
 8003e66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b087      	sub	sp, #28
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003e84:	4b5f      	ldr	r3, [pc, #380]	@ (8004004 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a5f      	ldr	r2, [pc, #380]	@ (8004008 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	0adb      	lsrs	r3, r3, #11
 8003e90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e94:	fb02 f303 	mul.w	r3, r2, r3
 8003e98:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d101      	bne.n	8003ea8 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	e0a7      	b.n	8003ff8 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	22ca      	movs	r2, #202	@ 0xca
 8003ebe:	625a      	str	r2, [r3, #36]	@ 0x24
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2253      	movs	r2, #83	@ 0x53
 8003ec6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d01a      	beq.n	8003f0c <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10d      	bne.n	8003efe <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	22ff      	movs	r2, #255	@ 0xff
 8003ee8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2203      	movs	r2, #3
 8003eee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e07c      	b.n	8003ff8 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	f003 0304 	and.w	r3, r3, #4
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1e4      	bne.n	8003ed6 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689a      	ldr	r2, [r3, #8]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f1a:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8003f2c:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003f2e:	4b35      	ldr	r3, [pc, #212]	@ (8004004 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a35      	ldr	r2, [pc, #212]	@ (8004008 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8003f34:	fba2 2303 	umull	r2, r3, r2, r3
 8003f38:	0adb      	lsrs	r3, r3, #11
 8003f3a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003f3e:	fb02 f303 	mul.w	r3, r2, r3
 8003f42:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10d      	bne.n	8003f6c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	22ff      	movs	r2, #255	@ 0xff
 8003f56:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2203      	movs	r2, #3
 8003f5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e045      	b.n	8003ff8 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f003 0304 	and.w	r3, r3, #4
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d0e4      	beq.n	8003f44 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689a      	ldr	r2, [r3, #8]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0207 	bic.w	r2, r2, #7
 8003f88:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	6899      	ldr	r1, [r3, #8]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	430a      	orrs	r2, r1
 8003f98:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800400c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8003fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fa8:	4a18      	ldr	r2, [pc, #96]	@ (800400c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8003faa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003fae:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003fb2:	4b16      	ldr	r3, [pc, #88]	@ (800400c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a15      	ldr	r2, [pc, #84]	@ (800400c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8003fb8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003fbc:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fcc:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fdc:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	22ff      	movs	r2, #255	@ 0xff
 8003fe4:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	371c      	adds	r7, #28
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	20000008 	.word	0x20000008
 8004008:	10624dd3 	.word	0x10624dd3
 800400c:	58000800 	.word	0x58000800

08004010 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b088      	sub	sp, #32
 8004014:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8004016:	2300      	movs	r3, #0
 8004018:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800401a:	f107 0308 	add.w	r3, r7, #8
 800401e:	2218      	movs	r2, #24
 8004020:	2100      	movs	r1, #0
 8004022:	4618      	mov	r0, r3
 8004024:	f001 f92d 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004028:	233f      	movs	r3, #63	@ 0x3f
 800402a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800402c:	2381      	movs	r3, #129	@ 0x81
 800402e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8004030:	1dfb      	adds	r3, r7, #7
 8004032:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004034:	2301      	movs	r3, #1
 8004036:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004038:	f107 0308 	add.w	r3, r7, #8
 800403c:	2100      	movs	r1, #0
 800403e:	4618      	mov	r0, r3
 8004040:	f001 fba8 	bl	8005794 <hci_send_req>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	da01      	bge.n	800404e <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800404a:	23ff      	movs	r3, #255	@ 0xff
 800404c:	e000      	b.n	8004050 <aci_gap_set_non_discoverable+0x40>
  return status;
 800404e:	79fb      	ldrb	r3, [r7, #7]
}
 8004050:	4618      	mov	r0, r3
 8004052:	3720      	adds	r7, #32
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8004058:	b5b0      	push	{r4, r5, r7, lr}
 800405a:	b0ce      	sub	sp, #312	@ 0x138
 800405c:	af00      	add	r7, sp, #0
 800405e:	4605      	mov	r5, r0
 8004060:	460c      	mov	r4, r1
 8004062:	4610      	mov	r0, r2
 8004064:	4619      	mov	r1, r3
 8004066:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800406a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800406e:	462a      	mov	r2, r5
 8004070:	701a      	strb	r2, [r3, #0]
 8004072:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004076:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800407a:	4622      	mov	r2, r4
 800407c:	801a      	strh	r2, [r3, #0]
 800407e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004082:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8004086:	4602      	mov	r2, r0
 8004088:	801a      	strh	r2, [r3, #0]
 800408a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800408e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8004092:	460a      	mov	r2, r1
 8004094:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8004096:	f107 0310 	add.w	r3, r7, #16
 800409a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800409e:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80040a2:	3308      	adds	r3, #8
 80040a4:	f107 0210 	add.w	r2, r7, #16
 80040a8:	4413      	add	r3, r2
 80040aa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80040ae:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80040b2:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80040b6:	4413      	add	r3, r2
 80040b8:	3309      	adds	r3, #9
 80040ba:	f107 0210 	add.w	r2, r7, #16
 80040be:	4413      	add	r3, r2
 80040c0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80040c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80040c8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80040cc:	2200      	movs	r2, #0
 80040ce:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80040d0:	2300      	movs	r3, #0
 80040d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 80040d6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040da:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80040de:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80040e2:	7812      	ldrb	r2, [r2, #0]
 80040e4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80040e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80040ea:	3301      	adds	r3, #1
 80040ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 80040f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040f4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80040f8:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 80040fc:	8812      	ldrh	r2, [r2, #0]
 80040fe:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8004102:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004106:	3302      	adds	r3, #2
 8004108:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800410c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004110:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004114:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8004118:	8812      	ldrh	r2, [r2, #0]
 800411a:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800411e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004122:	3302      	adds	r3, #2
 8004124:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8004128:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800412c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004130:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8004134:	7812      	ldrb	r2, [r2, #0]
 8004136:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8004138:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800413c:	3301      	adds	r3, #1
 800413e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8004142:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004146:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800414a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800414c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004150:	3301      	adds	r3, #1
 8004152:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8004156:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800415a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800415e:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8004160:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004164:	3301      	adds	r3, #1
 8004166:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800416a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800416e:	3308      	adds	r3, #8
 8004170:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8004174:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8004178:	4618      	mov	r0, r3
 800417a:	f001 f872 	bl	8005262 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800417e:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8004182:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004186:	4413      	add	r3, r2
 8004188:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800418c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004190:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004194:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8004196:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800419a:	3301      	adds	r3, #1
 800419c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 80041a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80041a4:	3301      	adds	r3, #1
 80041a6:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80041aa:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 80041ae:	4618      	mov	r0, r3
 80041b0:	f001 f857 	bl	8005262 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 80041b4:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80041b8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80041bc:	4413      	add	r3, r2
 80041be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 80041c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80041c6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80041ca:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80041cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80041d0:	3302      	adds	r3, #2
 80041d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 80041d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80041da:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 80041de:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80041e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80041e4:	3302      	adds	r3, #2
 80041e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80041ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80041ee:	2218      	movs	r2, #24
 80041f0:	2100      	movs	r1, #0
 80041f2:	4618      	mov	r0, r3
 80041f4:	f001 f845 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 80041f8:	233f      	movs	r3, #63	@ 0x3f
 80041fa:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 80041fe:	2383      	movs	r3, #131	@ 0x83
 8004200:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004204:	f107 0310 	add.w	r3, r7, #16
 8004208:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800420c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004210:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004214:	f107 030f 	add.w	r3, r7, #15
 8004218:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800421c:	2301      	movs	r3, #1
 800421e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004222:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004226:	2100      	movs	r1, #0
 8004228:	4618      	mov	r0, r3
 800422a:	f001 fab3 	bl	8005794 <hci_send_req>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	da01      	bge.n	8004238 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8004234:	23ff      	movs	r3, #255	@ 0xff
 8004236:	e004      	b.n	8004242 <aci_gap_set_discoverable+0x1ea>
  return status;
 8004238:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800423c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004240:	781b      	ldrb	r3, [r3, #0]
}
 8004242:	4618      	mov	r0, r3
 8004244:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8004248:	46bd      	mov	sp, r7
 800424a:	bdb0      	pop	{r4, r5, r7, pc}

0800424c <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b0cc      	sub	sp, #304	@ 0x130
 8004250:	af00      	add	r7, sp, #0
 8004252:	4602      	mov	r2, r0
 8004254:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004258:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800425c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800425e:	f107 0310 	add.w	r3, r7, #16
 8004262:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004266:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800426a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800426e:	2200      	movs	r2, #0
 8004270:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004272:	2300      	movs	r3, #0
 8004274:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8004278:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800427c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004280:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004284:	7812      	ldrb	r2, [r2, #0]
 8004286:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004288:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800428c:	3301      	adds	r3, #1
 800428e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004292:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004296:	2218      	movs	r2, #24
 8004298:	2100      	movs	r1, #0
 800429a:	4618      	mov	r0, r3
 800429c:	f000 fff1 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 80042a0:	233f      	movs	r3, #63	@ 0x3f
 80042a2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 80042a6:	2385      	movs	r3, #133	@ 0x85
 80042a8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80042ac:	f107 0310 	add.w	r3, r7, #16
 80042b0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80042b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80042b8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80042bc:	f107 030f 	add.w	r3, r7, #15
 80042c0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80042c4:	2301      	movs	r3, #1
 80042c6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80042ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80042ce:	2100      	movs	r1, #0
 80042d0:	4618      	mov	r0, r3
 80042d2:	f001 fa5f 	bl	8005794 <hci_send_req>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	da01      	bge.n	80042e0 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 80042dc:	23ff      	movs	r3, #255	@ 0xff
 80042de:	e004      	b.n	80042ea <aci_gap_set_io_capability+0x9e>
  return status;
 80042e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80042e4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80042e8:	781b      	ldrb	r3, [r3, #0]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 80042f4:	b5b0      	push	{r4, r5, r7, lr}
 80042f6:	b0cc      	sub	sp, #304	@ 0x130
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	4605      	mov	r5, r0
 80042fc:	460c      	mov	r4, r1
 80042fe:	4610      	mov	r0, r2
 8004300:	4619      	mov	r1, r3
 8004302:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004306:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800430a:	462a      	mov	r2, r5
 800430c:	701a      	strb	r2, [r3, #0]
 800430e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004312:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004316:	4622      	mov	r2, r4
 8004318:	701a      	strb	r2, [r3, #0]
 800431a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800431e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8004322:	4602      	mov	r2, r0
 8004324:	701a      	strb	r2, [r3, #0]
 8004326:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800432a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800432e:	460a      	mov	r2, r1
 8004330:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8004332:	f107 0310 	add.w	r3, r7, #16
 8004336:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800433a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800433e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004342:	2200      	movs	r2, #0
 8004344:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004346:	2300      	movs	r3, #0
 8004348:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800434c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004350:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004354:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004358:	7812      	ldrb	r2, [r2, #0]
 800435a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800435c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004360:	3301      	adds	r3, #1
 8004362:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8004366:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800436a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800436e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004372:	7812      	ldrb	r2, [r2, #0]
 8004374:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004376:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800437a:	3301      	adds	r3, #1
 800437c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8004380:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004384:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004388:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800438c:	7812      	ldrb	r2, [r2, #0]
 800438e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004390:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004394:	3301      	adds	r3, #1
 8004396:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800439a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800439e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80043a2:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80043a6:	7812      	ldrb	r2, [r2, #0]
 80043a8:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 80043aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80043ae:	3301      	adds	r3, #1
 80043b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 80043b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80043b8:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 80043bc:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80043be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80043c2:	3301      	adds	r3, #1
 80043c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 80043c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80043cc:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 80043d0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80043d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80043d6:	3301      	adds	r3, #1
 80043d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 80043dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80043e0:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80043e4:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80043e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80043ea:	3301      	adds	r3, #1
 80043ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 80043f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80043f4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80043f8:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 80043fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004400:	3304      	adds	r3, #4
 8004402:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8004406:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800440a:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800440e:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8004410:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004414:	3301      	adds	r3, #1
 8004416:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800441a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800441e:	2218      	movs	r2, #24
 8004420:	2100      	movs	r1, #0
 8004422:	4618      	mov	r0, r3
 8004424:	f000 ff2d 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004428:	233f      	movs	r3, #63	@ 0x3f
 800442a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800442e:	2386      	movs	r3, #134	@ 0x86
 8004430:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004434:	f107 0310 	add.w	r3, r7, #16
 8004438:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800443c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004440:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004444:	f107 030f 	add.w	r3, r7, #15
 8004448:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800444c:	2301      	movs	r3, #1
 800444e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004452:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004456:	2100      	movs	r1, #0
 8004458:	4618      	mov	r0, r3
 800445a:	f001 f99b 	bl	8005794 <hci_send_req>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	da01      	bge.n	8004468 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8004464:	23ff      	movs	r3, #255	@ 0xff
 8004466:	e004      	b.n	8004472 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8004468:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800446c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004470:	781b      	ldrb	r3, [r3, #0]
}
 8004472:	4618      	mov	r0, r3
 8004474:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004478:	46bd      	mov	sp, r7
 800447a:	bdb0      	pop	{r4, r5, r7, pc}

0800447c <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b0cc      	sub	sp, #304	@ 0x130
 8004480:	af00      	add	r7, sp, #0
 8004482:	4602      	mov	r2, r0
 8004484:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004488:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800448c:	6019      	str	r1, [r3, #0]
 800448e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004492:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004496:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8004498:	f107 0310 	add.w	r3, r7, #16
 800449c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80044a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044a4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80044a8:	2200      	movs	r2, #0
 80044aa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80044ac:	2300      	movs	r3, #0
 80044ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80044b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80044b6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80044ba:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80044be:	8812      	ldrh	r2, [r2, #0]
 80044c0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80044c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80044c6:	3302      	adds	r3, #2
 80044c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 80044cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80044d0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80044d4:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80044d8:	6812      	ldr	r2, [r2, #0]
 80044da:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 80044de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80044e2:	3304      	adds	r3, #4
 80044e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80044e8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80044ec:	2218      	movs	r2, #24
 80044ee:	2100      	movs	r1, #0
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 fec6 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 80044f6:	233f      	movs	r3, #63	@ 0x3f
 80044f8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 80044fc:	2388      	movs	r3, #136	@ 0x88
 80044fe:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004502:	f107 0310 	add.w	r3, r7, #16
 8004506:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800450a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800450e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004512:	f107 030f 	add.w	r3, r7, #15
 8004516:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800451a:	2301      	movs	r3, #1
 800451c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004520:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004524:	2100      	movs	r1, #0
 8004526:	4618      	mov	r0, r3
 8004528:	f001 f934 	bl	8005794 <hci_send_req>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	da01      	bge.n	8004536 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8004532:	23ff      	movs	r3, #255	@ 0xff
 8004534:	e004      	b.n	8004540 <aci_gap_pass_key_resp+0xc4>
  return status;
 8004536:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800453a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800453e:	781b      	ldrb	r3, [r3, #0]
}
 8004540:	4618      	mov	r0, r3
 8004542:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800454a:	b590      	push	{r4, r7, lr}
 800454c:	b0cd      	sub	sp, #308	@ 0x134
 800454e:	af00      	add	r7, sp, #0
 8004550:	4604      	mov	r4, r0
 8004552:	4608      	mov	r0, r1
 8004554:	4611      	mov	r1, r2
 8004556:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800455a:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800455e:	6013      	str	r3, [r2, #0]
 8004560:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004564:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004568:	4622      	mov	r2, r4
 800456a:	701a      	strb	r2, [r3, #0]
 800456c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004570:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004574:	4602      	mov	r2, r0
 8004576:	701a      	strb	r2, [r3, #0]
 8004578:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800457c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8004580:	460a      	mov	r2, r1
 8004582:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8004584:	f107 0310 	add.w	r3, r7, #16
 8004588:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800458c:	f107 0308 	add.w	r3, r7, #8
 8004590:	2207      	movs	r2, #7
 8004592:	2100      	movs	r1, #0
 8004594:	4618      	mov	r0, r3
 8004596:	f000 fe74 	bl	8005282 <Osal_MemSet>
  int index_input = 0;
 800459a:	2300      	movs	r3, #0
 800459c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 80045a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045a4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80045a8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80045ac:	7812      	ldrb	r2, [r2, #0]
 80045ae:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80045b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80045b4:	3301      	adds	r3, #1
 80045b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 80045ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045be:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80045c2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80045c6:	7812      	ldrb	r2, [r2, #0]
 80045c8:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80045ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80045ce:	3301      	adds	r3, #1
 80045d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 80045d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045d8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80045dc:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80045e0:	7812      	ldrb	r2, [r2, #0]
 80045e2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80045e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80045e8:	3301      	adds	r3, #1
 80045ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80045ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80045f2:	2218      	movs	r2, #24
 80045f4:	2100      	movs	r1, #0
 80045f6:	4618      	mov	r0, r3
 80045f8:	f000 fe43 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 80045fc:	233f      	movs	r3, #63	@ 0x3f
 80045fe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8004602:	238a      	movs	r3, #138	@ 0x8a
 8004604:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004608:	f107 0310 	add.w	r3, r7, #16
 800460c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004610:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004614:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8004618:	f107 0308 	add.w	r3, r7, #8
 800461c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8004620:	2307      	movs	r3, #7
 8004622:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004626:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800462a:	2100      	movs	r1, #0
 800462c:	4618      	mov	r0, r3
 800462e:	f001 f8b1 	bl	8005794 <hci_send_req>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	da01      	bge.n	800463c <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8004638:	23ff      	movs	r3, #255	@ 0xff
 800463a:	e02e      	b.n	800469a <aci_gap_init+0x150>
  if ( resp.Status )
 800463c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004640:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d005      	beq.n	8004656 <aci_gap_init+0x10c>
    return resp.Status;
 800464a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800464e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	e021      	b.n	800469a <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8004656:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800465a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800465e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004662:	b29a      	uxth	r2, r3
 8004664:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004668:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8004670:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004674:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004678:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800467c:	b29a      	uxth	r2, r3
 800467e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004682:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8004684:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004688:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800468c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8004690:	b29a      	uxth	r2, r3
 8004692:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004696:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd90      	pop	{r4, r7, pc}

080046a4 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b0cc      	sub	sp, #304	@ 0x130
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4602      	mov	r2, r0
 80046ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80046b0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80046b4:	6019      	str	r1, [r3, #0]
 80046b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80046ba:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80046be:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 80046c0:	f107 0310 	add.w	r3, r7, #16
 80046c4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80046c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80046cc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80046d0:	2200      	movs	r2, #0
 80046d2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80046d4:	2300      	movs	r3, #0
 80046d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 80046da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80046de:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80046e2:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80046e6:	7812      	ldrb	r2, [r2, #0]
 80046e8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80046ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80046ee:	3301      	adds	r3, #1
 80046f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 80046f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80046f8:	1c58      	adds	r0, r3, #1
 80046fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80046fe:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004702:	781a      	ldrb	r2, [r3, #0]
 8004704:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004708:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800470c:	6819      	ldr	r1, [r3, #0]
 800470e:	f000 fda8 	bl	8005262 <Osal_MemCpy>
  index_input += AdvDataLen;
 8004712:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004716:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004720:	4413      	add	r3, r2
 8004722:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004726:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800472a:	2218      	movs	r2, #24
 800472c:	2100      	movs	r1, #0
 800472e:	4618      	mov	r0, r3
 8004730:	f000 fda7 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004734:	233f      	movs	r3, #63	@ 0x3f
 8004736:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800473a:	238e      	movs	r3, #142	@ 0x8e
 800473c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004740:	f107 0310 	add.w	r3, r7, #16
 8004744:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004748:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800474c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004750:	f107 030f 	add.w	r3, r7, #15
 8004754:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004758:	2301      	movs	r3, #1
 800475a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800475e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004762:	2100      	movs	r1, #0
 8004764:	4618      	mov	r0, r3
 8004766:	f001 f815 	bl	8005794 <hci_send_req>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	da01      	bge.n	8004774 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8004770:	23ff      	movs	r3, #255	@ 0xff
 8004772:	e004      	b.n	800477e <aci_gap_update_adv_data+0xda>
  return status;
 8004774:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004778:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800477c:	781b      	ldrb	r3, [r3, #0]
}
 800477e:	4618      	mov	r0, r3
 8004780:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b088      	sub	sp, #32
 800478c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800478e:	2300      	movs	r3, #0
 8004790:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004792:	f107 0308 	add.w	r3, r7, #8
 8004796:	2218      	movs	r2, #24
 8004798:	2100      	movs	r1, #0
 800479a:	4618      	mov	r0, r3
 800479c:	f000 fd71 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 80047a0:	233f      	movs	r3, #63	@ 0x3f
 80047a2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 80047a4:	2392      	movs	r3, #146	@ 0x92
 80047a6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80047a8:	1dfb      	adds	r3, r7, #7
 80047aa:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80047ac:	2301      	movs	r3, #1
 80047ae:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80047b0:	f107 0308 	add.w	r3, r7, #8
 80047b4:	2100      	movs	r1, #0
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 ffec 	bl	8005794 <hci_send_req>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	da01      	bge.n	80047c6 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 80047c2:	23ff      	movs	r3, #255	@ 0xff
 80047c4:	e000      	b.n	80047c8 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 80047c6:	79fb      	ldrb	r3, [r7, #7]
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3720      	adds	r7, #32
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b0cc      	sub	sp, #304	@ 0x130
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	4602      	mov	r2, r0
 80047d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80047dc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80047e0:	801a      	strh	r2, [r3, #0]
 80047e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80047e6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80047ea:	460a      	mov	r2, r1
 80047ec:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 80047ee:	f107 0310 	add.w	r3, r7, #16
 80047f2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80047f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80047fa:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80047fe:	2200      	movs	r2, #0
 8004800:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004802:	2300      	movs	r3, #0
 8004804:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8004808:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800480c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004810:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004814:	8812      	ldrh	r2, [r2, #0]
 8004816:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004818:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800481c:	3302      	adds	r3, #2
 800481e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8004822:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004826:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800482a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800482e:	7812      	ldrb	r2, [r2, #0]
 8004830:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004832:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004836:	3301      	adds	r3, #1
 8004838:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800483c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004840:	2218      	movs	r2, #24
 8004842:	2100      	movs	r1, #0
 8004844:	4618      	mov	r0, r3
 8004846:	f000 fd1c 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 800484a:	233f      	movs	r3, #63	@ 0x3f
 800484c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8004850:	23a5      	movs	r3, #165	@ 0xa5
 8004852:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004856:	f107 0310 	add.w	r3, r7, #16
 800485a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800485e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004862:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004866:	f107 030f 	add.w	r3, r7, #15
 800486a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800486e:	2301      	movs	r3, #1
 8004870:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004874:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004878:	2100      	movs	r1, #0
 800487a:	4618      	mov	r0, r3
 800487c:	f000 ff8a 	bl	8005794 <hci_send_req>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	da01      	bge.n	800488a <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8004886:	23ff      	movs	r3, #255	@ 0xff
 8004888:	e004      	b.n	8004894 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800488a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800488e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004892:	781b      	ldrb	r3, [r3, #0]
}
 8004894:	4618      	mov	r0, r3
 8004896:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b088      	sub	sp, #32
 80048a2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80048a4:	2300      	movs	r3, #0
 80048a6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80048a8:	f107 0308 	add.w	r3, r7, #8
 80048ac:	2218      	movs	r2, #24
 80048ae:	2100      	movs	r1, #0
 80048b0:	4618      	mov	r0, r3
 80048b2:	f000 fce6 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 80048b6:	233f      	movs	r3, #63	@ 0x3f
 80048b8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 80048ba:	f240 1301 	movw	r3, #257	@ 0x101
 80048be:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80048c0:	1dfb      	adds	r3, r7, #7
 80048c2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80048c4:	2301      	movs	r3, #1
 80048c6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80048c8:	f107 0308 	add.w	r3, r7, #8
 80048cc:	2100      	movs	r1, #0
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 ff60 	bl	8005794 <hci_send_req>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	da01      	bge.n	80048de <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 80048da:	23ff      	movs	r3, #255	@ 0xff
 80048dc:	e000      	b.n	80048e0 <aci_gatt_init+0x42>
  return status;
 80048de:	79fb      	ldrb	r3, [r7, #7]
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3720      	adds	r7, #32
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 80048e8:	b590      	push	{r4, r7, lr}
 80048ea:	b0cf      	sub	sp, #316	@ 0x13c
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	4604      	mov	r4, r0
 80048f0:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 80048f4:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80048f8:	6001      	str	r1, [r0, #0]
 80048fa:	4610      	mov	r0, r2
 80048fc:	4619      	mov	r1, r3
 80048fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004902:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004906:	4622      	mov	r2, r4
 8004908:	701a      	strb	r2, [r3, #0]
 800490a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800490e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8004912:	4602      	mov	r2, r0
 8004914:	701a      	strb	r2, [r3, #0]
 8004916:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800491a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800491e:	460a      	mov	r2, r1
 8004920:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8004922:	f107 0310 	add.w	r3, r7, #16
 8004926:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800492a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800492e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d00a      	beq.n	800494e <aci_gatt_add_service+0x66>
 8004938:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800493c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	2b02      	cmp	r3, #2
 8004944:	d101      	bne.n	800494a <aci_gatt_add_service+0x62>
 8004946:	2311      	movs	r3, #17
 8004948:	e002      	b.n	8004950 <aci_gatt_add_service+0x68>
 800494a:	2301      	movs	r3, #1
 800494c:	e000      	b.n	8004950 <aci_gatt_add_service+0x68>
 800494e:	2303      	movs	r3, #3
 8004950:	f107 0210 	add.w	r2, r7, #16
 8004954:	4413      	add	r3, r2
 8004956:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800495a:	f107 030c 	add.w	r3, r7, #12
 800495e:	2203      	movs	r2, #3
 8004960:	2100      	movs	r1, #0
 8004962:	4618      	mov	r0, r3
 8004964:	f000 fc8d 	bl	8005282 <Osal_MemSet>
  int index_input = 0;
 8004968:	2300      	movs	r3, #0
 800496a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800496e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004972:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004976:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800497a:	7812      	ldrb	r2, [r2, #0]
 800497c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800497e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004982:	3301      	adds	r3, #1
 8004984:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8004988:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800498c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d002      	beq.n	800499c <aci_gatt_add_service+0xb4>
 8004996:	2b02      	cmp	r3, #2
 8004998:	d004      	beq.n	80049a4 <aci_gatt_add_service+0xbc>
 800499a:	e007      	b.n	80049ac <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800499c:	2302      	movs	r3, #2
 800499e:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80049a2:	e005      	b.n	80049b0 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 80049a4:	2310      	movs	r3, #16
 80049a6:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80049aa:	e001      	b.n	80049b0 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 80049ac:	2397      	movs	r3, #151	@ 0x97
 80049ae:	e06c      	b.n	8004a8a <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80049b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80049b4:	1c58      	adds	r0, r3, #1
 80049b6:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 80049ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80049be:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80049c2:	6819      	ldr	r1, [r3, #0]
 80049c4:	f000 fc4d 	bl	8005262 <Osal_MemCpy>
    index_input += size;
 80049c8:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 80049cc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80049d0:	4413      	add	r3, r2
 80049d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 80049d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80049da:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80049de:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80049e2:	7812      	ldrb	r2, [r2, #0]
 80049e4:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80049e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80049ea:	3301      	adds	r3, #1
 80049ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 80049f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80049f4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80049f8:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 80049fc:	7812      	ldrb	r2, [r2, #0]
 80049fe:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8004a00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004a04:	3301      	adds	r3, #1
 8004a06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004a0a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004a0e:	2218      	movs	r2, #24
 8004a10:	2100      	movs	r1, #0
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 fc35 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004a18:	233f      	movs	r3, #63	@ 0x3f
 8004a1a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8004a1e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8004a22:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004a26:	f107 0310 	add.w	r3, r7, #16
 8004a2a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004a2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004a32:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8004a36:	f107 030c 	add.w	r3, r7, #12
 8004a3a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8004a3e:	2303      	movs	r3, #3
 8004a40:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004a44:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004a48:	2100      	movs	r1, #0
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 fea2 	bl	8005794 <hci_send_req>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	da01      	bge.n	8004a5a <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8004a56:	23ff      	movs	r3, #255	@ 0xff
 8004a58:	e017      	b.n	8004a8a <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8004a5a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004a5e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004a62:	781b      	ldrb	r3, [r3, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d005      	beq.n	8004a74 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8004a68:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004a6c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	e00a      	b.n	8004a8a <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8004a74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004a78:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004a7c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004a80:	b29a      	uxth	r2, r3
 8004a82:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004a86:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd90      	pop	{r4, r7, pc}

08004a94 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8004a94:	b590      	push	{r4, r7, lr}
 8004a96:	b0d1      	sub	sp, #324	@ 0x144
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	4604      	mov	r4, r0
 8004a9c:	4608      	mov	r0, r1
 8004a9e:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8004aa2:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8004aa6:	600a      	str	r2, [r1, #0]
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004aae:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8004ab2:	4622      	mov	r2, r4
 8004ab4:	801a      	strh	r2, [r3, #0]
 8004ab6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004aba:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004abe:	4602      	mov	r2, r0
 8004ac0:	701a      	strb	r2, [r3, #0]
 8004ac2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ac6:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8004aca:	460a      	mov	r2, r1
 8004acc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8004ace:	f107 0318 	add.w	r3, r7, #24
 8004ad2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8004ad6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ada:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d00a      	beq.n	8004afa <aci_gatt_add_char+0x66>
 8004ae4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ae8:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004aec:	781b      	ldrb	r3, [r3, #0]
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d101      	bne.n	8004af6 <aci_gatt_add_char+0x62>
 8004af2:	2313      	movs	r3, #19
 8004af4:	e002      	b.n	8004afc <aci_gatt_add_char+0x68>
 8004af6:	2303      	movs	r3, #3
 8004af8:	e000      	b.n	8004afc <aci_gatt_add_char+0x68>
 8004afa:	2305      	movs	r3, #5
 8004afc:	f107 0218 	add.w	r2, r7, #24
 8004b00:	4413      	add	r3, r2
 8004b02:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8004b06:	f107 0314 	add.w	r3, r7, #20
 8004b0a:	2203      	movs	r2, #3
 8004b0c:	2100      	movs	r1, #0
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 fbb7 	bl	8005282 <Osal_MemSet>
  int index_input = 0;
 8004b14:	2300      	movs	r3, #0
 8004b16:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8004b1a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004b1e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004b22:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8004b26:	8812      	ldrh	r2, [r2, #0]
 8004b28:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004b2a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004b2e:	3302      	adds	r3, #2
 8004b30:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8004b34:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004b38:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004b3c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8004b40:	7812      	ldrb	r2, [r2, #0]
 8004b42:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004b44:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004b48:	3301      	adds	r3, #1
 8004b4a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8004b4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004b52:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d002      	beq.n	8004b62 <aci_gatt_add_char+0xce>
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d004      	beq.n	8004b6a <aci_gatt_add_char+0xd6>
 8004b60:	e007      	b.n	8004b72 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8004b62:	2302      	movs	r3, #2
 8004b64:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8004b68:	e005      	b.n	8004b76 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8004b6a:	2310      	movs	r3, #16
 8004b6c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8004b70:	e001      	b.n	8004b76 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8004b72:	2397      	movs	r3, #151	@ 0x97
 8004b74:	e091      	b.n	8004c9a <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8004b76:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004b7a:	1cd8      	adds	r0, r3, #3
 8004b7c:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8004b80:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004b84:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004b88:	6819      	ldr	r1, [r3, #0]
 8004b8a:	f000 fb6a 	bl	8005262 <Osal_MemCpy>
    index_input += size;
 8004b8e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8004b92:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8004b96:	4413      	add	r3, r2
 8004b98:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8004b9c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004ba0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004ba4:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8004ba8:	8812      	ldrh	r2, [r2, #0]
 8004baa:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8004bac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004bb0:	3302      	adds	r3, #2
 8004bb2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8004bb6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004bba:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8004bbe:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8004bc0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8004bca:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004bce:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004bd2:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8004bd4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004bd8:	3301      	adds	r3, #1
 8004bda:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8004bde:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004be2:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8004be6:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8004be8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004bec:	3301      	adds	r3, #1
 8004bee:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8004bf2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004bf6:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8004bfa:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8004bfc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004c00:	3301      	adds	r3, #1
 8004c02:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8004c06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004c0a:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8004c0e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8004c10:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004c14:	3301      	adds	r3, #1
 8004c16:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004c1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c1e:	2218      	movs	r2, #24
 8004c20:	2100      	movs	r1, #0
 8004c22:	4618      	mov	r0, r3
 8004c24:	f000 fb2d 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004c28:	233f      	movs	r3, #63	@ 0x3f
 8004c2a:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8004c2e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8004c32:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8004c36:	f107 0318 	add.w	r3, r7, #24
 8004c3a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8004c3e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004c42:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8004c46:	f107 0314 	add.w	r3, r7, #20
 8004c4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8004c4e:	2303      	movs	r3, #3
 8004c50:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004c54:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c58:	2100      	movs	r1, #0
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 fd9a 	bl	8005794 <hci_send_req>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	da01      	bge.n	8004c6a <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8004c66:	23ff      	movs	r3, #255	@ 0xff
 8004c68:	e017      	b.n	8004c9a <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8004c6a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004c6e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d005      	beq.n	8004c84 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8004c78:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004c7c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	e00a      	b.n	8004c9a <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8004c84:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004c88:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004c8c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004c96:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd90      	pop	{r4, r7, pc}

08004ca4 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8004ca4:	b5b0      	push	{r4, r5, r7, lr}
 8004ca6:	b0cc      	sub	sp, #304	@ 0x130
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	4605      	mov	r5, r0
 8004cac:	460c      	mov	r4, r1
 8004cae:	4610      	mov	r0, r2
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004cb6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004cba:	462a      	mov	r2, r5
 8004cbc:	801a      	strh	r2, [r3, #0]
 8004cbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004cc2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004cc6:	4622      	mov	r2, r4
 8004cc8:	801a      	strh	r2, [r3, #0]
 8004cca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004cce:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	701a      	strb	r2, [r3, #0]
 8004cd6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004cda:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004cde:	460a      	mov	r2, r1
 8004ce0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8004ce2:	f107 0310 	add.w	r3, r7, #16
 8004ce6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004cea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004cee:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8004cfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d00:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004d04:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004d08:	8812      	ldrh	r2, [r2, #0]
 8004d0a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004d0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d10:	3302      	adds	r3, #2
 8004d12:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8004d16:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d1a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004d1e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8004d22:	8812      	ldrh	r2, [r2, #0]
 8004d24:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8004d26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d2a:	3302      	adds	r3, #2
 8004d2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8004d30:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d34:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004d38:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8004d3c:	7812      	ldrb	r2, [r2, #0]
 8004d3e:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8004d40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d44:	3301      	adds	r3, #1
 8004d46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8004d4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d4e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004d52:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8004d56:	7812      	ldrb	r2, [r2, #0]
 8004d58:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8004d5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d5e:	3301      	adds	r3, #1
 8004d60:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8004d64:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d68:	1d98      	adds	r0, r3, #6
 8004d6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d6e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	461a      	mov	r2, r3
 8004d76:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004d7a:	f000 fa72 	bl	8005262 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8004d7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d82:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004d92:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004d96:	2218      	movs	r2, #24
 8004d98:	2100      	movs	r1, #0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 fa71 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004da0:	233f      	movs	r3, #63	@ 0x3f
 8004da2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8004da6:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8004daa:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004dae:	f107 0310 	add.w	r3, r7, #16
 8004db2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004db6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004dba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004dbe:	f107 030f 	add.w	r3, r7, #15
 8004dc2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004dcc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 fcde 	bl	8005794 <hci_send_req>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	da01      	bge.n	8004de2 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8004dde:	23ff      	movs	r3, #255	@ 0xff
 8004de0:	e004      	b.n	8004dec <aci_gatt_update_char_value+0x148>
  return status;
 8004de2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004de6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004dea:	781b      	ldrb	r3, [r3, #0]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bdb0      	pop	{r4, r5, r7, pc}

08004df6 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b0cc      	sub	sp, #304	@ 0x130
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e02:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004e06:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8004e08:	f107 0310 	add.w	r3, r7, #16
 8004e0c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004e10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e14:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004e18:	2200      	movs	r2, #0
 8004e1a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8004e22:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004e26:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004e2a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004e2e:	8812      	ldrh	r2, [r2, #0]
 8004e30:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004e32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004e36:	3302      	adds	r3, #2
 8004e38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004e3c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004e40:	2218      	movs	r2, #24
 8004e42:	2100      	movs	r1, #0
 8004e44:	4618      	mov	r0, r3
 8004e46:	f000 fa1c 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004e4a:	233f      	movs	r3, #63	@ 0x3f
 8004e4c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8004e50:	f240 1325 	movw	r3, #293	@ 0x125
 8004e54:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004e58:	f107 0310 	add.w	r3, r7, #16
 8004e5c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004e60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004e64:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004e68:	f107 030f 	add.w	r3, r7, #15
 8004e6c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004e70:	2301      	movs	r3, #1
 8004e72:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004e76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 fc89 	bl	8005794 <hci_send_req>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	da01      	bge.n	8004e8c <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8004e88:	23ff      	movs	r3, #255	@ 0xff
 8004e8a:	e004      	b.n	8004e96 <aci_gatt_confirm_indication+0xa0>
  return status;
 8004e8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e90:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004e94:	781b      	ldrb	r3, [r3, #0]
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b0cc      	sub	sp, #304	@ 0x130
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004eaa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004eb4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004eb8:	4602      	mov	r2, r0
 8004eba:	701a      	strb	r2, [r3, #0]
 8004ebc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ec0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004ec4:	460a      	mov	r2, r1
 8004ec6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8004ec8:	f107 0310 	add.w	r3, r7, #16
 8004ecc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004ed0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ed4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004ed8:	2200      	movs	r2, #0
 8004eda:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004edc:	2300      	movs	r3, #0
 8004ede:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8004ee2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004ee6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004eea:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004eee:	7812      	ldrb	r2, [r2, #0]
 8004ef0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004ef2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8004efc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f00:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004f04:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004f08:	7812      	ldrb	r2, [r2, #0]
 8004f0a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004f0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004f10:	3301      	adds	r3, #1
 8004f12:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8004f16:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f1a:	1c98      	adds	r0, r3, #2
 8004f1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f20:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004f24:	781a      	ldrb	r2, [r3, #0]
 8004f26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f2a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004f2e:	6819      	ldr	r1, [r3, #0]
 8004f30:	f000 f997 	bl	8005262 <Osal_MemCpy>
  index_input += Length;
 8004f34:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f38:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004f42:	4413      	add	r3, r2
 8004f44:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004f48:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004f4c:	2218      	movs	r2, #24
 8004f4e:	2100      	movs	r1, #0
 8004f50:	4618      	mov	r0, r3
 8004f52:	f000 f996 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004f56:	233f      	movs	r3, #63	@ 0x3f
 8004f58:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8004f5c:	230c      	movs	r3, #12
 8004f5e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004f62:	f107 0310 	add.w	r3, r7, #16
 8004f66:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004f6a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004f6e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004f72:	f107 030f 	add.w	r3, r7, #15
 8004f76:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004f80:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004f84:	2100      	movs	r1, #0
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 fc04 	bl	8005794 <hci_send_req>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	da01      	bge.n	8004f96 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8004f92:	23ff      	movs	r3, #255	@ 0xff
 8004f94:	e004      	b.n	8004fa0 <aci_hal_write_config_data+0x100>
  return status;
 8004f96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f9a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004f9e:	781b      	ldrb	r3, [r3, #0]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b0cc      	sub	sp, #304	@ 0x130
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004fb6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004fba:	701a      	strb	r2, [r3, #0]
 8004fbc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004fc0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004fc4:	460a      	mov	r2, r1
 8004fc6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8004fc8:	f107 0310 	add.w	r3, r7, #16
 8004fcc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004fd0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004fd4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004fd8:	2200      	movs	r2, #0
 8004fda:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8004fe2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004fe6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004fea:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004fee:	7812      	ldrb	r2, [r2, #0]
 8004ff0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004ff2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8004ffc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005000:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005004:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8005008:	7812      	ldrb	r2, [r2, #0]
 800500a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800500c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005010:	3301      	adds	r3, #1
 8005012:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005016:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800501a:	2218      	movs	r2, #24
 800501c:	2100      	movs	r1, #0
 800501e:	4618      	mov	r0, r3
 8005020:	f000 f92f 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005024:	233f      	movs	r3, #63	@ 0x3f
 8005026:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800502a:	230f      	movs	r3, #15
 800502c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005030:	f107 0310 	add.w	r3, r7, #16
 8005034:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005038:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800503c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005040:	f107 030f 	add.w	r3, r7, #15
 8005044:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005048:	2301      	movs	r3, #1
 800504a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800504e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005052:	2100      	movs	r1, #0
 8005054:	4618      	mov	r0, r3
 8005056:	f000 fb9d 	bl	8005794 <hci_send_req>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	da01      	bge.n	8005064 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8005060:	23ff      	movs	r3, #255	@ 0xff
 8005062:	e004      	b.n	800506e <aci_hal_set_tx_power_level+0xc4>
  return status;
 8005064:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005068:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800506c:	781b      	ldrb	r3, [r3, #0]
}
 800506e:	4618      	mov	r0, r3
 8005070:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b0cc      	sub	sp, #304	@ 0x130
 800507c:	af00      	add	r7, sp, #0
 800507e:	4602      	mov	r2, r0
 8005080:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005084:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005088:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800508a:	f107 0310 	add.w	r3, r7, #16
 800508e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8005092:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005096:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800509a:	2200      	movs	r2, #0
 800509c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800509e:	2300      	movs	r3, #0
 80050a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 80050a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80050a8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80050ac:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80050b0:	8812      	ldrh	r2, [r2, #0]
 80050b2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80050b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80050b8:	3302      	adds	r3, #2
 80050ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80050be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80050c2:	2218      	movs	r2, #24
 80050c4:	2100      	movs	r1, #0
 80050c6:	4618      	mov	r0, r3
 80050c8:	f000 f8db 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x3f;
 80050cc:	233f      	movs	r3, #63	@ 0x3f
 80050ce:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 80050d2:	2318      	movs	r3, #24
 80050d4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80050d8:	f107 0310 	add.w	r3, r7, #16
 80050dc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80050e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80050e4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80050e8:	f107 030f 	add.w	r3, r7, #15
 80050ec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80050f0:	2301      	movs	r3, #1
 80050f2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80050f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80050fa:	2100      	movs	r1, #0
 80050fc:	4618      	mov	r0, r3
 80050fe:	f000 fb49 	bl	8005794 <hci_send_req>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	da01      	bge.n	800510c <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8005108:	23ff      	movs	r3, #255	@ 0xff
 800510a:	e004      	b.n	8005116 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800510c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005110:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005114:	781b      	ldrb	r3, [r3, #0]
}
 8005116:	4618      	mov	r0, r3
 8005118:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005126:	2300      	movs	r3, #0
 8005128:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800512a:	f107 0308 	add.w	r3, r7, #8
 800512e:	2218      	movs	r2, #24
 8005130:	2100      	movs	r1, #0
 8005132:	4618      	mov	r0, r3
 8005134:	f000 f8a5 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x03;
 8005138:	2303      	movs	r3, #3
 800513a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800513c:	2303      	movs	r3, #3
 800513e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005140:	1dfb      	adds	r3, r7, #7
 8005142:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005144:	2301      	movs	r3, #1
 8005146:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005148:	f107 0308 	add.w	r3, r7, #8
 800514c:	2100      	movs	r1, #0
 800514e:	4618      	mov	r0, r3
 8005150:	f000 fb20 	bl	8005794 <hci_send_req>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	da01      	bge.n	800515e <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800515a:	23ff      	movs	r3, #255	@ 0xff
 800515c:	e000      	b.n	8005160 <hci_reset+0x40>
  return status;
 800515e:	79fb      	ldrb	r3, [r7, #7]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3720      	adds	r7, #32
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8005168:	b590      	push	{r4, r7, lr}
 800516a:	b0cd      	sub	sp, #308	@ 0x134
 800516c:	af00      	add	r7, sp, #0
 800516e:	4604      	mov	r4, r0
 8005170:	4608      	mov	r0, r1
 8005172:	4611      	mov	r1, r2
 8005174:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005178:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800517c:	4622      	mov	r2, r4
 800517e:	701a      	strb	r2, [r3, #0]
 8005180:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005184:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005188:	4602      	mov	r2, r0
 800518a:	701a      	strb	r2, [r3, #0]
 800518c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005190:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8005194:	460a      	mov	r2, r1
 8005196:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8005198:	f107 0310 	add.w	r3, r7, #16
 800519c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80051a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80051a4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80051a8:	2200      	movs	r2, #0
 80051aa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80051ac:	2300      	movs	r3, #0
 80051ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 80051b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051b6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80051ba:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80051be:	7812      	ldrb	r2, [r2, #0]
 80051c0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80051c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80051c6:	3301      	adds	r3, #1
 80051c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 80051cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051d0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80051d4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80051d8:	7812      	ldrb	r2, [r2, #0]
 80051da:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80051dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80051e0:	3301      	adds	r3, #1
 80051e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 80051e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051ea:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80051ee:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80051f2:	7812      	ldrb	r2, [r2, #0]
 80051f4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80051f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80051fa:	3301      	adds	r3, #1
 80051fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005200:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005204:	2218      	movs	r2, #24
 8005206:	2100      	movs	r1, #0
 8005208:	4618      	mov	r0, r3
 800520a:	f000 f83a 	bl	8005282 <Osal_MemSet>
  rq.ogf = 0x08;
 800520e:	2308      	movs	r3, #8
 8005210:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8005214:	2331      	movs	r3, #49	@ 0x31
 8005216:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800521a:	f107 0310 	add.w	r3, r7, #16
 800521e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005222:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005226:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800522a:	f107 030f 	add.w	r3, r7, #15
 800522e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005232:	2301      	movs	r3, #1
 8005234:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005238:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800523c:	2100      	movs	r1, #0
 800523e:	4618      	mov	r0, r3
 8005240:	f000 faa8 	bl	8005794 <hci_send_req>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	da01      	bge.n	800524e <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800524a:	23ff      	movs	r3, #255	@ 0xff
 800524c:	e004      	b.n	8005258 <hci_le_set_default_phy+0xf0>
  return status;
 800524e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005252:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005256:	781b      	ldrb	r3, [r3, #0]
}
 8005258:	4618      	mov	r0, r3
 800525a:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800525e:	46bd      	mov	sp, r7
 8005260:	bd90      	pop	{r4, r7, pc}

08005262 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	60f8      	str	r0, [r7, #12]
 800526a:	60b9      	str	r1, [r7, #8]
 800526c:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	68b9      	ldr	r1, [r7, #8]
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f002 f992 	bl	800759c <memcpy>
 8005278:	4603      	mov	r3, r0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b084      	sub	sp, #16
 8005286:	af00      	add	r7, sp, #0
 8005288:	60f8      	str	r0, [r7, #12]
 800528a:	60b9      	str	r1, [r7, #8]
 800528c:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	68b9      	ldr	r1, [r7, #8]
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f002 f956 	bl	8007544 <memset>
 8005298:	4603      	mov	r3, r0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 80052a2:	b480      	push	{r7}
 80052a4:	af00      	add	r7, sp, #0
  return;
 80052a6:	bf00      	nop
}
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  return;
 80052b4:	bf00      	nop
}
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 80052be:	b480      	push	{r7}
 80052c0:	af00      	add	r7, sp, #0
  return;
 80052c2:	bf00      	nop
}
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <DIS_Init>:
__WEAK void DIS_Init( void )
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  return;
 80052d0:	bf00      	nop
}
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 80052da:	b480      	push	{r7}
 80052dc:	af00      	add	r7, sp, #0
  return;
 80052de:	bf00      	nop
}
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0
  return;
 80052ec:	bf00      	nop
}
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 80052f6:	b480      	push	{r7}
 80052f8:	af00      	add	r7, sp, #0
  return;
 80052fa:	bf00      	nop
}
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0
  return;
 8005308:	bf00      	nop
}
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr

08005312 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8005312:	b480      	push	{r7}
 8005314:	af00      	add	r7, sp, #0
  return;
 8005316:	bf00      	nop
}
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8005320:	b480      	push	{r7}
 8005322:	af00      	add	r7, sp, #0
  return;
 8005324:	bf00      	nop
}
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800532e:	b480      	push	{r7}
 8005330:	af00      	add	r7, sp, #0
  return;
 8005332:	bf00      	nop
}
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0
  return;
 8005340:	bf00      	nop
}
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr

0800534a <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 800534a:	b480      	push	{r7}
 800534c:	af00      	add	r7, sp, #0
  return;
 800534e:	bf00      	nop
}
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8005358:	b480      	push	{r7}
 800535a:	af00      	add	r7, sp, #0
  return;
 800535c:	bf00      	nop
}
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr

08005366 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8005366:	b480      	push	{r7}
 8005368:	af00      	add	r7, sp, #0
  return;
 800536a:	bf00      	nop
}
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
  return;
 8005378:	bf00      	nop
}
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8005382:	b480      	push	{r7}
 8005384:	af00      	add	r7, sp, #0
  return;
 8005386:	bf00      	nop
}
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8005390:	b580      	push	{r7, lr}
 8005392:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8005394:	4b04      	ldr	r3, [pc, #16]	@ (80053a8 <SVCCTL_Init+0x18>)
 8005396:	2200      	movs	r2, #0
 8005398:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800539a:	4b04      	ldr	r3, [pc, #16]	@ (80053ac <SVCCTL_Init+0x1c>)
 800539c:	2200      	movs	r2, #0
 800539e:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 80053a0:	f000 f806 	bl	80053b0 <SVCCTL_SvcInit>

  return;
 80053a4:	bf00      	nop
}
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	20000024 	.word	0x20000024
 80053ac:	20000044 	.word	0x20000044

080053b0 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	af00      	add	r7, sp, #0
  BAS_Init();
 80053b4:	f7ff ff75 	bl	80052a2 <BAS_Init>

  BLS_Init();
 80053b8:	f7ff ff7a 	bl	80052b0 <BLS_Init>

  CRS_STM_Init();
 80053bc:	f7ff ff7f 	bl	80052be <CRS_STM_Init>

  DIS_Init();
 80053c0:	f7ff ff84 	bl	80052cc <DIS_Init>

  EDS_STM_Init();
 80053c4:	f7ff ff89 	bl	80052da <EDS_STM_Init>

  HIDS_Init();
 80053c8:	f7ff ff8e 	bl	80052e8 <HIDS_Init>

  HRS_Init();
 80053cc:	f7ff ff93 	bl	80052f6 <HRS_Init>

  HTS_Init();
 80053d0:	f7ff ff98 	bl	8005304 <HTS_Init>

  IAS_Init();
 80053d4:	f7ff ff9d 	bl	8005312 <IAS_Init>

  LLS_Init();
 80053d8:	f7ff ffa2 	bl	8005320 <LLS_Init>

  TPS_Init();
 80053dc:	f7ff ffa7 	bl	800532e <TPS_Init>

  MOTENV_STM_Init();
 80053e0:	f7ff ffac 	bl	800533c <MOTENV_STM_Init>

  P2PS_STM_Init();
 80053e4:	f7ff ffb1 	bl	800534a <P2PS_STM_Init>

  ZDD_STM_Init();
 80053e8:	f7ff ffb6 	bl	8005358 <ZDD_STM_Init>

  OTAS_STM_Init();
 80053ec:	f7ff ffbb 	bl	8005366 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 80053f0:	f7ff ffc7 	bl	8005382 <BVOPUS_STM_Init>

  MESH_Init();
 80053f4:	f7ff ffbe 	bl	8005374 <MESH_Init>

  SVCCTL_InitCustomSvc();
 80053f8:	f001 fb02 	bl	8006a00 <SVCCTL_InitCustomSvc>
  
  return;
 80053fc:	bf00      	nop
}
 80053fe:	bd80      	pop	{r7, pc}

08005400 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8005408:	4b09      	ldr	r3, [pc, #36]	@ (8005430 <SVCCTL_RegisterSvcHandler+0x30>)
 800540a:	7f1b      	ldrb	r3, [r3, #28]
 800540c:	4619      	mov	r1, r3
 800540e:	4a08      	ldr	r2, [pc, #32]	@ (8005430 <SVCCTL_RegisterSvcHandler+0x30>)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8005416:	4b06      	ldr	r3, [pc, #24]	@ (8005430 <SVCCTL_RegisterSvcHandler+0x30>)
 8005418:	7f1b      	ldrb	r3, [r3, #28]
 800541a:	3301      	adds	r3, #1
 800541c:	b2da      	uxtb	r2, r3
 800541e:	4b04      	ldr	r3, [pc, #16]	@ (8005430 <SVCCTL_RegisterSvcHandler+0x30>)
 8005420:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8005422:	bf00      	nop
}
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	20000024 	.word	0x20000024

08005434 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	3301      	adds	r3, #1
 8005440:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8005442:	2300      	movs	r3, #0
 8005444:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	2bff      	cmp	r3, #255	@ 0xff
 800544c:	d125      	bne.n	800549a <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	3302      	adds	r3, #2
 8005452:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	881b      	ldrh	r3, [r3, #0]
 8005458:	b29b      	uxth	r3, r3
 800545a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800545e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005462:	d118      	bne.n	8005496 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8005464:	2300      	movs	r3, #0
 8005466:	757b      	strb	r3, [r7, #21]
 8005468:	e00d      	b.n	8005486 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800546a:	7d7b      	ldrb	r3, [r7, #21]
 800546c:	4a1a      	ldr	r2, [pc, #104]	@ (80054d8 <SVCCTL_UserEvtRx+0xa4>)
 800546e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	4798      	blx	r3
 8005476:	4603      	mov	r3, r0
 8005478:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800547a:	7dfb      	ldrb	r3, [r7, #23]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d108      	bne.n	8005492 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8005480:	7d7b      	ldrb	r3, [r7, #21]
 8005482:	3301      	adds	r3, #1
 8005484:	757b      	strb	r3, [r7, #21]
 8005486:	4b14      	ldr	r3, [pc, #80]	@ (80054d8 <SVCCTL_UserEvtRx+0xa4>)
 8005488:	7f1b      	ldrb	r3, [r3, #28]
 800548a:	7d7a      	ldrb	r2, [r7, #21]
 800548c:	429a      	cmp	r2, r3
 800548e:	d3ec      	bcc.n	800546a <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8005490:	e002      	b.n	8005498 <SVCCTL_UserEvtRx+0x64>
              break;
 8005492:	bf00      	nop
          break;
 8005494:	e000      	b.n	8005498 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8005496:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8005498:	e000      	b.n	800549c <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800549a:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800549c:	7dfb      	ldrb	r3, [r7, #23]
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d00f      	beq.n	80054c2 <SVCCTL_UserEvtRx+0x8e>
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	dc10      	bgt.n	80054c8 <SVCCTL_UserEvtRx+0x94>
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d002      	beq.n	80054b0 <SVCCTL_UserEvtRx+0x7c>
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d006      	beq.n	80054bc <SVCCTL_UserEvtRx+0x88>
 80054ae:	e00b      	b.n	80054c8 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 ff85 	bl	80063c0 <SVCCTL_App_Notification>
 80054b6:	4603      	mov	r3, r0
 80054b8:	75bb      	strb	r3, [r7, #22]
      break;
 80054ba:	e008      	b.n	80054ce <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 80054bc:	2301      	movs	r3, #1
 80054be:	75bb      	strb	r3, [r7, #22]
      break;
 80054c0:	e005      	b.n	80054ce <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 80054c2:	2300      	movs	r3, #0
 80054c4:	75bb      	strb	r3, [r7, #22]
      break;
 80054c6:	e002      	b.n	80054ce <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 80054c8:	2301      	movs	r3, #1
 80054ca:	75bb      	strb	r3, [r7, #22]
      break;
 80054cc:	bf00      	nop
  }

  return (return_status);
 80054ce:	7dbb      	ldrb	r3, [r7, #22]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3718      	adds	r7, #24
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	20000024 	.word	0x20000024

080054dc <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b088      	sub	sp, #32
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80054e4:	f107 030c 	add.w	r3, r7, #12
 80054e8:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	212e      	movs	r1, #46	@ 0x2e
 80054f4:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 80054f8:	f000 fae8 	bl	8005acc <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	330b      	adds	r3, #11
 8005500:	78db      	ldrb	r3, [r3, #3]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3720      	adds	r7, #32
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b088      	sub	sp, #32
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8005512:	f107 030c 	add.w	r3, r7, #12
 8005516:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	210f      	movs	r1, #15
 8005522:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8005526:	f000 fad1 	bl	8005acc <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	330b      	adds	r3, #11
 800552e:	78db      	ldrb	r3, [r3, #3]
}
 8005530:	4618      	mov	r0, r3
 8005532:	3720      	adds	r7, #32
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b088      	sub	sp, #32
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8005540:	f107 030c 	add.w	r3, r7, #12
 8005544:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	2110      	movs	r1, #16
 800554c:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8005550:	f000 fabc 	bl	8005acc <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	330b      	adds	r3, #11
 8005558:	78db      	ldrb	r3, [r3, #3]
}
 800555a:	4618      	mov	r0, r3
 800555c:	3720      	adds	r7, #32
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
	...

08005564 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8005564:	b480      	push	{r7}
 8005566:	b08b      	sub	sp, #44	@ 0x2c
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800556c:	2300      	movs	r3, #0
 800556e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8005570:	2300      	movs	r3, #0
 8005572:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8005574:	2300      	movs	r3, #0
 8005576:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8005578:	2300      	movs	r3, #0
 800557a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800557c:	2300      	movs	r3, #0
 800557e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8005580:	2300      	movs	r3, #0
 8005582:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8005584:	2300      	movs	r3, #0
 8005586:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8005588:	2300      	movs	r3, #0
 800558a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800558c:	4b4a      	ldr	r3, [pc, #296]	@ (80056b8 <SHCI_GetWirelessFwInfo+0x154>)
 800558e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005590:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005594:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800559e:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a44      	ldr	r2, [pc, #272]	@ (80056bc <SHCI_GetWirelessFwInfo+0x158>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d10f      	bne.n	80055d0 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	695b      	ldr	r3, [r3, #20]
 80055b4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	69db      	ldr	r3, [r3, #28]
 80055c0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	617b      	str	r3, [r7, #20]
 80055ce:	e01a      	b.n	8005606 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80055d8:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 80055dc:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	0e1b      	lsrs	r3, r3, #24
 800560a:	b2da      	uxtb	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	0c1b      	lsrs	r3, r3, #16
 8005614:	b2da      	uxtb	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	0a1b      	lsrs	r3, r3, #8
 800561e:	b2da      	uxtb	r2, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8005624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005626:	091b      	lsrs	r3, r3, #4
 8005628:	b2db      	uxtb	r3, r3
 800562a:	f003 030f 	and.w	r3, r3, #15
 800562e:	b2da      	uxtb	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8005634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005636:	b2db      	uxtb	r3, r3
 8005638:	f003 030f 	and.w	r3, r3, #15
 800563c:	b2da      	uxtb	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8005642:	6a3b      	ldr	r3, [r7, #32]
 8005644:	0e1b      	lsrs	r3, r3, #24
 8005646:	b2da      	uxtb	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	0c1b      	lsrs	r3, r3, #16
 8005650:	b2da      	uxtb	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8005656:	6a3b      	ldr	r3, [r7, #32]
 8005658:	0a1b      	lsrs	r3, r3, #8
 800565a:	b2da      	uxtb	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8005660:	6a3b      	ldr	r3, [r7, #32]
 8005662:	b2da      	uxtb	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	b2da      	uxtb	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	0e1b      	lsrs	r3, r3, #24
 8005674:	b2da      	uxtb	r2, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	0c1b      	lsrs	r3, r3, #16
 800567e:	b2da      	uxtb	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	0a1b      	lsrs	r3, r3, #8
 8005688:	b2da      	uxtb	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	0e1b      	lsrs	r3, r3, #24
 8005692:	b2da      	uxtb	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	0c1b      	lsrs	r3, r3, #16
 800569c:	b2da      	uxtb	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	372c      	adds	r7, #44	@ 0x2c
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr
 80056b8:	58004000 	.word	0x58004000
 80056bc:	a94656b9 	.word	0xa94656b9

080056c0 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	4a08      	ldr	r2, [pc, #32]	@ (80056f0 <hci_init+0x30>)
 80056d0:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 80056d2:	4a08      	ldr	r2, [pc, #32]	@ (80056f4 <hci_init+0x34>)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 80056d8:	4806      	ldr	r0, [pc, #24]	@ (80056f4 <hci_init+0x34>)
 80056da:	f000 f979 	bl	80059d0 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 f8da 	bl	800589c <TlInit>

  return;
 80056e8:	bf00      	nop
}
 80056ea:	3708      	adds	r7, #8
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	200001b8 	.word	0x200001b8
 80056f4:	20000190 	.word	0x20000190

080056f8 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80056fe:	4822      	ldr	r0, [pc, #136]	@ (8005788 <hci_user_evt_proc+0x90>)
 8005700:	f000 fd32 	bl	8006168 <LST_is_empty>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d12b      	bne.n	8005762 <hci_user_evt_proc+0x6a>
 800570a:	4b20      	ldr	r3, [pc, #128]	@ (800578c <hci_user_evt_proc+0x94>)
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d027      	beq.n	8005762 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8005712:	f107 030c 	add.w	r3, r7, #12
 8005716:	4619      	mov	r1, r3
 8005718:	481b      	ldr	r0, [pc, #108]	@ (8005788 <hci_user_evt_proc+0x90>)
 800571a:	f000 fdb4 	bl	8006286 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800571e:	4b1c      	ldr	r3, [pc, #112]	@ (8005790 <hci_user_evt_proc+0x98>)
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00c      	beq.n	8005740 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800572a:	2301      	movs	r3, #1
 800572c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800572e:	4b18      	ldr	r3, [pc, #96]	@ (8005790 <hci_user_evt_proc+0x98>)
 8005730:	69db      	ldr	r3, [r3, #28]
 8005732:	1d3a      	adds	r2, r7, #4
 8005734:	4610      	mov	r0, r2
 8005736:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8005738:	793a      	ldrb	r2, [r7, #4]
 800573a:	4b14      	ldr	r3, [pc, #80]	@ (800578c <hci_user_evt_proc+0x94>)
 800573c:	701a      	strb	r2, [r3, #0]
 800573e:	e002      	b.n	8005746 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8005740:	4b12      	ldr	r3, [pc, #72]	@ (800578c <hci_user_evt_proc+0x94>)
 8005742:	2201      	movs	r2, #1
 8005744:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8005746:	4b11      	ldr	r3, [pc, #68]	@ (800578c <hci_user_evt_proc+0x94>)
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d004      	beq.n	8005758 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	4618      	mov	r0, r3
 8005752:	f000 fc0d 	bl	8005f70 <TL_MM_EvtDone>
 8005756:	e004      	b.n	8005762 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	4619      	mov	r1, r3
 800575c:	480a      	ldr	r0, [pc, #40]	@ (8005788 <hci_user_evt_proc+0x90>)
 800575e:	f000 fd25 	bl	80061ac <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8005762:	4809      	ldr	r0, [pc, #36]	@ (8005788 <hci_user_evt_proc+0x90>)
 8005764:	f000 fd00 	bl	8006168 <LST_is_empty>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d107      	bne.n	800577e <hci_user_evt_proc+0x86>
 800576e:	4b07      	ldr	r3, [pc, #28]	@ (800578c <hci_user_evt_proc+0x94>)
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d003      	beq.n	800577e <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8005776:	4804      	ldr	r0, [pc, #16]	@ (8005788 <hci_user_evt_proc+0x90>)
 8005778:	f001 f856 	bl	8006828 <hci_notify_asynch_evt>
  }


  return;
 800577c:	bf00      	nop
 800577e:	bf00      	nop
}
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	2000004c 	.word	0x2000004c
 800578c:	20000058 	.word	0x20000058
 8005790:	20000190 	.word	0x20000190

08005794 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b088      	sub	sp, #32
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	460b      	mov	r3, r1
 800579e:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 80057a0:	2000      	movs	r0, #0
 80057a2:	f000 f8d1 	bl	8005948 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 80057a6:	2300      	movs	r3, #0
 80057a8:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	885b      	ldrh	r3, [r3, #2]
 80057ae:	b21b      	sxth	r3, r3
 80057b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057b4:	b21a      	sxth	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	881b      	ldrh	r3, [r3, #0]
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	029b      	lsls	r3, r3, #10
 80057be:	b21b      	sxth	r3, r3
 80057c0:	4313      	orrs	r3, r2
 80057c2:	b21b      	sxth	r3, r3
 80057c4:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 80057c6:	4b33      	ldr	r3, [pc, #204]	@ (8005894 <hci_send_req+0x100>)
 80057c8:	2201      	movs	r2, #1
 80057ca:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	b2d9      	uxtb	r1, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	689a      	ldr	r2, [r3, #8]
 80057d6:	8bbb      	ldrh	r3, [r7, #28]
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 f88f 	bl	80058fc <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 80057de:	e04e      	b.n	800587e <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 80057e0:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80057e4:	f001 f837 	bl	8006856 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80057e8:	e043      	b.n	8005872 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 80057ea:	f107 030c 	add.w	r3, r7, #12
 80057ee:	4619      	mov	r1, r3
 80057f0:	4829      	ldr	r0, [pc, #164]	@ (8005898 <hci_send_req+0x104>)
 80057f2:	f000 fd48 	bl	8006286 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	7a5b      	ldrb	r3, [r3, #9]
 80057fa:	2b0f      	cmp	r3, #15
 80057fc:	d114      	bne.n	8005828 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	330b      	adds	r3, #11
 8005802:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	885b      	ldrh	r3, [r3, #2]
 8005808:	b29b      	uxth	r3, r3
 800580a:	8bba      	ldrh	r2, [r7, #28]
 800580c:	429a      	cmp	r2, r3
 800580e:	d104      	bne.n	800581a <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	7812      	ldrb	r2, [r2, #0]
 8005818:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	785b      	ldrb	r3, [r3, #1]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d027      	beq.n	8005872 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8005822:	2301      	movs	r3, #1
 8005824:	77fb      	strb	r3, [r7, #31]
 8005826:	e024      	b.n	8005872 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	330b      	adds	r3, #11
 800582c:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005834:	b29b      	uxth	r3, r3
 8005836:	8bba      	ldrh	r2, [r7, #28]
 8005838:	429a      	cmp	r2, r3
 800583a:	d114      	bne.n	8005866 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	7a9b      	ldrb	r3, [r3, #10]
 8005840:	3b03      	subs	r3, #3
 8005842:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	695a      	ldr	r2, [r3, #20]
 8005848:	7dfb      	ldrb	r3, [r7, #23]
 800584a:	429a      	cmp	r2, r3
 800584c:	bfa8      	it	ge
 800584e:	461a      	movge	r2, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6918      	ldr	r0, [r3, #16]
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	1cd9      	adds	r1, r3, #3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	461a      	mov	r2, r3
 8005862:	f001 fe9b 	bl	800759c <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d001      	beq.n	8005872 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800586e:	2301      	movs	r3, #1
 8005870:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8005872:	4809      	ldr	r0, [pc, #36]	@ (8005898 <hci_send_req+0x104>)
 8005874:	f000 fc78 	bl	8006168 <LST_is_empty>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d0b5      	beq.n	80057ea <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800587e:	7ffb      	ldrb	r3, [r7, #31]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0ad      	beq.n	80057e0 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8005884:	2001      	movs	r0, #1
 8005886:	f000 f85f 	bl	8005948 <NotifyCmdStatus>

  return 0;
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	3720      	adds	r7, #32
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}
 8005894:	200001bc 	.word	0x200001bc
 8005898:	200001b0 	.word	0x200001b0

0800589c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b086      	sub	sp, #24
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 80058a4:	480f      	ldr	r0, [pc, #60]	@ (80058e4 <TlInit+0x48>)
 80058a6:	f000 fc4f 	bl	8006148 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 80058aa:	4a0f      	ldr	r2, [pc, #60]	@ (80058e8 <TlInit+0x4c>)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 80058b0:	480e      	ldr	r0, [pc, #56]	@ (80058ec <TlInit+0x50>)
 80058b2:	f000 fc49 	bl	8006148 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80058b6:	4b0e      	ldr	r3, [pc, #56]	@ (80058f0 <TlInit+0x54>)
 80058b8:	2201      	movs	r2, #1
 80058ba:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 80058bc:	4b0d      	ldr	r3, [pc, #52]	@ (80058f4 <TlInit+0x58>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00a      	beq.n	80058da <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 80058c8:	4b0b      	ldr	r3, [pc, #44]	@ (80058f8 <TlInit+0x5c>)
 80058ca:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 80058cc:	4b09      	ldr	r3, [pc, #36]	@ (80058f4 <TlInit+0x58>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f107 0208 	add.w	r2, r7, #8
 80058d4:	4610      	mov	r0, r2
 80058d6:	4798      	blx	r3
  }

  return;
 80058d8:	bf00      	nop
 80058da:	bf00      	nop
}
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	200001b0 	.word	0x200001b0
 80058e8:	20000054 	.word	0x20000054
 80058ec:	2000004c 	.word	0x2000004c
 80058f0:	20000058 	.word	0x20000058
 80058f4:	20000190 	.word	0x20000190
 80058f8:	08005989 	.word	0x08005989

080058fc <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
 8005902:	4603      	mov	r3, r0
 8005904:	603a      	str	r2, [r7, #0]
 8005906:	80fb      	strh	r3, [r7, #6]
 8005908:	460b      	mov	r3, r1
 800590a:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800590c:	4b0c      	ldr	r3, [pc, #48]	@ (8005940 <SendCmd+0x44>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	88fa      	ldrh	r2, [r7, #6]
 8005912:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8005916:	4b0a      	ldr	r3, [pc, #40]	@ (8005940 <SendCmd+0x44>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	797a      	ldrb	r2, [r7, #5]
 800591c:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800591e:	4b08      	ldr	r3, [pc, #32]	@ (8005940 <SendCmd+0x44>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	330c      	adds	r3, #12
 8005924:	797a      	ldrb	r2, [r7, #5]
 8005926:	6839      	ldr	r1, [r7, #0]
 8005928:	4618      	mov	r0, r3
 800592a:	f001 fe37 	bl	800759c <memcpy>

  hciContext.io.Send(0,0);
 800592e:	4b05      	ldr	r3, [pc, #20]	@ (8005944 <SendCmd+0x48>)
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	2100      	movs	r1, #0
 8005934:	2000      	movs	r0, #0
 8005936:	4798      	blx	r3

  return;
 8005938:	bf00      	nop
}
 800593a:	3708      	adds	r7, #8
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	20000054 	.word	0x20000054
 8005944:	20000190 	.word	0x20000190

08005948 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	4603      	mov	r3, r0
 8005950:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8005952:	79fb      	ldrb	r3, [r7, #7]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d108      	bne.n	800596a <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8005958:	4b0a      	ldr	r3, [pc, #40]	@ (8005984 <NotifyCmdStatus+0x3c>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00d      	beq.n	800597c <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8005960:	4b08      	ldr	r3, [pc, #32]	@ (8005984 <NotifyCmdStatus+0x3c>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2000      	movs	r0, #0
 8005966:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8005968:	e008      	b.n	800597c <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800596a:	4b06      	ldr	r3, [pc, #24]	@ (8005984 <NotifyCmdStatus+0x3c>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d004      	beq.n	800597c <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8005972:	4b04      	ldr	r3, [pc, #16]	@ (8005984 <NotifyCmdStatus+0x3c>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2001      	movs	r0, #1
 8005978:	4798      	blx	r3
  return;
 800597a:	bf00      	nop
 800597c:	bf00      	nop
}
 800597e:	3708      	adds	r7, #8
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	200001b8 	.word	0x200001b8

08005988 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	7a5b      	ldrb	r3, [r3, #9]
 8005994:	2b0f      	cmp	r3, #15
 8005996:	d003      	beq.n	80059a0 <TlEvtReceived+0x18>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	7a5b      	ldrb	r3, [r3, #9]
 800599c:	2b0e      	cmp	r3, #14
 800599e:	d107      	bne.n	80059b0 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	4809      	ldr	r0, [pc, #36]	@ (80059c8 <TlEvtReceived+0x40>)
 80059a4:	f000 fc28 	bl	80061f8 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 80059a8:	2000      	movs	r0, #0
 80059aa:	f000 ff49 	bl	8006840 <hci_cmd_resp_release>
 80059ae:	e006      	b.n	80059be <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 80059b0:	6879      	ldr	r1, [r7, #4]
 80059b2:	4806      	ldr	r0, [pc, #24]	@ (80059cc <TlEvtReceived+0x44>)
 80059b4:	f000 fc20 	bl	80061f8 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80059b8:	4804      	ldr	r0, [pc, #16]	@ (80059cc <TlEvtReceived+0x44>)
 80059ba:	f000 ff35 	bl	8006828 <hci_notify_asynch_evt>
  }

  return;
 80059be:	bf00      	nop
}
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	200001b0 	.word	0x200001b0
 80059cc:	2000004c 	.word	0x2000004c

080059d0 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a05      	ldr	r2, [pc, #20]	@ (80059f0 <hci_register_io_bus+0x20>)
 80059dc:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a04      	ldr	r2, [pc, #16]	@ (80059f4 <hci_register_io_bus+0x24>)
 80059e2:	611a      	str	r2, [r3, #16]

  return;
 80059e4:	bf00      	nop
}
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	08005ce9 	.word	0x08005ce9
 80059f4:	08005d51 	.word	0x08005d51

080059f8 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	4a08      	ldr	r2, [pc, #32]	@ (8005a28 <shci_init+0x30>)
 8005a08:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8005a0a:	4a08      	ldr	r2, [pc, #32]	@ (8005a2c <shci_init+0x34>)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8005a10:	4806      	ldr	r0, [pc, #24]	@ (8005a2c <shci_init+0x34>)
 8005a12:	f000 f915 	bl	8005c40 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 f898 	bl	8005b50 <TlInit>

  return;
 8005a20:	bf00      	nop
}
 8005a22:	3708      	adds	r7, #8
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	200001e0 	.word	0x200001e0
 8005a2c:	200001c0 	.word	0x200001c0

08005a30 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8005a36:	4822      	ldr	r0, [pc, #136]	@ (8005ac0 <shci_user_evt_proc+0x90>)
 8005a38:	f000 fb96 	bl	8006168 <LST_is_empty>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d12b      	bne.n	8005a9a <shci_user_evt_proc+0x6a>
 8005a42:	4b20      	ldr	r3, [pc, #128]	@ (8005ac4 <shci_user_evt_proc+0x94>)
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d027      	beq.n	8005a9a <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8005a4a:	f107 030c 	add.w	r3, r7, #12
 8005a4e:	4619      	mov	r1, r3
 8005a50:	481b      	ldr	r0, [pc, #108]	@ (8005ac0 <shci_user_evt_proc+0x90>)
 8005a52:	f000 fc18 	bl	8006286 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8005a56:	4b1c      	ldr	r3, [pc, #112]	@ (8005ac8 <shci_user_evt_proc+0x98>)
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00c      	beq.n	8005a78 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8005a62:	2301      	movs	r3, #1
 8005a64:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8005a66:	4b18      	ldr	r3, [pc, #96]	@ (8005ac8 <shci_user_evt_proc+0x98>)
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	1d3a      	adds	r2, r7, #4
 8005a6c:	4610      	mov	r0, r2
 8005a6e:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8005a70:	793a      	ldrb	r2, [r7, #4]
 8005a72:	4b14      	ldr	r3, [pc, #80]	@ (8005ac4 <shci_user_evt_proc+0x94>)
 8005a74:	701a      	strb	r2, [r3, #0]
 8005a76:	e002      	b.n	8005a7e <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8005a78:	4b12      	ldr	r3, [pc, #72]	@ (8005ac4 <shci_user_evt_proc+0x94>)
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8005a7e:	4b11      	ldr	r3, [pc, #68]	@ (8005ac4 <shci_user_evt_proc+0x94>)
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d004      	beq.n	8005a90 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f000 fa71 	bl	8005f70 <TL_MM_EvtDone>
 8005a8e:	e004      	b.n	8005a9a <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	4619      	mov	r1, r3
 8005a94:	480a      	ldr	r0, [pc, #40]	@ (8005ac0 <shci_user_evt_proc+0x90>)
 8005a96:	f000 fb89 	bl	80061ac <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8005a9a:	4809      	ldr	r0, [pc, #36]	@ (8005ac0 <shci_user_evt_proc+0x90>)
 8005a9c:	f000 fb64 	bl	8006168 <LST_is_empty>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d107      	bne.n	8005ab6 <shci_user_evt_proc+0x86>
 8005aa6:	4b07      	ldr	r3, [pc, #28]	@ (8005ac4 <shci_user_evt_proc+0x94>)
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8005aae:	4804      	ldr	r0, [pc, #16]	@ (8005ac0 <shci_user_evt_proc+0x90>)
 8005ab0:	f7fa fddc 	bl	800066c <shci_notify_asynch_evt>
  }


  return;
 8005ab4:	bf00      	nop
 8005ab6:	bf00      	nop
}
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	2000005c 	.word	0x2000005c
 8005ac4:	2000006c 	.word	0x2000006c
 8005ac8:	200001c0 	.word	0x200001c0

08005acc <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60ba      	str	r2, [r7, #8]
 8005ad4:	607b      	str	r3, [r7, #4]
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	81fb      	strh	r3, [r7, #14]
 8005ada:	460b      	mov	r3, r1
 8005adc:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8005ade:	2000      	movs	r0, #0
 8005ae0:	f000 f868 	bl	8005bb4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8005ae4:	4b17      	ldr	r3, [pc, #92]	@ (8005b44 <shci_send+0x78>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	89fa      	ldrh	r2, [r7, #14]
 8005aea:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8005aee:	4b15      	ldr	r3, [pc, #84]	@ (8005b44 <shci_send+0x78>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	7b7a      	ldrb	r2, [r7, #13]
 8005af4:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8005af6:	4b13      	ldr	r3, [pc, #76]	@ (8005b44 <shci_send+0x78>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	330c      	adds	r3, #12
 8005afc:	7b7a      	ldrb	r2, [r7, #13]
 8005afe:	68b9      	ldr	r1, [r7, #8]
 8005b00:	4618      	mov	r0, r3
 8005b02:	f001 fd4b 	bl	800759c <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8005b06:	4b10      	ldr	r3, [pc, #64]	@ (8005b48 <shci_send+0x7c>)
 8005b08:	2201      	movs	r2, #1
 8005b0a:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8005b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005b4c <shci_send+0x80>)
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	2100      	movs	r1, #0
 8005b12:	2000      	movs	r0, #0
 8005b14:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8005b16:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8005b1a:	f7fa fdbe 	bl	800069a <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f103 0008 	add.w	r0, r3, #8
 8005b24:	4b07      	ldr	r3, [pc, #28]	@ (8005b44 <shci_send+0x78>)
 8005b26:	6819      	ldr	r1, [r3, #0]
 8005b28:	4b06      	ldr	r3, [pc, #24]	@ (8005b44 <shci_send+0x78>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	789b      	ldrb	r3, [r3, #2]
 8005b2e:	3303      	adds	r3, #3
 8005b30:	461a      	mov	r2, r3
 8005b32:	f001 fd33 	bl	800759c <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8005b36:	2001      	movs	r0, #1
 8005b38:	f000 f83c 	bl	8005bb4 <Cmd_SetStatus>

  return;
 8005b3c:	bf00      	nop
}
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	20000068 	.word	0x20000068
 8005b48:	200001e4 	.word	0x200001e4
 8005b4c:	200001c0 	.word	0x200001c0

08005b50 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8005b58:	4a10      	ldr	r2, [pc, #64]	@ (8005b9c <TlInit+0x4c>)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8005b5e:	4810      	ldr	r0, [pc, #64]	@ (8005ba0 <TlInit+0x50>)
 8005b60:	f000 faf2 	bl	8006148 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8005b64:	2001      	movs	r0, #1
 8005b66:	f000 f825 	bl	8005bb4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8005b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8005ba4 <TlInit+0x54>)
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8005b70:	4b0d      	ldr	r3, [pc, #52]	@ (8005ba8 <TlInit+0x58>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00c      	beq.n	8005b92 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8005b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005bac <TlInit+0x5c>)
 8005b7e:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8005b80:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb0 <TlInit+0x60>)
 8005b82:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8005b84:	4b08      	ldr	r3, [pc, #32]	@ (8005ba8 <TlInit+0x58>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f107 020c 	add.w	r2, r7, #12
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	4798      	blx	r3
  }

  return;
 8005b90:	bf00      	nop
 8005b92:	bf00      	nop
}
 8005b94:	3718      	adds	r7, #24
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	20000068 	.word	0x20000068
 8005ba0:	2000005c 	.word	0x2000005c
 8005ba4:	2000006c 	.word	0x2000006c
 8005ba8:	200001c0 	.word	0x200001c0
 8005bac:	08005c05 	.word	0x08005c05
 8005bb0:	08005c1d 	.word	0x08005c1d

08005bb4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	4603      	mov	r3, r0
 8005bbc:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8005bbe:	79fb      	ldrb	r3, [r7, #7]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d10b      	bne.n	8005bdc <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8005bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8005bfc <Cmd_SetStatus+0x48>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d003      	beq.n	8005bd4 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8005bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8005bfc <Cmd_SetStatus+0x48>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8005bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8005c00 <Cmd_SetStatus+0x4c>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8005bda:	e00b      	b.n	8005bf4 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8005bdc:	4b08      	ldr	r3, [pc, #32]	@ (8005c00 <Cmd_SetStatus+0x4c>)
 8005bde:	2201      	movs	r2, #1
 8005be0:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8005be2:	4b06      	ldr	r3, [pc, #24]	@ (8005bfc <Cmd_SetStatus+0x48>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d004      	beq.n	8005bf4 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8005bea:	4b04      	ldr	r3, [pc, #16]	@ (8005bfc <Cmd_SetStatus+0x48>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2001      	movs	r0, #1
 8005bf0:	4798      	blx	r3
  return;
 8005bf2:	bf00      	nop
 8005bf4:	bf00      	nop
}
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	200001e0 	.word	0x200001e0
 8005c00:	20000064 	.word	0x20000064

08005c04 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8005c0c:	2000      	movs	r0, #0
 8005c0e:	f7fa fd39 	bl	8000684 <shci_cmd_resp_release>

  return;
 8005c12:	bf00      	nop
}
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
	...

08005c1c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8005c24:	6879      	ldr	r1, [r7, #4]
 8005c26:	4805      	ldr	r0, [pc, #20]	@ (8005c3c <TlUserEvtReceived+0x20>)
 8005c28:	f000 fae6 	bl	80061f8 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8005c2c:	4803      	ldr	r0, [pc, #12]	@ (8005c3c <TlUserEvtReceived+0x20>)
 8005c2e:	f7fa fd1d 	bl	800066c <shci_notify_asynch_evt>

  return;
 8005c32:	bf00      	nop
}
 8005c34:	3708      	adds	r7, #8
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	2000005c 	.word	0x2000005c

08005c40 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a05      	ldr	r2, [pc, #20]	@ (8005c60 <shci_register_io_bus+0x20>)
 8005c4c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a04      	ldr	r2, [pc, #16]	@ (8005c64 <shci_register_io_bus+0x24>)
 8005c52:	611a      	str	r2, [r3, #16]

  return;
 8005c54:	bf00      	nop
}
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr
 8005c60:	08005dfd 	.word	0x08005dfd
 8005c64:	08005e51 	.word	0x08005e51

08005c68 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8005c6c:	f001 f8b2 	bl	8006dd4 <HW_IPCC_Enable>

  return;
 8005c70:	bf00      	nop
}
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <TL_Init>:


void TL_Init( void )
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8005c78:	4b10      	ldr	r3, [pc, #64]	@ (8005cbc <TL_Init+0x48>)
 8005c7a:	4a11      	ldr	r2, [pc, #68]	@ (8005cc0 <TL_Init+0x4c>)
 8005c7c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8005c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8005cbc <TL_Init+0x48>)
 8005c80:	4a10      	ldr	r2, [pc, #64]	@ (8005cc4 <TL_Init+0x50>)
 8005c82:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8005c84:	4b0d      	ldr	r3, [pc, #52]	@ (8005cbc <TL_Init+0x48>)
 8005c86:	4a10      	ldr	r2, [pc, #64]	@ (8005cc8 <TL_Init+0x54>)
 8005c88:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8005c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8005cbc <TL_Init+0x48>)
 8005c8c:	4a0f      	ldr	r2, [pc, #60]	@ (8005ccc <TL_Init+0x58>)
 8005c8e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8005c90:	4b0a      	ldr	r3, [pc, #40]	@ (8005cbc <TL_Init+0x48>)
 8005c92:	4a0f      	ldr	r2, [pc, #60]	@ (8005cd0 <TL_Init+0x5c>)
 8005c94:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8005c96:	4b09      	ldr	r3, [pc, #36]	@ (8005cbc <TL_Init+0x48>)
 8005c98:	4a0e      	ldr	r2, [pc, #56]	@ (8005cd4 <TL_Init+0x60>)
 8005c9a:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8005c9c:	4b07      	ldr	r3, [pc, #28]	@ (8005cbc <TL_Init+0x48>)
 8005c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8005cd8 <TL_Init+0x64>)
 8005ca0:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8005ca2:	4b06      	ldr	r3, [pc, #24]	@ (8005cbc <TL_Init+0x48>)
 8005ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8005cdc <TL_Init+0x68>)
 8005ca6:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8005ca8:	4b04      	ldr	r3, [pc, #16]	@ (8005cbc <TL_Init+0x48>)
 8005caa:	4a0d      	ldr	r2, [pc, #52]	@ (8005ce0 <TL_Init+0x6c>)
 8005cac:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8005cae:	4b03      	ldr	r3, [pc, #12]	@ (8005cbc <TL_Init+0x48>)
 8005cb0:	4a0c      	ldr	r2, [pc, #48]	@ (8005ce4 <TL_Init+0x70>)
 8005cb2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8005cb4:	f001 f8a2 	bl	8006dfc <HW_IPCC_Init>

  return;
 8005cb8:	bf00      	nop
}
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	20030000 	.word	0x20030000
 8005cc0:	20030028 	.word	0x20030028
 8005cc4:	20030048 	.word	0x20030048
 8005cc8:	20030058 	.word	0x20030058
 8005ccc:	20030068 	.word	0x20030068
 8005cd0:	20030070 	.word	0x20030070
 8005cd4:	20030078 	.word	0x20030078
 8005cd8:	20030080 	.word	0x20030080
 8005cdc:	2003009c 	.word	0x2003009c
 8005ce0:	200300a0 	.word	0x200300a0
 8005ce4:	200300ac 	.word	0x200300ac

08005ce8 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8005cf4:	4811      	ldr	r0, [pc, #68]	@ (8005d3c <TL_BLE_Init+0x54>)
 8005cf6:	f000 fa27 	bl	8006148 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8005cfa:	4b11      	ldr	r3, [pc, #68]	@ (8005d40 <TL_BLE_Init+0x58>)
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689a      	ldr	r2, [r3, #8]
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	68da      	ldr	r2, [r3, #12]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	4a0c      	ldr	r2, [pc, #48]	@ (8005d44 <TL_BLE_Init+0x5c>)
 8005d14:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	4a08      	ldr	r2, [pc, #32]	@ (8005d3c <TL_BLE_Init+0x54>)
 8005d1a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8005d1c:	f001 f884 	bl	8006e28 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a08      	ldr	r2, [pc, #32]	@ (8005d48 <TL_BLE_Init+0x60>)
 8005d26:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	4a07      	ldr	r2, [pc, #28]	@ (8005d4c <TL_BLE_Init+0x64>)
 8005d2e:	6013      	str	r3, [r2, #0]

  return 0;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	200300c8 	.word	0x200300c8
 8005d40:	20030000 	.word	0x20030000
 8005d44:	20030a58 	.word	0x20030a58
 8005d48:	200001f0 	.word	0x200001f0
 8005d4c:	200001f4 	.word	0x200001f4

08005d50 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	460b      	mov	r3, r1
 8005d5a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8005d5c:	4b09      	ldr	r3, [pc, #36]	@ (8005d84 <TL_BLE_SendCmd+0x34>)
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2201      	movs	r2, #1
 8005d64:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8005d66:	4b07      	ldr	r3, [pc, #28]	@ (8005d84 <TL_BLE_SendCmd+0x34>)
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	2001      	movs	r0, #1
 8005d70:	f000 f96c 	bl	800604c <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8005d74:	f001 f872 	bl	8006e5c <HW_IPCC_BLE_SendCmd>

  return 0;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	20030000 	.word	0x20030000

08005d88 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b082      	sub	sp, #8
 8005d8c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8005d8e:	e01c      	b.n	8005dca <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8005d90:	1d3b      	adds	r3, r7, #4
 8005d92:	4619      	mov	r1, r3
 8005d94:	4812      	ldr	r0, [pc, #72]	@ (8005de0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8005d96:	f000 fa76 	bl	8006286 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	7a5b      	ldrb	r3, [r3, #9]
 8005d9e:	2b0f      	cmp	r3, #15
 8005da0:	d003      	beq.n	8005daa <HW_IPCC_BLE_RxEvtNot+0x22>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	7a5b      	ldrb	r3, [r3, #9]
 8005da6:	2b0e      	cmp	r3, #14
 8005da8:	d105      	bne.n	8005db6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4619      	mov	r1, r3
 8005dae:	2002      	movs	r0, #2
 8005db0:	f000 f94c 	bl	800604c <OutputDbgTrace>
 8005db4:	e004      	b.n	8005dc0 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4619      	mov	r1, r3
 8005dba:	2003      	movs	r0, #3
 8005dbc:	f000 f946 	bl	800604c <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8005dc0:	4b08      	ldr	r3, [pc, #32]	@ (8005de4 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	4610      	mov	r0, r2
 8005dc8:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8005dca:	4805      	ldr	r0, [pc, #20]	@ (8005de0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8005dcc:	f000 f9cc 	bl	8006168 <LST_is_empty>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d0dc      	beq.n	8005d90 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8005dd6:	bf00      	nop
}
 8005dd8:	3708      	adds	r7, #8
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	200300c8 	.word	0x200300c8
 8005de4:	200001f0 	.word	0x200001f0

08005de8 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8005dec:	4b02      	ldr	r3, [pc, #8]	@ (8005df8 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4798      	blx	r3

  return;
 8005df2:	bf00      	nop
}
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	200001f4 	.word	0x200001f4

08005dfc <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8005e08:	480d      	ldr	r0, [pc, #52]	@ (8005e40 <TL_SYS_Init+0x44>)
 8005e0a:	f000 f99d 	bl	8006148 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8005e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e44 <TL_SYS_Init+0x48>)
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	689a      	ldr	r2, [r3, #8]
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	4a08      	ldr	r2, [pc, #32]	@ (8005e40 <TL_SYS_Init+0x44>)
 8005e20:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8005e22:	f001 f84d 	bl	8006ec0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a07      	ldr	r2, [pc, #28]	@ (8005e48 <TL_SYS_Init+0x4c>)
 8005e2c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	4a06      	ldr	r2, [pc, #24]	@ (8005e4c <TL_SYS_Init+0x50>)
 8005e34:	6013      	str	r3, [r2, #0]

  return 0;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	200300d0 	.word	0x200300d0
 8005e44:	20030000 	.word	0x20030000
 8005e48:	200001f8 	.word	0x200001f8
 8005e4c:	200001fc 	.word	0x200001fc

08005e50 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	460b      	mov	r3, r1
 8005e5a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8005e5c:	4b09      	ldr	r3, [pc, #36]	@ (8005e84 <TL_SYS_SendCmd+0x34>)
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2210      	movs	r2, #16
 8005e64:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8005e66:	4b07      	ldr	r3, [pc, #28]	@ (8005e84 <TL_SYS_SendCmd+0x34>)
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	2004      	movs	r0, #4
 8005e70:	f000 f8ec 	bl	800604c <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8005e74:	f001 f83e 	bl	8006ef4 <HW_IPCC_SYS_SendCmd>

  return 0;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3708      	adds	r7, #8
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	20030000 	.word	0x20030000

08005e88 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8005e8c:	4b07      	ldr	r3, [pc, #28]	@ (8005eac <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4619      	mov	r1, r3
 8005e94:	2005      	movs	r0, #5
 8005e96:	f000 f8d9 	bl	800604c <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8005e9a:	4b05      	ldr	r3, [pc, #20]	@ (8005eb0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a03      	ldr	r2, [pc, #12]	@ (8005eac <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8005ea0:	68d2      	ldr	r2, [r2, #12]
 8005ea2:	6812      	ldr	r2, [r2, #0]
 8005ea4:	4610      	mov	r0, r2
 8005ea6:	4798      	blx	r3

  return;
 8005ea8:	bf00      	nop
}
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	20030000 	.word	0x20030000
 8005eb0:	200001f8 	.word	0x200001f8

08005eb4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8005eba:	e00e      	b.n	8005eda <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8005ebc:	1d3b      	adds	r3, r7, #4
 8005ebe:	4619      	mov	r1, r3
 8005ec0:	480b      	ldr	r0, [pc, #44]	@ (8005ef0 <HW_IPCC_SYS_EvtNot+0x3c>)
 8005ec2:	f000 f9e0 	bl	8006286 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4619      	mov	r1, r3
 8005eca:	2006      	movs	r0, #6
 8005ecc:	f000 f8be 	bl	800604c <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8005ed0:	4b08      	ldr	r3, [pc, #32]	@ (8005ef4 <HW_IPCC_SYS_EvtNot+0x40>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	4610      	mov	r0, r2
 8005ed8:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8005eda:	4805      	ldr	r0, [pc, #20]	@ (8005ef0 <HW_IPCC_SYS_EvtNot+0x3c>)
 8005edc:	f000 f944 	bl	8006168 <LST_is_empty>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d0ea      	beq.n	8005ebc <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8005ee6:	bf00      	nop
}
 8005ee8:	3708      	adds	r7, #8
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	200300d0 	.word	0x200300d0
 8005ef4:	200001fc 	.word	0x200001fc

08005ef8 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8005f00:	4817      	ldr	r0, [pc, #92]	@ (8005f60 <TL_MM_Init+0x68>)
 8005f02:	f000 f921 	bl	8006148 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8005f06:	4817      	ldr	r0, [pc, #92]	@ (8005f64 <TL_MM_Init+0x6c>)
 8005f08:	f000 f91e 	bl	8006148 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8005f0c:	4b16      	ldr	r3, [pc, #88]	@ (8005f68 <TL_MM_Init+0x70>)
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	4a16      	ldr	r2, [pc, #88]	@ (8005f6c <TL_MM_Init+0x74>)
 8005f12:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8005f14:	4b15      	ldr	r3, [pc, #84]	@ (8005f6c <TL_MM_Init+0x74>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	6892      	ldr	r2, [r2, #8]
 8005f1c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8005f1e:	4b13      	ldr	r3, [pc, #76]	@ (8005f6c <TL_MM_Init+0x74>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	68d2      	ldr	r2, [r2, #12]
 8005f26:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8005f28:	4b10      	ldr	r3, [pc, #64]	@ (8005f6c <TL_MM_Init+0x74>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a0c      	ldr	r2, [pc, #48]	@ (8005f60 <TL_MM_Init+0x68>)
 8005f2e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8005f30:	4b0e      	ldr	r3, [pc, #56]	@ (8005f6c <TL_MM_Init+0x74>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	6812      	ldr	r2, [r2, #0]
 8005f38:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8005f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8005f6c <TL_MM_Init+0x74>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	6852      	ldr	r2, [r2, #4]
 8005f42:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8005f44:	4b09      	ldr	r3, [pc, #36]	@ (8005f6c <TL_MM_Init+0x74>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6912      	ldr	r2, [r2, #16]
 8005f4c:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8005f4e:	4b07      	ldr	r3, [pc, #28]	@ (8005f6c <TL_MM_Init+0x74>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	6952      	ldr	r2, [r2, #20]
 8005f56:	619a      	str	r2, [r3, #24]

  return;
 8005f58:	bf00      	nop
}
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	200300b8 	.word	0x200300b8
 8005f64:	200001e8 	.word	0x200001e8
 8005f68:	20030000 	.word	0x20030000
 8005f6c:	20000200 	.word	0x20000200

08005f70 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8005f78:	6879      	ldr	r1, [r7, #4]
 8005f7a:	4807      	ldr	r0, [pc, #28]	@ (8005f98 <TL_MM_EvtDone+0x28>)
 8005f7c:	f000 f93c 	bl	80061f8 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8005f80:	6879      	ldr	r1, [r7, #4]
 8005f82:	2000      	movs	r0, #0
 8005f84:	f000 f862 	bl	800604c <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8005f88:	4804      	ldr	r0, [pc, #16]	@ (8005f9c <TL_MM_EvtDone+0x2c>)
 8005f8a:	f000 fff9 	bl	8006f80 <HW_IPCC_MM_SendFreeBuf>

  return;
 8005f8e:	bf00      	nop
}
 8005f90:	3708      	adds	r7, #8
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	200001e8 	.word	0x200001e8
 8005f9c:	08005fa1 	.word	0x08005fa1

08005fa0 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8005fa6:	e00c      	b.n	8005fc2 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8005fa8:	1d3b      	adds	r3, r7, #4
 8005faa:	4619      	mov	r1, r3
 8005fac:	480a      	ldr	r0, [pc, #40]	@ (8005fd8 <SendFreeBuf+0x38>)
 8005fae:	f000 f96a 	bl	8006286 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8005fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8005fdc <SendFreeBuf+0x3c>)
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	4611      	mov	r1, r2
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f000 f91b 	bl	80061f8 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8005fc2:	4805      	ldr	r0, [pc, #20]	@ (8005fd8 <SendFreeBuf+0x38>)
 8005fc4:	f000 f8d0 	bl	8006168 <LST_is_empty>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d0ec      	beq.n	8005fa8 <SendFreeBuf+0x8>
  }

  return;
 8005fce:	bf00      	nop
}
 8005fd0:	3708      	adds	r7, #8
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	200001e8 	.word	0x200001e8
 8005fdc:	20030000 	.word	0x20030000

08005fe0 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8005fe4:	4805      	ldr	r0, [pc, #20]	@ (8005ffc <TL_TRACES_Init+0x1c>)
 8005fe6:	f000 f8af 	bl	8006148 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8005fea:	4b05      	ldr	r3, [pc, #20]	@ (8006000 <TL_TRACES_Init+0x20>)
 8005fec:	695b      	ldr	r3, [r3, #20]
 8005fee:	4a03      	ldr	r2, [pc, #12]	@ (8005ffc <TL_TRACES_Init+0x1c>)
 8005ff0:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8005ff2:	f001 f817 	bl	8007024 <HW_IPCC_TRACES_Init>

  return;
 8005ff6:	bf00      	nop
}
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	200300c0 	.word	0x200300c0
 8006000:	20030000 	.word	0x20030000

08006004 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800600a:	e008      	b.n	800601e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800600c:	1d3b      	adds	r3, r7, #4
 800600e:	4619      	mov	r1, r3
 8006010:	4808      	ldr	r0, [pc, #32]	@ (8006034 <HW_IPCC_TRACES_EvtNot+0x30>)
 8006012:	f000 f938 	bl	8006286 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4618      	mov	r0, r3
 800601a:	f000 f80d 	bl	8006038 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800601e:	4805      	ldr	r0, [pc, #20]	@ (8006034 <HW_IPCC_TRACES_EvtNot+0x30>)
 8006020:	f000 f8a2 	bl	8006168 <LST_is_empty>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d0f0      	beq.n	800600c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800602a:	bf00      	nop
}
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	200300c0 	.word	0x200300c0

08006038 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800604c:	b480      	push	{r7}
 800604e:	b087      	sub	sp, #28
 8006050:	af00      	add	r7, sp, #0
 8006052:	4603      	mov	r3, r0
 8006054:	6039      	str	r1, [r7, #0]
 8006056:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 8006058:	79fb      	ldrb	r3, [r7, #7]
 800605a:	2b06      	cmp	r3, #6
 800605c:	d845      	bhi.n	80060ea <OutputDbgTrace+0x9e>
 800605e:	a201      	add	r2, pc, #4	@ (adr r2, 8006064 <OutputDbgTrace+0x18>)
 8006060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006064:	08006081 	.word	0x08006081
 8006068:	080060a5 	.word	0x080060a5
 800606c:	080060ab 	.word	0x080060ab
 8006070:	080060bf 	.word	0x080060bf
 8006074:	080060cb 	.word	0x080060cb
 8006078:	080060d1 	.word	0x080060d1
 800607c:	080060df 	.word	0x080060df
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	7a5b      	ldrb	r3, [r3, #9]
 8006088:	2bff      	cmp	r3, #255	@ 0xff
 800608a:	d005      	beq.n	8006098 <OutputDbgTrace+0x4c>
 800608c:	2bff      	cmp	r3, #255	@ 0xff
 800608e:	dc05      	bgt.n	800609c <OutputDbgTrace+0x50>
 8006090:	2b0e      	cmp	r3, #14
 8006092:	d005      	beq.n	80060a0 <OutputDbgTrace+0x54>
 8006094:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8006096:	e001      	b.n	800609c <OutputDbgTrace+0x50>
          break;
 8006098:	bf00      	nop
 800609a:	e027      	b.n	80060ec <OutputDbgTrace+0xa0>
          break;
 800609c:	bf00      	nop
 800609e:	e025      	b.n	80060ec <OutputDbgTrace+0xa0>
          break;
 80060a0:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 80060a2:	e023      	b.n	80060ec <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 80060a8:	e020      	b.n	80060ec <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	7a5b      	ldrb	r3, [r3, #9]
 80060b2:	2b0e      	cmp	r3, #14
 80060b4:	d001      	beq.n	80060ba <OutputDbgTrace+0x6e>
 80060b6:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 80060b8:	e000      	b.n	80060bc <OutputDbgTrace+0x70>
          break;
 80060ba:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 80060bc:	e016      	b.n	80060ec <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	7a5b      	ldrb	r3, [r3, #9]
 80060c6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 80060c8:	e010      	b.n	80060ec <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 80060ce:	e00d      	b.n	80060ec <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	785b      	ldrb	r3, [r3, #1]
 80060d8:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 80060da:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 80060dc:	e006      	b.n	80060ec <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	7a5b      	ldrb	r3, [r3, #9]
 80060e6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 80060e8:	e000      	b.n	80060ec <OutputDbgTrace+0xa0>

    default:
      break;
 80060ea:	bf00      	nop
  }

  return;
 80060ec:	bf00      	nop
}
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 80060f8:	b480      	push	{r7}
 80060fa:	b085      	sub	sp, #20
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	4603      	mov	r3, r0
 8006100:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8006102:	4b0f      	ldr	r3, [pc, #60]	@ (8006140 <OTP_Read+0x48>)
 8006104:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8006106:	e002      	b.n	800610e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	3b08      	subs	r3, #8
 800610c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	3307      	adds	r3, #7
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	79fa      	ldrb	r2, [r7, #7]
 8006116:	429a      	cmp	r2, r3
 8006118:	d003      	beq.n	8006122 <OTP_Read+0x2a>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	4a09      	ldr	r2, [pc, #36]	@ (8006144 <OTP_Read+0x4c>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d1f2      	bne.n	8006108 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	3307      	adds	r3, #7
 8006126:	781b      	ldrb	r3, [r3, #0]
 8006128:	79fa      	ldrb	r2, [r7, #7]
 800612a:	429a      	cmp	r2, r3
 800612c:	d001      	beq.n	8006132 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800612e:	2300      	movs	r3, #0
 8006130:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8006132:	68fb      	ldr	r3, [r7, #12]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3714      	adds	r7, #20
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	1fff73f8 	.word	0x1fff73f8
 8006144:	1fff7000 	.word	0x1fff7000

08006148 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	605a      	str	r2, [r3, #4]
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8006168:	b480      	push	{r7}
 800616a:	b087      	sub	sp, #28
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006170:	f3ef 8310 	mrs	r3, PRIMASK
 8006174:	60fb      	str	r3, [r7, #12]
  return(result);
 8006176:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8006178:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800617a:	b672      	cpsid	i
}
 800617c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	429a      	cmp	r2, r3
 8006186:	d102      	bne.n	800618e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8006188:	2301      	movs	r3, #1
 800618a:	75fb      	strb	r3, [r7, #23]
 800618c:	e001      	b.n	8006192 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800618e:	2300      	movs	r3, #0
 8006190:	75fb      	strb	r3, [r7, #23]
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	f383 8810 	msr	PRIMASK, r3
}
 800619c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800619e:	7dfb      	ldrb	r3, [r7, #23]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	371c      	adds	r7, #28
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b087      	sub	sp, #28
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061b6:	f3ef 8310 	mrs	r3, PRIMASK
 80061ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80061bc:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80061be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80061c0:	b672      	cpsid	i
}
 80061c2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	683a      	ldr	r2, [r7, #0]
 80061d6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	605a      	str	r2, [r3, #4]
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f383 8810 	msr	PRIMASK, r3
}
 80061ea:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80061ec:	bf00      	nop
 80061ee:	371c      	adds	r7, #28
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b087      	sub	sp, #28
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006202:	f3ef 8310 	mrs	r3, PRIMASK
 8006206:	60fb      	str	r3, [r7, #12]
  return(result);
 8006208:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800620a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800620c:	b672      	cpsid	i
}
 800620e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	601a      	str	r2, [r3, #0]
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	f383 8810 	msr	PRIMASK, r3
}
 8006236:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8006238:	bf00      	nop
 800623a:	371c      	adds	r7, #28
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8006244:	b480      	push	{r7}
 8006246:	b087      	sub	sp, #28
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800624c:	f3ef 8310 	mrs	r3, PRIMASK
 8006250:	60fb      	str	r3, [r7, #12]
  return(result);
 8006252:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8006254:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006256:	b672      	cpsid	i
}
 8006258:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	6812      	ldr	r2, [r2, #0]
 8006262:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	6852      	ldr	r2, [r2, #4]
 800626c:	605a      	str	r2, [r3, #4]
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f383 8810 	msr	PRIMASK, r3
}
 8006278:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800627a:	bf00      	nop
 800627c:	371c      	adds	r7, #28
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b086      	sub	sp, #24
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
 800628e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006290:	f3ef 8310 	mrs	r3, PRIMASK
 8006294:	60fb      	str	r3, [r7, #12]
  return(result);
 8006296:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8006298:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800629a:	b672      	cpsid	i
}
 800629c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7ff ffca 	bl	8006244 <LST_remove_node>
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	f383 8810 	msr	PRIMASK, r3
}
 80062ba:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80062bc:	bf00      	nop
 80062be:	3718      	adds	r7, #24
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80062c4:	b480      	push	{r7}
 80062c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 80062c8:	4b03      	ldr	r3, [pc, #12]	@ (80062d8 <LL_FLASH_GetUDN+0x14>)
 80062ca:	681b      	ldr	r3, [r3, #0]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	1fff7580 	.word	0x1fff7580

080062dc <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80062e0:	4b03      	ldr	r3, [pc, #12]	@ (80062f0 <LL_FLASH_GetDeviceID+0x14>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	b2db      	uxtb	r3, r3
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr
 80062f0:	1fff7584 	.word	0x1fff7584

080062f4 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80062f4:	b480      	push	{r7}
 80062f6:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80062f8:	4b03      	ldr	r3, [pc, #12]	@ (8006308 <LL_FLASH_GetSTCompanyID+0x14>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	0a1b      	lsrs	r3, r3, #8
}
 80062fe:	4618      	mov	r0, r3
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr
 8006308:	1fff7584 	.word	0x1fff7584

0800630c <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800630c:	b5b0      	push	{r4, r5, r7, lr}
 800630e:	b090      	sub	sp, #64	@ 0x40
 8006310:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006312:	2392      	movs	r3, #146	@ 0x92
 8006314:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8006318:	4b25      	ldr	r3, [pc, #148]	@ (80063b0 <APP_BLE_Init+0xa4>)
 800631a:	1d3c      	adds	r4, r7, #4
 800631c:	461d      	mov	r5, r3
 800631e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006320:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006322:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006324:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006326:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006328:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800632a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800632e:	c403      	stmia	r4!, {r0, r1}
 8006330:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8006332:	f000 f921 	bl	8006578 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8006336:	2101      	movs	r1, #1
 8006338:	2002      	movs	r0, #2
 800633a:	f000 feab 	bl	8007094 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800633e:	4a1d      	ldr	r2, [pc, #116]	@ (80063b4 <APP_BLE_Init+0xa8>)
 8006340:	2100      	movs	r1, #0
 8006342:	2002      	movs	r0, #2
 8006344:	f000 ffd2 	bl	80072ec <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8006348:	1d3b      	adds	r3, r7, #4
 800634a:	4618      	mov	r0, r3
 800634c:	f7ff f8c6 	bl	80054dc <SHCI_C2_BLE_Init>
 8006350:	4603      	mov	r3, r0
 8006352:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 8006356:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <APP_BLE_Init+0x56>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800635e:	f7fb f91d 	bl	800159c <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8006362:	f000 f91f 	bl	80065a4 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8006366:	f7ff f813 	bl	8005390 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800636a:	4b13      	ldr	r3, [pc, #76]	@ (80063b8 <APP_BLE_Init+0xac>)
 800636c:	2200      	movs	r2, #0
 800636e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8006372:	4b11      	ldr	r3, [pc, #68]	@ (80063b8 <APP_BLE_Init+0xac>)
 8006374:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006378:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800637a:	4a10      	ldr	r2, [pc, #64]	@ (80063bc <APP_BLE_Init+0xb0>)
 800637c:	2100      	movs	r1, #0
 800637e:	2001      	movs	r0, #1
 8006380:	f000 ffb4 	bl	80072ec <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8006384:	2006      	movs	r0, #6
 8006386:	f7fe fe77 	bl	8005078 <aci_hal_set_radio_activity_mask>
 800638a:	4603      	mov	r3, r0
 800638c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 8006390:	f000 fac5 	bl	800691e <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8006394:	4b08      	ldr	r3, [pc, #32]	@ (80063b8 <APP_BLE_Init+0xac>)
 8006396:	2200      	movs	r2, #0
 8006398:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800639a:	4b07      	ldr	r3, [pc, #28]	@ (80063b8 <APP_BLE_Init+0xac>)
 800639c:	2200      	movs	r2, #0
 800639e:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 80063a0:	2001      	movs	r0, #1
 80063a2:	f000 f9b3 	bl	800670c <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 80063a6:	bf00      	nop
}
 80063a8:	3740      	adds	r7, #64	@ 0x40
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bdb0      	pop	{r4, r5, r7, pc}
 80063ae:	bf00      	nop
 80063b0:	08007618 	.word	0x08007618
 80063b4:	080056f9 	.word	0x080056f9
 80063b8:	2000020c 	.word	0x2000020c
 80063bc:	080067f5 	.word	0x080067f5

080063c0 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b08c      	sub	sp, #48	@ 0x30
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 80063c8:	2392      	movs	r3, #146	@ 0x92
 80063ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	3301      	adds	r3, #1
 80063d2:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 80063d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	2bff      	cmp	r3, #255	@ 0xff
 80063da:	d05c      	beq.n	8006496 <SVCCTL_App_Notification+0xd6>
 80063dc:	2bff      	cmp	r3, #255	@ 0xff
 80063de:	f300 80bd 	bgt.w	800655c <SVCCTL_App_Notification+0x19c>
 80063e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80063e4:	d02b      	beq.n	800643e <SVCCTL_App_Notification+0x7e>
 80063e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80063e8:	f300 80b8 	bgt.w	800655c <SVCCTL_App_Notification+0x19c>
 80063ec:	2b05      	cmp	r3, #5
 80063ee:	d002      	beq.n	80063f6 <SVCCTL_App_Notification+0x36>
 80063f0:	2b10      	cmp	r3, #16
 80063f2:	d020      	beq.n	8006436 <SVCCTL_App_Notification+0x76>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 80063f4:	e0b2      	b.n	800655c <SVCCTL_App_Notification+0x19c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 80063f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f8:	3302      	adds	r3, #2
 80063fa:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006402:	b29a      	uxth	r2, r3
 8006404:	4b59      	ldr	r3, [pc, #356]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 8006406:	8adb      	ldrh	r3, [r3, #22]
 8006408:	429a      	cmp	r2, r3
 800640a:	d106      	bne.n	800641a <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800640c:	4b57      	ldr	r3, [pc, #348]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 800640e:	2200      	movs	r2, #0
 8006410:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8006412:	4b56      	ldr	r3, [pc, #344]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 8006414:	2200      	movs	r2, #0
 8006416:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 800641a:	2001      	movs	r0, #1
 800641c:	f000 f976 	bl	800670c <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8006420:	4b53      	ldr	r3, [pc, #332]	@ (8006570 <SVCCTL_App_Notification+0x1b0>)
 8006422:	2201      	movs	r2, #1
 8006424:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8006426:	4b51      	ldr	r3, [pc, #324]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 8006428:	8ada      	ldrh	r2, [r3, #22]
 800642a:	4b51      	ldr	r3, [pc, #324]	@ (8006570 <SVCCTL_App_Notification+0x1b0>)
 800642c:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 800642e:	4850      	ldr	r0, [pc, #320]	@ (8006570 <SVCCTL_App_Notification+0x1b0>)
 8006430:	f000 fa61 	bl	80068f6 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8006434:	e095      	b.n	8006562 <SVCCTL_App_Notification+0x1a2>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 8006436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006438:	3302      	adds	r3, #2
 800643a:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 800643c:	e091      	b.n	8006562 <SVCCTL_App_Notification+0x1a2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800643e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006440:	3302      	adds	r3, #2
 8006442:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d001      	beq.n	8006450 <SVCCTL_App_Notification+0x90>
 800644c:	2b03      	cmp	r3, #3
          break;
 800644e:	e021      	b.n	8006494 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	3301      	adds	r3, #1
 8006454:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8006456:	4b45      	ldr	r3, [pc, #276]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 8006458:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800645c:	2b04      	cmp	r3, #4
 800645e:	d104      	bne.n	800646a <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8006460:	4b42      	ldr	r3, [pc, #264]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 8006462:	2206      	movs	r2, #6
 8006464:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8006468:	e003      	b.n	8006472 <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800646a:	4b40      	ldr	r3, [pc, #256]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 800646c:	2205      	movs	r2, #5
 800646e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006478:	b29a      	uxth	r2, r3
 800647a:	4b3c      	ldr	r3, [pc, #240]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 800647c:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800647e:	4b3c      	ldr	r3, [pc, #240]	@ (8006570 <SVCCTL_App_Notification+0x1b0>)
 8006480:	2200      	movs	r2, #0
 8006482:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8006484:	4b39      	ldr	r3, [pc, #228]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 8006486:	8ada      	ldrh	r2, [r3, #22]
 8006488:	4b39      	ldr	r3, [pc, #228]	@ (8006570 <SVCCTL_App_Notification+0x1b0>)
 800648a:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 800648c:	4838      	ldr	r0, [pc, #224]	@ (8006570 <SVCCTL_App_Notification+0x1b0>)
 800648e:	f000 fa32 	bl	80068f6 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8006492:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8006494:	e065      	b.n	8006562 <SVCCTL_App_Notification+0x1a2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	3302      	adds	r3, #2
 800649a:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 800649c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649e:	881b      	ldrh	r3, [r3, #0]
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	f640 420e 	movw	r2, #3086	@ 0xc0e
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d048      	beq.n	800653c <SVCCTL_App_Notification+0x17c>
 80064aa:	f640 420e 	movw	r2, #3086	@ 0xc0e
 80064ae:	4293      	cmp	r3, r2
 80064b0:	dc56      	bgt.n	8006560 <SVCCTL_App_Notification+0x1a0>
 80064b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064b6:	d04b      	beq.n	8006550 <SVCCTL_App_Notification+0x190>
 80064b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064bc:	dc50      	bgt.n	8006560 <SVCCTL_App_Notification+0x1a0>
 80064be:	f240 420a 	movw	r2, #1034	@ 0x40a
 80064c2:	4293      	cmp	r3, r2
 80064c4:	dc4c      	bgt.n	8006560 <SVCCTL_App_Notification+0x1a0>
 80064c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064ca:	dc04      	bgt.n	80064d6 <SVCCTL_App_Notification+0x116>
 80064cc:	2b04      	cmp	r3, #4
 80064ce:	d041      	beq.n	8006554 <SVCCTL_App_Notification+0x194>
 80064d0:	2b06      	cmp	r3, #6
 80064d2:	d039      	beq.n	8006548 <SVCCTL_App_Notification+0x188>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80064d4:	e044      	b.n	8006560 <SVCCTL_App_Notification+0x1a0>
      switch (p_blecore_evt->ecode)
 80064d6:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 80064da:	2b09      	cmp	r3, #9
 80064dc:	d840      	bhi.n	8006560 <SVCCTL_App_Notification+0x1a0>
 80064de:	a201      	add	r2, pc, #4	@ (adr r2, 80064e4 <SVCCTL_App_Notification+0x124>)
 80064e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e4:	08006535 	.word	0x08006535
 80064e8:	0800650d 	.word	0x0800650d
 80064ec:	08006561 	.word	0x08006561
 80064f0:	08006561 	.word	0x08006561
 80064f4:	08006561 	.word	0x08006561
 80064f8:	08006561 	.word	0x08006561
 80064fc:	08006559 	.word	0x08006559
 8006500:	08006561 	.word	0x08006561
 8006504:	08006521 	.word	0x08006521
 8006508:	08006559 	.word	0x08006559
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 800650c:	4b17      	ldr	r3, [pc, #92]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 800650e:	8adb      	ldrh	r3, [r3, #22]
 8006510:	4918      	ldr	r1, [pc, #96]	@ (8006574 <SVCCTL_App_Notification+0x1b4>)
 8006512:	4618      	mov	r0, r3
 8006514:	f7fd ffb2 	bl	800447c <aci_gap_pass_key_resp>
 8006518:	4603      	mov	r3, r0
 800651a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 800651e:	e01c      	b.n	800655a <SVCCTL_App_Notification+0x19a>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8006520:	4b12      	ldr	r3, [pc, #72]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 8006522:	8adb      	ldrh	r3, [r3, #22]
 8006524:	2101      	movs	r1, #1
 8006526:	4618      	mov	r0, r3
 8006528:	f7fe f952 	bl	80047d0 <aci_gap_numeric_comparison_value_confirm_yesno>
 800652c:	4603      	mov	r3, r0
 800652e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8006532:	e012      	b.n	800655a <SVCCTL_App_Notification+0x19a>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8006534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006536:	3302      	adds	r3, #2
 8006538:	623b      	str	r3, [r7, #32]
          break;
 800653a:	e00e      	b.n	800655a <SVCCTL_App_Notification+0x19a>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800653c:	4b0b      	ldr	r3, [pc, #44]	@ (800656c <SVCCTL_App_Notification+0x1ac>)
 800653e:	8adb      	ldrh	r3, [r3, #22]
 8006540:	4618      	mov	r0, r3
 8006542:	f7fe fc58 	bl	8004df6 <aci_gatt_confirm_indication>
        break;
 8006546:	e008      	b.n	800655a <SVCCTL_App_Notification+0x19a>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 8006548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654a:	3302      	adds	r3, #2
 800654c:	61fb      	str	r3, [r7, #28]
          break;
 800654e:	e004      	b.n	800655a <SVCCTL_App_Notification+0x19a>
          break;
 8006550:	bf00      	nop
 8006552:	e005      	b.n	8006560 <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8006554:	bf00      	nop
 8006556:	e003      	b.n	8006560 <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8006558:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800655a:	e001      	b.n	8006560 <SVCCTL_App_Notification+0x1a0>
      break;
 800655c:	bf00      	nop
 800655e:	e000      	b.n	8006562 <SVCCTL_App_Notification+0x1a2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8006560:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8006562:	2301      	movs	r3, #1
}
 8006564:	4618      	mov	r0, r3
 8006566:	3730      	adds	r7, #48	@ 0x30
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	2000020c 	.word	0x2000020c
 8006570:	20000290 	.word	0x20000290
 8006574:	0001b207 	.word	0x0001b207

08006578 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800657e:	4b06      	ldr	r3, [pc, #24]	@ (8006598 <Ble_Tl_Init+0x20>)
 8006580:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8006582:	4b06      	ldr	r3, [pc, #24]	@ (800659c <Ble_Tl_Init+0x24>)
 8006584:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8006586:	463b      	mov	r3, r7
 8006588:	4619      	mov	r1, r3
 800658a:	4805      	ldr	r0, [pc, #20]	@ (80065a0 <Ble_Tl_Init+0x28>)
 800658c:	f7ff f898 	bl	80056c0 <hci_init>

  return;
 8006590:	bf00      	nop
}
 8006592:	3708      	adds	r7, #8
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	200300d8 	.word	0x200300d8
 800659c:	080068a5 	.word	0x080068a5
 80065a0:	0800686d 	.word	0x0800686d

080065a4 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 80065a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065a6:	b08d      	sub	sp, #52	@ 0x34
 80065a8:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 80065aa:	2300      	movs	r3, #0
 80065ac:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80065ae:	2392      	movs	r3, #146	@ 0x92
 80065b0:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 80065b2:	f7fe fdb5 	bl	8005120 <hci_reset>
 80065b6:	4603      	mov	r3, r0
 80065b8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 80065ba:	f000 f8d7 	bl	800676c <BleGetBdAddress>
 80065be:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	2106      	movs	r1, #6
 80065c4:	2000      	movs	r0, #0
 80065c6:	f7fe fc6b 	bl	8004ea0 <aci_hal_write_config_data>
 80065ca:	4603      	mov	r3, r0
 80065cc:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 80065ce:	4a4a      	ldr	r2, [pc, #296]	@ (80066f8 <Ble_Hci_Gap_Gatt_Init+0x154>)
 80065d0:	2110      	movs	r1, #16
 80065d2:	2018      	movs	r0, #24
 80065d4:	f7fe fc64 	bl	8004ea0 <aci_hal_write_config_data>
 80065d8:	4603      	mov	r3, r0
 80065da:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 80065dc:	4a47      	ldr	r2, [pc, #284]	@ (80066fc <Ble_Hci_Gap_Gatt_Init+0x158>)
 80065de:	2110      	movs	r1, #16
 80065e0:	2008      	movs	r0, #8
 80065e2:	f7fe fc5d 	bl	8004ea0 <aci_hal_write_config_data>
 80065e6:	4603      	mov	r3, r0
 80065e8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 80065ea:	211b      	movs	r1, #27
 80065ec:	2001      	movs	r0, #1
 80065ee:	f7fe fcdc 	bl	8004faa <aci_hal_set_tx_power_level>
 80065f2:	4603      	mov	r3, r0
 80065f4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 80065f6:	f7fe f952 	bl	800489e <aci_gatt_init>
 80065fa:	4603      	mov	r3, r0
 80065fc:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 80065fe:	2300      	movs	r3, #0
 8006600:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8006602:	7bfb      	ldrb	r3, [r7, #15]
 8006604:	f043 0301 	orr.w	r3, r3, #1
 8006608:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d01f      	beq.n	8006650 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8006610:	4b3b      	ldr	r3, [pc, #236]	@ (8006700 <Ble_Hci_Gap_Gatt_Init+0x15c>)
 8006612:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8006614:	1dba      	adds	r2, r7, #6
 8006616:	7bf8      	ldrb	r0, [r7, #15]
 8006618:	1cbb      	adds	r3, r7, #2
 800661a:	9301      	str	r3, [sp, #4]
 800661c:	1d3b      	adds	r3, r7, #4
 800661e:	9300      	str	r3, [sp, #0]
 8006620:	4613      	mov	r3, r2
 8006622:	2208      	movs	r2, #8
 8006624:	2100      	movs	r1, #0
 8006626:	f7fd ff90 	bl	800454a <aci_gap_init>
 800662a:	4603      	mov	r3, r0
 800662c:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800662e:	88fc      	ldrh	r4, [r7, #6]
 8006630:	88bd      	ldrh	r5, [r7, #4]
 8006632:	68b8      	ldr	r0, [r7, #8]
 8006634:	f7f9 fda2 	bl	800017c <strlen>
 8006638:	4603      	mov	r3, r0
 800663a:	b2da      	uxtb	r2, r3
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	4613      	mov	r3, r2
 8006642:	2200      	movs	r2, #0
 8006644:	4629      	mov	r1, r5
 8006646:	4620      	mov	r0, r4
 8006648:	f7fe fb2c 	bl	8004ca4 <aci_gatt_update_char_value>
 800664c:	4603      	mov	r3, r0
 800664e:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8006650:	88f8      	ldrh	r0, [r7, #6]
 8006652:	8879      	ldrh	r1, [r7, #2]
 8006654:	463b      	mov	r3, r7
 8006656:	9300      	str	r3, [sp, #0]
 8006658:	2302      	movs	r3, #2
 800665a:	2200      	movs	r2, #0
 800665c:	f7fe fb22 	bl	8004ca4 <aci_gatt_update_char_value>
 8006660:	4603      	mov	r3, r0
 8006662:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8006664:	2202      	movs	r2, #2
 8006666:	2102      	movs	r1, #2
 8006668:	2000      	movs	r0, #0
 800666a:	f7fe fd7d 	bl	8005168 <hci_le_set_default_phy>
 800666e:	4603      	mov	r3, r0
 8006670:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8006672:	4b24      	ldr	r3, [pc, #144]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006674:	2201      	movs	r2, #1
 8006676:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8006678:	4b22      	ldr	r3, [pc, #136]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	4618      	mov	r0, r3
 800667e:	f7fd fde5 	bl	800424c <aci_gap_set_io_capability>
 8006682:	4603      	mov	r3, r0
 8006684:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8006686:	4b1f      	ldr	r3, [pc, #124]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006688:	2201      	movs	r2, #1
 800668a:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800668c:	4b1d      	ldr	r3, [pc, #116]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800668e:	2208      	movs	r2, #8
 8006690:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8006692:	4b1c      	ldr	r3, [pc, #112]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006694:	2210      	movs	r2, #16
 8006696:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8006698:	4b1a      	ldr	r3, [pc, #104]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800669a:	2200      	movs	r2, #0
 800669c:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800669e:	4b19      	ldr	r3, [pc, #100]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066a0:	4a19      	ldr	r2, [pc, #100]	@ (8006708 <Ble_Hci_Gap_Gatt_Init+0x164>)
 80066a2:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 80066a4:	4b17      	ldr	r3, [pc, #92]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066a6:	2200      	movs	r2, #0
 80066a8:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 80066aa:	4b16      	ldr	r3, [pc, #88]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066ac:	789c      	ldrb	r4, [r3, #2]
 80066ae:	4b15      	ldr	r3, [pc, #84]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066b0:	785d      	ldrb	r5, [r3, #1]
 80066b2:	4b14      	ldr	r3, [pc, #80]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066b4:	791b      	ldrb	r3, [r3, #4]
 80066b6:	4a13      	ldr	r2, [pc, #76]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066b8:	7952      	ldrb	r2, [r2, #5]
 80066ba:	4912      	ldr	r1, [pc, #72]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066bc:	78c9      	ldrb	r1, [r1, #3]
 80066be:	4811      	ldr	r0, [pc, #68]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066c0:	6880      	ldr	r0, [r0, #8]
 80066c2:	2600      	movs	r6, #0
 80066c4:	9604      	str	r6, [sp, #16]
 80066c6:	9003      	str	r0, [sp, #12]
 80066c8:	9102      	str	r1, [sp, #8]
 80066ca:	9201      	str	r2, [sp, #4]
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	2300      	movs	r3, #0
 80066d0:	2201      	movs	r2, #1
 80066d2:	4629      	mov	r1, r5
 80066d4:	4620      	mov	r0, r4
 80066d6:	f7fd fe0d 	bl	80042f4 <aci_gap_set_authentication_requirement>
 80066da:	4603      	mov	r3, r0
 80066dc:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80066de:	4b09      	ldr	r3, [pc, #36]	@ (8006704 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066e0:	789b      	ldrb	r3, [r3, #2]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d003      	beq.n	80066ee <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 80066e6:	f7fe f84f 	bl	8004788 <aci_gap_configure_filter_accept_list>
 80066ea:	4603      	mov	r3, r0
 80066ec:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 80066ee:	bf00      	nop
 80066f0:	371c      	adds	r7, #28
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066f6:	bf00      	nop
 80066f8:	08007818 	.word	0x08007818
 80066fc:	08007828 	.word	0x08007828
 8006700:	08007654 	.word	0x08007654
 8006704:	2000020c 	.word	0x2000020c
 8006708:	0001b207 	.word	0x0001b207

0800670c <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b08c      	sub	sp, #48	@ 0x30
 8006710:	af08      	add	r7, sp, #32
 8006712:	4603      	mov	r3, r0
 8006714:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006716:	2392      	movs	r3, #146	@ 0x92
 8006718:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800671a:	4a12      	ldr	r2, [pc, #72]	@ (8006764 <Adv_Request+0x58>)
 800671c:	79fb      	ldrb	r3, [r7, #7]
 800671e:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 8006722:	2300      	movs	r3, #0
 8006724:	9306      	str	r3, [sp, #24]
 8006726:	2300      	movs	r3, #0
 8006728:	9305      	str	r3, [sp, #20]
 800672a:	2300      	movs	r3, #0
 800672c:	9304      	str	r3, [sp, #16]
 800672e:	2300      	movs	r3, #0
 8006730:	9303      	str	r3, [sp, #12]
 8006732:	2300      	movs	r3, #0
 8006734:	9302      	str	r3, [sp, #8]
 8006736:	2300      	movs	r3, #0
 8006738:	9301      	str	r3, [sp, #4]
 800673a:	2300      	movs	r3, #0
 800673c:	9300      	str	r3, [sp, #0]
 800673e:	2300      	movs	r3, #0
 8006740:	22a0      	movs	r2, #160	@ 0xa0
 8006742:	2180      	movs	r1, #128	@ 0x80
 8006744:	2000      	movs	r0, #0
 8006746:	f7fd fc87 	bl	8004058 <aci_gap_set_discoverable>
 800674a:	4603      	mov	r3, r0
 800674c:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800674e:	4906      	ldr	r1, [pc, #24]	@ (8006768 <Adv_Request+0x5c>)
 8006750:	2003      	movs	r0, #3
 8006752:	f7fd ffa7 	bl	80046a4 <aci_gap_update_adv_data>
 8006756:	4603      	mov	r3, r0
 8006758:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800675a:	bf00      	nop
}
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	2000020c 	.word	0x2000020c
 8006768:	20000014 	.word	0x20000014

0800676c <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b086      	sub	sp, #24
 8006770:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8006772:	f7ff fda7 	bl	80062c4 <LL_FLASH_GetUDN>
 8006776:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677e:	d023      	beq.n	80067c8 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8006780:	f7ff fdb8 	bl	80062f4 <LL_FLASH_GetSTCompanyID>
 8006784:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8006786:	f7ff fda9 	bl	80062dc <LL_FLASH_GetDeviceID>
 800678a:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	b2da      	uxtb	r2, r3
 8006790:	4b16      	ldr	r3, [pc, #88]	@ (80067ec <BleGetBdAddress+0x80>)
 8006792:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	0a1b      	lsrs	r3, r3, #8
 8006798:	b2da      	uxtb	r2, r3
 800679a:	4b14      	ldr	r3, [pc, #80]	@ (80067ec <BleGetBdAddress+0x80>)
 800679c:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	b2da      	uxtb	r2, r3
 80067a2:	4b12      	ldr	r3, [pc, #72]	@ (80067ec <BleGetBdAddress+0x80>)
 80067a4:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	b2da      	uxtb	r2, r3
 80067aa:	4b10      	ldr	r3, [pc, #64]	@ (80067ec <BleGetBdAddress+0x80>)
 80067ac:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	0a1b      	lsrs	r3, r3, #8
 80067b2:	b2da      	uxtb	r2, r3
 80067b4:	4b0d      	ldr	r3, [pc, #52]	@ (80067ec <BleGetBdAddress+0x80>)
 80067b6:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	0c1b      	lsrs	r3, r3, #16
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	4b0b      	ldr	r3, [pc, #44]	@ (80067ec <BleGetBdAddress+0x80>)
 80067c0:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 80067c2:	4b0a      	ldr	r3, [pc, #40]	@ (80067ec <BleGetBdAddress+0x80>)
 80067c4:	617b      	str	r3, [r7, #20]
 80067c6:	e00b      	b.n	80067e0 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 80067c8:	2000      	movs	r0, #0
 80067ca:	f7ff fc95 	bl	80060f8 <OTP_Read>
 80067ce:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d002      	beq.n	80067dc <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	617b      	str	r3, [r7, #20]
 80067da:	e001      	b.n	80067e0 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 80067dc:	4b04      	ldr	r3, [pc, #16]	@ (80067f0 <BleGetBdAddress+0x84>)
 80067de:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 80067e0:	697b      	ldr	r3, [r7, #20]
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3718      	adds	r7, #24
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	20000204 	.word	0x20000204
 80067f0:	08007810 	.word	0x08007810

080067f4 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b082      	sub	sp, #8
 80067f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 80067fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006824 <Adv_Cancel+0x30>)
 80067fc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006800:	2b05      	cmp	r3, #5
 8006802:	d00a      	beq.n	800681a <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006804:	2392      	movs	r3, #146	@ 0x92
 8006806:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8006808:	f7fd fc02 	bl	8004010 <aci_gap_set_non_discoverable>
 800680c:	4603      	mov	r3, r0
 800680e:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8006810:	4b04      	ldr	r3, [pc, #16]	@ (8006824 <Adv_Cancel+0x30>)
 8006812:	2200      	movs	r2, #0
 8006814:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8006818:	bf00      	nop
 800681a:	bf00      	nop
}
 800681c:	3708      	adds	r7, #8
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	2000020c 	.word	0x2000020c

08006828 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8006830:	2100      	movs	r1, #0
 8006832:	2002      	movs	r0, #2
 8006834:	f000 fd7c 	bl	8007330 <UTIL_SEQ_SetTask>

  return;
 8006838:	bf00      	nop
}
 800683a:	3708      	adds	r7, #8
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8006848:	2001      	movs	r0, #1
 800684a:	f000 fddd 	bl	8007408 <UTIL_SEQ_SetEvt>

  return;
 800684e:	bf00      	nop
}
 8006850:	3708      	adds	r7, #8
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}

08006856 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8006856:	b580      	push	{r7, lr}
 8006858:	b082      	sub	sp, #8
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800685e:	2001      	movs	r0, #1
 8006860:	f000 fdf2 	bl	8007448 <UTIL_SEQ_WaitEvt>

  return;
 8006864:	bf00      	nop
}
 8006866:	3708      	adds	r7, #8
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	3308      	adds	r3, #8
 800687e:	4618      	mov	r0, r3
 8006880:	f7fe fdd8 	bl	8005434 <SVCCTL_UserEvtRx>
 8006884:	4603      	mov	r3, r0
 8006886:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8006888:	7afb      	ldrb	r3, [r7, #11]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2201      	movs	r2, #1
 8006892:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8006894:	e003      	b.n	800689e <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	701a      	strb	r2, [r3, #0]
  return;
 800689c:	bf00      	nop
}
 800689e:	3710      	adds	r7, #16
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	4603      	mov	r3, r0
 80068ac:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 80068ae:	79fb      	ldrb	r3, [r7, #7]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d002      	beq.n	80068ba <BLE_StatusNot+0x16>
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d006      	beq.n	80068c6 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 80068b8:	e00b      	b.n	80068d2 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80068ba:	2303      	movs	r3, #3
 80068bc:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 fd62 	bl	8007388 <UTIL_SEQ_PauseTask>
      break;
 80068c4:	e005      	b.n	80068d2 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80068c6:	2303      	movs	r3, #3
 80068c8:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f000 fd7c 	bl	80073c8 <UTIL_SEQ_ResumeTask>
      break;
 80068d0:	bf00      	nop
  }

  return;
 80068d2:	bf00      	nop
}
 80068d4:	3710      	adds	r7, #16
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 80068da:	b480      	push	{r7}
 80068dc:	b083      	sub	sp, #12
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	2b00      	cmp	r3, #0

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 80068e8:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 80068ea:	bf00      	nop
}
 80068ec:	370c      	adds	r7, #12
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b083      	sub	sp, #12
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d002      	beq.n	800690c <Custom_APP_Notification+0x16>
 8006906:	2b01      	cmp	r3, #1
 8006908:	d002      	beq.n	8006910 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 800690a:	e002      	b.n	8006912 <Custom_APP_Notification+0x1c>
      break;
 800690c:	bf00      	nop
 800690e:	e000      	b.n	8006912 <Custom_APP_Notification+0x1c>
      break;
 8006910:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 8006912:	bf00      	nop
}
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr

0800691e <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800691e:	b480      	push	{r7}
 8006920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 8006922:	bf00      	nop
}
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08c      	sub	sp, #48	@ 0x30
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 8006934:	2300      	movs	r3, #0
 8006936:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	3301      	adds	r3, #1
 800693e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 8006940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	2bff      	cmp	r3, #255	@ 0xff
 8006946:	d154      	bne.n	80069f2 <Custom_STM_Event_Handler+0xc6>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8006948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694a:	3302      	adds	r3, #2
 800694c:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 800694e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006950:	881b      	ldrh	r3, [r3, #0]
 8006952:	b29b      	uxth	r3, r3
 8006954:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8006958:	2b1a      	cmp	r3, #26
 800695a:	d848      	bhi.n	80069ee <Custom_STM_Event_Handler+0xc2>
 800695c:	a201      	add	r2, pc, #4	@ (adr r2, 8006964 <Custom_STM_Event_Handler+0x38>)
 800695e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006962:	bf00      	nop
 8006964:	080069ef 	.word	0x080069ef
 8006968:	080069ef 	.word	0x080069ef
 800696c:	080069ef 	.word	0x080069ef
 8006970:	080069ef 	.word	0x080069ef
 8006974:	080069ef 	.word	0x080069ef
 8006978:	080069ef 	.word	0x080069ef
 800697c:	080069ef 	.word	0x080069ef
 8006980:	080069ef 	.word	0x080069ef
 8006984:	080069ef 	.word	0x080069ef
 8006988:	080069ef 	.word	0x080069ef
 800698c:	080069ef 	.word	0x080069ef
 8006990:	080069ef 	.word	0x080069ef
 8006994:	080069ef 	.word	0x080069ef
 8006998:	080069ef 	.word	0x080069ef
 800699c:	080069ef 	.word	0x080069ef
 80069a0:	080069ef 	.word	0x080069ef
 80069a4:	080069ef 	.word	0x080069ef
 80069a8:	080069ef 	.word	0x080069ef
 80069ac:	080069ef 	.word	0x080069ef
 80069b0:	080069ef 	.word	0x080069ef
 80069b4:	080069ef 	.word	0x080069ef
 80069b8:	080069ef 	.word	0x080069ef
 80069bc:	080069ef 	.word	0x080069ef
 80069c0:	080069ef 	.word	0x080069ef
 80069c4:	080069ef 	.word	0x080069ef
 80069c8:	080069ef 	.word	0x080069ef
 80069cc:	080069d1 	.word	0x080069d1
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 80069d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d2:	3302      	adds	r3, #2
 80069d4:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 80069d6:	2300      	movs	r3, #0
 80069d8:	733b      	strb	r3, [r7, #12]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 80069da:	6a3b      	ldr	r3, [r7, #32]
 80069dc:	881b      	ldrh	r3, [r3, #0]
 80069de:	b29b      	uxth	r3, r3
 80069e0:	83bb      	strh	r3, [r7, #28]
          Custom_STM_App_Notification(&Notification);
 80069e2:	f107 030c 	add.w	r3, r7, #12
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7ff ff77 	bl	80068da <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 80069ec:	e000      	b.n	80069f0 <Custom_STM_Event_Handler+0xc4>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 80069ee:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80069f0:	e000      	b.n	80069f4 <Custom_STM_Event_Handler+0xc8>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 80069f2:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 80069f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 80069f8:	4618      	mov	r0, r3
 80069fa:	3730      	adds	r7, #48	@ 0x30
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b08c      	sub	sp, #48	@ 0x30
 8006a04:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006a06:	2392      	movs	r3, #146	@ 0x92
 8006a08:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8006a0a:	4834      	ldr	r0, [pc, #208]	@ (8006adc <SVCCTL_InitCustomSvc+0xdc>)
 8006a0c:	f7fe fcf8 	bl	8005400 <SVCCTL_RegisterSvcHandler>
   *                              = 3
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 3;
 8006a10:	2303      	movs	r3, #3
 8006a12:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_SL_UUID(uuid.Char_UUID_128);
 8006a14:	2319      	movs	r3, #25
 8006a16:	713b      	strb	r3, [r7, #4]
 8006a18:	23ed      	movs	r3, #237	@ 0xed
 8006a1a:	717b      	strb	r3, [r7, #5]
 8006a1c:	2382      	movs	r3, #130	@ 0x82
 8006a1e:	71bb      	strb	r3, [r7, #6]
 8006a20:	23ae      	movs	r3, #174	@ 0xae
 8006a22:	71fb      	strb	r3, [r7, #7]
 8006a24:	23ed      	movs	r3, #237	@ 0xed
 8006a26:	723b      	strb	r3, [r7, #8]
 8006a28:	2321      	movs	r3, #33	@ 0x21
 8006a2a:	727b      	strb	r3, [r7, #9]
 8006a2c:	234c      	movs	r3, #76	@ 0x4c
 8006a2e:	72bb      	strb	r3, [r7, #10]
 8006a30:	239d      	movs	r3, #157	@ 0x9d
 8006a32:	72fb      	strb	r3, [r7, #11]
 8006a34:	2341      	movs	r3, #65	@ 0x41
 8006a36:	733b      	strb	r3, [r7, #12]
 8006a38:	2345      	movs	r3, #69	@ 0x45
 8006a3a:	737b      	strb	r3, [r7, #13]
 8006a3c:	2322      	movs	r3, #34	@ 0x22
 8006a3e:	73bb      	strb	r3, [r7, #14]
 8006a40:	238e      	movs	r3, #142	@ 0x8e
 8006a42:	73fb      	strb	r3, [r7, #15]
 8006a44:	2300      	movs	r3, #0
 8006a46:	743b      	strb	r3, [r7, #16]
 8006a48:	2300      	movs	r3, #0
 8006a4a:	747b      	strb	r3, [r7, #17]
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	74bb      	strb	r3, [r7, #18]
 8006a50:	2300      	movs	r3, #0
 8006a52:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8006a54:	7dbb      	ldrb	r3, [r7, #22]
 8006a56:	1d39      	adds	r1, r7, #4
 8006a58:	4a21      	ldr	r2, [pc, #132]	@ (8006ae0 <SVCCTL_InitCustomSvc+0xe0>)
 8006a5a:	9200      	str	r2, [sp, #0]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	2002      	movs	r0, #2
 8006a60:	f7fd ff42 	bl	80048e8 <aci_gatt_add_service>
 8006a64:	4603      	mov	r3, r0
 8006a66:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  sl
   */
  COPY_SL_UUID(uuid.Char_UUID_128);
 8006a68:	2319      	movs	r3, #25
 8006a6a:	713b      	strb	r3, [r7, #4]
 8006a6c:	23ed      	movs	r3, #237	@ 0xed
 8006a6e:	717b      	strb	r3, [r7, #5]
 8006a70:	2382      	movs	r3, #130	@ 0x82
 8006a72:	71bb      	strb	r3, [r7, #6]
 8006a74:	23ae      	movs	r3, #174	@ 0xae
 8006a76:	71fb      	strb	r3, [r7, #7]
 8006a78:	23ed      	movs	r3, #237	@ 0xed
 8006a7a:	723b      	strb	r3, [r7, #8]
 8006a7c:	2321      	movs	r3, #33	@ 0x21
 8006a7e:	727b      	strb	r3, [r7, #9]
 8006a80:	234c      	movs	r3, #76	@ 0x4c
 8006a82:	72bb      	strb	r3, [r7, #10]
 8006a84:	239d      	movs	r3, #157	@ 0x9d
 8006a86:	72fb      	strb	r3, [r7, #11]
 8006a88:	2341      	movs	r3, #65	@ 0x41
 8006a8a:	733b      	strb	r3, [r7, #12]
 8006a8c:	2345      	movs	r3, #69	@ 0x45
 8006a8e:	737b      	strb	r3, [r7, #13]
 8006a90:	2322      	movs	r3, #34	@ 0x22
 8006a92:	73bb      	strb	r3, [r7, #14]
 8006a94:	238e      	movs	r3, #142	@ 0x8e
 8006a96:	73fb      	strb	r3, [r7, #15]
 8006a98:	2300      	movs	r3, #0
 8006a9a:	743b      	strb	r3, [r7, #16]
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	747b      	strb	r3, [r7, #17]
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	74bb      	strb	r3, [r7, #18]
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomSsHdle,
 8006aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae0 <SVCCTL_InitCustomSvc+0xe0>)
 8006aaa:	8818      	ldrh	r0, [r3, #0]
 8006aac:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae4 <SVCCTL_InitCustomSvc+0xe4>)
 8006aae:	881b      	ldrh	r3, [r3, #0]
 8006ab0:	1d3a      	adds	r2, r7, #4
 8006ab2:	490b      	ldr	r1, [pc, #44]	@ (8006ae0 <SVCCTL_InitCustomSvc+0xe0>)
 8006ab4:	9105      	str	r1, [sp, #20]
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	9104      	str	r1, [sp, #16]
 8006aba:	2110      	movs	r1, #16
 8006abc:	9103      	str	r1, [sp, #12]
 8006abe:	2107      	movs	r1, #7
 8006ac0:	9102      	str	r1, [sp, #8]
 8006ac2:	2100      	movs	r1, #0
 8006ac4:	9101      	str	r1, [sp, #4]
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	9100      	str	r1, [sp, #0]
 8006aca:	2102      	movs	r1, #2
 8006acc:	f7fd ffe2 	bl	8004a94 <aci_gatt_add_char>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8006ad4:	bf00      	nop
}
 8006ad6:	3718      	adds	r7, #24
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}
 8006adc:	0800692d 	.word	0x0800692d
 8006ae0:	20000294 	.word	0x20000294
 8006ae4:	20000018 	.word	0x20000018

08006ae8 <LL_PWR_EnableBootC2>:
{
 8006ae8:	b480      	push	{r7}
 8006aea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8006aec:	4b05      	ldr	r3, [pc, #20]	@ (8006b04 <LL_PWR_EnableBootC2+0x1c>)
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	4a04      	ldr	r2, [pc, #16]	@ (8006b04 <LL_PWR_EnableBootC2+0x1c>)
 8006af2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006af6:	60d3      	str	r3, [r2, #12]
}
 8006af8:	bf00      	nop
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	58000400 	.word	0x58000400

08006b08 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8006b10:	4b06      	ldr	r3, [pc, #24]	@ (8006b2c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8006b12:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8006b16:	4905      	ldr	r1, [pc, #20]	@ (8006b2c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	58000800 	.word	0x58000800

08006b30 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8006b38:	4b05      	ldr	r3, [pc, #20]	@ (8006b50 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006b3a:	6a1a      	ldr	r2, [r3, #32]
 8006b3c:	4904      	ldr	r1, [pc, #16]	@ (8006b50 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	620b      	str	r3, [r1, #32]
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	58000800 	.word	0x58000800

08006b54 <LL_AHB3_GRP1_EnableClock>:
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8006b5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8006b6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4013      	ands	r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006b78:	68fb      	ldr	r3, [r7, #12]
}
 8006b7a:	bf00      	nop
 8006b7c:	3714      	adds	r7, #20
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr

08006b86 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b085      	sub	sp, #20
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8006b8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b92:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8006b96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8006ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ba6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4013      	ands	r3, r2
 8006bae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
}
 8006bb2:	bf00      	nop
 8006bb4:	3714      	adds	r7, #20
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbc:	4770      	bx	lr

08006bbe <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8006bbe:	b480      	push	{r7}
 8006bc0:	b083      	sub	sp, #12
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	601a      	str	r2, [r3, #0]
}
 8006bd2:	bf00      	nop
 8006bd4:	370c      	adds	r7, #12
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr

08006bde <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8006bde:	b480      	push	{r7}
 8006be0:	b083      	sub	sp, #12
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f043 0201 	orr.w	r2, r3, #1
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	601a      	str	r2, [r3, #0]
}
 8006bf2:	bf00      	nop
 8006bf4:	370c      	adds	r7, #12
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006bfe:	b480      	push	{r7}
 8006c00:	b083      	sub	sp, #12
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
 8006c06:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	041b      	lsls	r3, r3, #16
 8006c10:	43db      	mvns	r3, r3
 8006c12:	401a      	ands	r2, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	605a      	str	r2, [r3, #4]
}
 8006c18:	bf00      	nop
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b083      	sub	sp, #12
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685a      	ldr	r2, [r3, #4]
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	041b      	lsls	r3, r3, #16
 8006c36:	431a      	orrs	r2, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	605a      	str	r2, [r3, #4]
}
 8006c3c:	bf00      	nop
 8006c3e:	370c      	adds	r7, #12
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	685a      	ldr	r2, [r3, #4]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	43db      	mvns	r3, r3
 8006c5a:	401a      	ands	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	605a      	str	r2, [r3, #4]
}
 8006c60:	bf00      	nop
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	683a      	ldr	r2, [r7, #0]
 8006c7a:	609a      	str	r2, [r3, #8]
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	041a      	lsls	r2, r3, #16
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	609a      	str	r2, [r3, #8]
}
 8006c9a:	bf00      	nop
 8006c9c:	370c      	adds	r7, #12
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
 8006cae:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	68da      	ldr	r2, [r3, #12]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	683a      	ldr	r2, [r7, #0]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d101      	bne.n	8006cc2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e000      	b.n	8006cc4 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8006cc2:	2300      	movs	r3, #0
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	69da      	ldr	r2, [r3, #28]
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	683a      	ldr	r2, [r7, #0]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d101      	bne.n	8006cec <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e000      	b.n	8006cee <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8006cec:	2300      	movs	r3, #0
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	370c      	adds	r7, #12
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr
	...

08006cfc <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8006d00:	2102      	movs	r1, #2
 8006d02:	4818      	ldr	r0, [pc, #96]	@ (8006d64 <HW_IPCC_Rx_Handler+0x68>)
 8006d04:	f7ff ffe4 	bl	8006cd0 <LL_C2_IPCC_IsActiveFlag_CHx>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d008      	beq.n	8006d20 <HW_IPCC_Rx_Handler+0x24>
 8006d0e:	4b15      	ldr	r3, [pc, #84]	@ (8006d64 <HW_IPCC_Rx_Handler+0x68>)
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d102      	bne.n	8006d20 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8006d1a:	f000 f925 	bl	8006f68 <HW_IPCC_SYS_EvtHandler>
 8006d1e:	e01e      	b.n	8006d5e <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8006d20:	2101      	movs	r1, #1
 8006d22:	4810      	ldr	r0, [pc, #64]	@ (8006d64 <HW_IPCC_Rx_Handler+0x68>)
 8006d24:	f7ff ffd4 	bl	8006cd0 <LL_C2_IPCC_IsActiveFlag_CHx>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d008      	beq.n	8006d40 <HW_IPCC_Rx_Handler+0x44>
 8006d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d64 <HW_IPCC_Rx_Handler+0x68>)
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d102      	bne.n	8006d40 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8006d3a:	f000 f899 	bl	8006e70 <HW_IPCC_BLE_EvtHandler>
 8006d3e:	e00e      	b.n	8006d5e <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8006d40:	2108      	movs	r1, #8
 8006d42:	4808      	ldr	r0, [pc, #32]	@ (8006d64 <HW_IPCC_Rx_Handler+0x68>)
 8006d44:	f7ff ffc4 	bl	8006cd0 <LL_C2_IPCC_IsActiveFlag_CHx>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d008      	beq.n	8006d60 <HW_IPCC_Rx_Handler+0x64>
 8006d4e:	4b05      	ldr	r3, [pc, #20]	@ (8006d64 <HW_IPCC_Rx_Handler+0x68>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f003 0308 	and.w	r3, r3, #8
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d102      	bne.n	8006d60 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8006d5a:	f000 f97d 	bl	8007058 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8006d5e:	bf00      	nop
 8006d60:	bf00      	nop
}
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	58000c00 	.word	0x58000c00

08006d68 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8006d6c:	2102      	movs	r1, #2
 8006d6e:	4818      	ldr	r0, [pc, #96]	@ (8006dd0 <HW_IPCC_Tx_Handler+0x68>)
 8006d70:	f7ff ff99 	bl	8006ca6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d108      	bne.n	8006d8c <HW_IPCC_Tx_Handler+0x24>
 8006d7a:	4b15      	ldr	r3, [pc, #84]	@ (8006dd0 <HW_IPCC_Tx_Handler+0x68>)
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d102      	bne.n	8006d8c <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8006d86:	f000 f8d3 	bl	8006f30 <HW_IPCC_SYS_CmdEvtHandler>
 8006d8a:	e01e      	b.n	8006dca <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8006d8c:	2108      	movs	r1, #8
 8006d8e:	4810      	ldr	r0, [pc, #64]	@ (8006dd0 <HW_IPCC_Tx_Handler+0x68>)
 8006d90:	f7ff ff89 	bl	8006ca6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d108      	bne.n	8006dac <HW_IPCC_Tx_Handler+0x44>
 8006d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006dd0 <HW_IPCC_Tx_Handler+0x68>)
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d102      	bne.n	8006dac <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8006da6:	f000 f919 	bl	8006fdc <HW_IPCC_MM_FreeBufHandler>
 8006daa:	e00e      	b.n	8006dca <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8006dac:	2120      	movs	r1, #32
 8006dae:	4808      	ldr	r0, [pc, #32]	@ (8006dd0 <HW_IPCC_Tx_Handler+0x68>)
 8006db0:	f7ff ff79 	bl	8006ca6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d108      	bne.n	8006dcc <HW_IPCC_Tx_Handler+0x64>
 8006dba:	4b05      	ldr	r3, [pc, #20]	@ (8006dd0 <HW_IPCC_Tx_Handler+0x68>)
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d102      	bne.n	8006dcc <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8006dc6:	f000 f85f 	bl	8006e88 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8006dca:	bf00      	nop
 8006dcc:	bf00      	nop
}
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	58000c00 	.word	0x58000c00

08006dd4 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8006dd8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006ddc:	f7ff fed3 	bl	8006b86 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8006de0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006de4:	f7ff fea4 	bl	8006b30 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8006de8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006dec:	f7ff fe8c 	bl	8006b08 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8006df0:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8006df2:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8006df4:	f7ff fe78 	bl	8006ae8 <LL_PWR_EnableBootC2>

  return;
 8006df8:	bf00      	nop
}
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8006e00:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006e04:	f7ff fea6 	bl	8006b54 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8006e08:	4806      	ldr	r0, [pc, #24]	@ (8006e24 <HW_IPCC_Init+0x28>)
 8006e0a:	f7ff fee8 	bl	8006bde <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8006e0e:	4805      	ldr	r0, [pc, #20]	@ (8006e24 <HW_IPCC_Init+0x28>)
 8006e10:	f7ff fed5 	bl	8006bbe <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8006e14:	202c      	movs	r0, #44	@ 0x2c
 8006e16:	f7fa ff22 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8006e1a:	202d      	movs	r0, #45	@ 0x2d
 8006e1c:	f7fa ff1f 	bl	8001c5e <HAL_NVIC_EnableIRQ>

  return;
 8006e20:	bf00      	nop
}
 8006e22:	bd80      	pop	{r7, pc}
 8006e24:	58000c00 	.word	0x58000c00

08006e28 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e2e:	f3ef 8310 	mrs	r3, PRIMASK
 8006e32:	607b      	str	r3, [r7, #4]
  return(result);
 8006e34:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8006e36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8006e38:	b672      	cpsid	i
}
 8006e3a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8006e3c:	2101      	movs	r1, #1
 8006e3e:	4806      	ldr	r0, [pc, #24]	@ (8006e58 <HW_IPCC_BLE_Init+0x30>)
 8006e40:	f7ff ff02 	bl	8006c48 <LL_C1_IPCC_EnableReceiveChannel>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	f383 8810 	msr	PRIMASK, r3
}
 8006e4e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8006e50:	bf00      	nop
}
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	58000c00 	.word	0x58000c00

08006e5c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8006e60:	2101      	movs	r1, #1
 8006e62:	4802      	ldr	r0, [pc, #8]	@ (8006e6c <HW_IPCC_BLE_SendCmd+0x10>)
 8006e64:	f7ff ff10 	bl	8006c88 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8006e68:	bf00      	nop
}
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	58000c00 	.word	0x58000c00

08006e70 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8006e74:	f7fe ff88 	bl	8005d88 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8006e78:	2101      	movs	r1, #1
 8006e7a:	4802      	ldr	r0, [pc, #8]	@ (8006e84 <HW_IPCC_BLE_EvtHandler+0x14>)
 8006e7c:	f7ff fef6 	bl	8006c6c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8006e80:	bf00      	nop
}
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	58000c00 	.word	0x58000c00

08006e88 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e8e:	f3ef 8310 	mrs	r3, PRIMASK
 8006e92:	607b      	str	r3, [r7, #4]
  return(result);
 8006e94:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8006e96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8006e98:	b672      	cpsid	i
}
 8006e9a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8006e9c:	2120      	movs	r1, #32
 8006e9e:	4807      	ldr	r0, [pc, #28]	@ (8006ebc <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8006ea0:	f7ff fec0 	bl	8006c24 <LL_C1_IPCC_DisableTransmitChannel>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	f383 8810 	msr	PRIMASK, r3
}
 8006eae:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8006eb0:	f7fe ff9a 	bl	8005de8 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8006eb4:	bf00      	nop
}
 8006eb6:	3710      	adds	r7, #16
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	58000c00 	.word	0x58000c00

08006ec0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ec6:	f3ef 8310 	mrs	r3, PRIMASK
 8006eca:	607b      	str	r3, [r7, #4]
  return(result);
 8006ecc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8006ece:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8006ed0:	b672      	cpsid	i
}
 8006ed2:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8006ed4:	2102      	movs	r1, #2
 8006ed6:	4806      	ldr	r0, [pc, #24]	@ (8006ef0 <HW_IPCC_SYS_Init+0x30>)
 8006ed8:	f7ff feb6 	bl	8006c48 <LL_C1_IPCC_EnableReceiveChannel>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	f383 8810 	msr	PRIMASK, r3
}
 8006ee6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8006ee8:	bf00      	nop
}
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	58000c00 	.word	0x58000c00

08006ef4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8006efa:	2102      	movs	r1, #2
 8006efc:	480b      	ldr	r0, [pc, #44]	@ (8006f2c <HW_IPCC_SYS_SendCmd+0x38>)
 8006efe:	f7ff fec3 	bl	8006c88 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f02:	f3ef 8310 	mrs	r3, PRIMASK
 8006f06:	607b      	str	r3, [r7, #4]
  return(result);
 8006f08:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8006f0a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8006f0c:	b672      	cpsid	i
}
 8006f0e:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8006f10:	2102      	movs	r1, #2
 8006f12:	4806      	ldr	r0, [pc, #24]	@ (8006f2c <HW_IPCC_SYS_SendCmd+0x38>)
 8006f14:	f7ff fe73 	bl	8006bfe <LL_C1_IPCC_EnableTransmitChannel>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f383 8810 	msr	PRIMASK, r3
}
 8006f22:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8006f24:	bf00      	nop
}
 8006f26:	3710      	adds	r7, #16
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	58000c00 	.word	0x58000c00

08006f30 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f36:	f3ef 8310 	mrs	r3, PRIMASK
 8006f3a:	607b      	str	r3, [r7, #4]
  return(result);
 8006f3c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8006f3e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8006f40:	b672      	cpsid	i
}
 8006f42:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8006f44:	2102      	movs	r1, #2
 8006f46:	4807      	ldr	r0, [pc, #28]	@ (8006f64 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8006f48:	f7ff fe6c 	bl	8006c24 <LL_C1_IPCC_DisableTransmitChannel>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	f383 8810 	msr	PRIMASK, r3
}
 8006f56:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8006f58:	f7fe ff96 	bl	8005e88 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8006f5c:	bf00      	nop
}
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	58000c00 	.word	0x58000c00

08006f68 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8006f6c:	f7fe ffa2 	bl	8005eb4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8006f70:	2102      	movs	r1, #2
 8006f72:	4802      	ldr	r0, [pc, #8]	@ (8006f7c <HW_IPCC_SYS_EvtHandler+0x14>)
 8006f74:	f7ff fe7a 	bl	8006c6c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8006f78:	bf00      	nop
}
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	58000c00 	.word	0x58000c00

08006f80 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8006f88:	2108      	movs	r1, #8
 8006f8a:	4812      	ldr	r0, [pc, #72]	@ (8006fd4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8006f8c:	f7ff fe8b 	bl	8006ca6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d013      	beq.n	8006fbe <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8006f96:	4a10      	ldr	r2, [pc, #64]	@ (8006fd8 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f9c:	f3ef 8310 	mrs	r3, PRIMASK
 8006fa0:	60fb      	str	r3, [r7, #12]
  return(result);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8006fa4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006fa6:	b672      	cpsid	i
}
 8006fa8:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8006faa:	2108      	movs	r1, #8
 8006fac:	4809      	ldr	r0, [pc, #36]	@ (8006fd4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8006fae:	f7ff fe26 	bl	8006bfe <LL_C1_IPCC_EnableTransmitChannel>
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	f383 8810 	msr	PRIMASK, r3
}
 8006fbc:	e005      	b.n	8006fca <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8006fc2:	2108      	movs	r1, #8
 8006fc4:	4803      	ldr	r0, [pc, #12]	@ (8006fd4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8006fc6:	f7ff fe5f 	bl	8006c88 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8006fca:	bf00      	nop
}
 8006fcc:	3718      	adds	r7, #24
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	58000c00 	.word	0x58000c00
 8006fd8:	20000298 	.word	0x20000298

08006fdc <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fe2:	f3ef 8310 	mrs	r3, PRIMASK
 8006fe6:	607b      	str	r3, [r7, #4]
  return(result);
 8006fe8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8006fea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8006fec:	b672      	cpsid	i
}
 8006fee:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8006ff0:	2108      	movs	r1, #8
 8006ff2:	480a      	ldr	r0, [pc, #40]	@ (800701c <HW_IPCC_MM_FreeBufHandler+0x40>)
 8006ff4:	f7ff fe16 	bl	8006c24 <LL_C1_IPCC_DisableTransmitChannel>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	f383 8810 	msr	PRIMASK, r3
}
 8007002:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8007004:	4b06      	ldr	r3, [pc, #24]	@ (8007020 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800700a:	2108      	movs	r1, #8
 800700c:	4803      	ldr	r0, [pc, #12]	@ (800701c <HW_IPCC_MM_FreeBufHandler+0x40>)
 800700e:	f7ff fe3b 	bl	8006c88 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8007012:	bf00      	nop
}
 8007014:	3710      	adds	r7, #16
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	58000c00 	.word	0x58000c00
 8007020:	20000298 	.word	0x20000298

08007024 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800702a:	f3ef 8310 	mrs	r3, PRIMASK
 800702e:	607b      	str	r3, [r7, #4]
  return(result);
 8007030:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8007032:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8007034:	b672      	cpsid	i
}
 8007036:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8007038:	2108      	movs	r1, #8
 800703a:	4806      	ldr	r0, [pc, #24]	@ (8007054 <HW_IPCC_TRACES_Init+0x30>)
 800703c:	f7ff fe04 	bl	8006c48 <LL_C1_IPCC_EnableReceiveChannel>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f383 8810 	msr	PRIMASK, r3
}
 800704a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800704c:	bf00      	nop
}
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}
 8007054:	58000c00 	.word	0x58000c00

08007058 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800705c:	f7fe ffd2 	bl	8006004 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8007060:	2108      	movs	r1, #8
 8007062:	4802      	ldr	r0, [pc, #8]	@ (800706c <HW_IPCC_TRACES_EvtHandler+0x14>)
 8007064:	f7ff fe02 	bl	8006c6c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8007068:	bf00      	nop
}
 800706a:	bd80      	pop	{r7, pc}
 800706c:	58000c00 	.word	0x58000c00

08007070 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8007070:	b480      	push	{r7}
 8007072:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8007074:	4b05      	ldr	r3, [pc, #20]	@ (800708c <UTIL_LPM_Init+0x1c>)
 8007076:	2200      	movs	r2, #0
 8007078:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800707a:	4b05      	ldr	r3, [pc, #20]	@ (8007090 <UTIL_LPM_Init+0x20>)
 800707c:	2200      	movs	r2, #0
 800707e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8007080:	bf00      	nop
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	2000029c 	.word	0x2000029c
 8007090:	200002a0 	.word	0x200002a0

08007094 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8007094:	b480      	push	{r7}
 8007096:	b087      	sub	sp, #28
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	460b      	mov	r3, r1
 800709e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070a0:	f3ef 8310 	mrs	r3, PRIMASK
 80070a4:	613b      	str	r3, [r7, #16]
  return(result);
 80070a6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80070a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80070aa:	b672      	cpsid	i
}
 80070ac:	bf00      	nop
  
  switch(state)
 80070ae:	78fb      	ldrb	r3, [r7, #3]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d008      	beq.n	80070c6 <UTIL_LPM_SetOffMode+0x32>
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d10e      	bne.n	80070d6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80070b8:	4b0d      	ldr	r3, [pc, #52]	@ (80070f0 <UTIL_LPM_SetOffMode+0x5c>)
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4313      	orrs	r3, r2
 80070c0:	4a0b      	ldr	r2, [pc, #44]	@ (80070f0 <UTIL_LPM_SetOffMode+0x5c>)
 80070c2:	6013      	str	r3, [r2, #0]
      break;
 80070c4:	e008      	b.n	80070d8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	43da      	mvns	r2, r3
 80070ca:	4b09      	ldr	r3, [pc, #36]	@ (80070f0 <UTIL_LPM_SetOffMode+0x5c>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4013      	ands	r3, r2
 80070d0:	4a07      	ldr	r2, [pc, #28]	@ (80070f0 <UTIL_LPM_SetOffMode+0x5c>)
 80070d2:	6013      	str	r3, [r2, #0]
      break;
 80070d4:	e000      	b.n	80070d8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80070d6:	bf00      	nop
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f383 8810 	msr	PRIMASK, r3
}
 80070e2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80070e4:	bf00      	nop
 80070e6:	371c      	adds	r7, #28
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	200002a0 	.word	0x200002a0

080070f4 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b090      	sub	sp, #64	@ 0x40
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 80070fc:	4b73      	ldr	r3, [pc, #460]	@ (80072cc <UTIL_SEQ_Run+0x1d8>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8007102:	4b72      	ldr	r3, [pc, #456]	@ (80072cc <UTIL_SEQ_Run+0x1d8>)
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4013      	ands	r3, r2
 800710a:	4a70      	ldr	r2, [pc, #448]	@ (80072cc <UTIL_SEQ_Run+0x1d8>)
 800710c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800710e:	4b70      	ldr	r3, [pc, #448]	@ (80072d0 <UTIL_SEQ_Run+0x1dc>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8007114:	4b6f      	ldr	r3, [pc, #444]	@ (80072d4 <UTIL_SEQ_Run+0x1e0>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800711a:	4b6f      	ldr	r3, [pc, #444]	@ (80072d8 <UTIL_SEQ_Run+0x1e4>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8007120:	4b6e      	ldr	r3, [pc, #440]	@ (80072dc <UTIL_SEQ_Run+0x1e8>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8007126:	e08d      	b.n	8007244 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 8007128:	2300      	movs	r3, #0
 800712a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800712c:	e002      	b.n	8007134 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800712e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007130:	3301      	adds	r3, #1
 8007132:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8007134:	4a6a      	ldr	r2, [pc, #424]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 8007136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007138:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800713c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713e:	401a      	ands	r2, r3
 8007140:	4b62      	ldr	r3, [pc, #392]	@ (80072cc <UTIL_SEQ_Run+0x1d8>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4013      	ands	r3, r2
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0f1      	beq.n	800712e <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800714a:	4a65      	ldr	r2, [pc, #404]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 800714c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800714e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007154:	401a      	ands	r2, r3
 8007156:	4b5d      	ldr	r3, [pc, #372]	@ (80072cc <UTIL_SEQ_Run+0x1d8>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4013      	ands	r3, r2
 800715c:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800715e:	4a60      	ldr	r2, [pc, #384]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 8007160:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007162:	00db      	lsls	r3, r3, #3
 8007164:	4413      	add	r3, r2
 8007166:	685a      	ldr	r2, [r3, #4]
 8007168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716a:	4013      	ands	r3, r2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d106      	bne.n	800717e <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8007170:	4a5b      	ldr	r2, [pc, #364]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 8007172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007174:	00db      	lsls	r3, r3, #3
 8007176:	4413      	add	r3, r2
 8007178:	f04f 32ff 	mov.w	r2, #4294967295
 800717c:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800717e:	4a58      	ldr	r2, [pc, #352]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 8007180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007182:	00db      	lsls	r3, r3, #3
 8007184:	4413      	add	r3, r2
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718a:	4013      	ands	r3, r2
 800718c:	4618      	mov	r0, r3
 800718e:	f000 f9c1 	bl	8007514 <SEQ_BitPosition>
 8007192:	4603      	mov	r3, r0
 8007194:	461a      	mov	r2, r3
 8007196:	4b53      	ldr	r3, [pc, #332]	@ (80072e4 <UTIL_SEQ_Run+0x1f0>)
 8007198:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800719a:	4a51      	ldr	r2, [pc, #324]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 800719c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800719e:	00db      	lsls	r3, r3, #3
 80071a0:	4413      	add	r3, r2
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	4b4f      	ldr	r3, [pc, #316]	@ (80072e4 <UTIL_SEQ_Run+0x1f0>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2101      	movs	r1, #1
 80071aa:	fa01 f303 	lsl.w	r3, r1, r3
 80071ae:	43db      	mvns	r3, r3
 80071b0:	401a      	ands	r2, r3
 80071b2:	494b      	ldr	r1, [pc, #300]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 80071b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071b6:	00db      	lsls	r3, r3, #3
 80071b8:	440b      	add	r3, r1
 80071ba:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071bc:	f3ef 8310 	mrs	r3, PRIMASK
 80071c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80071c2:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80071c4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80071c6:	b672      	cpsid	i
}
 80071c8:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 80071ca:	4b46      	ldr	r3, [pc, #280]	@ (80072e4 <UTIL_SEQ_Run+0x1f0>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2201      	movs	r2, #1
 80071d0:	fa02 f303 	lsl.w	r3, r2, r3
 80071d4:	43da      	mvns	r2, r3
 80071d6:	4b3e      	ldr	r3, [pc, #248]	@ (80072d0 <UTIL_SEQ_Run+0x1dc>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4013      	ands	r3, r2
 80071dc:	4a3c      	ldr	r2, [pc, #240]	@ (80072d0 <UTIL_SEQ_Run+0x1dc>)
 80071de:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80071e0:	2301      	movs	r3, #1
 80071e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071e4:	e013      	b.n	800720e <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 80071e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071e8:	3b01      	subs	r3, #1
 80071ea:	4a3d      	ldr	r2, [pc, #244]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 80071ec:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80071f0:	4b3c      	ldr	r3, [pc, #240]	@ (80072e4 <UTIL_SEQ_Run+0x1f0>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2201      	movs	r2, #1
 80071f6:	fa02 f303 	lsl.w	r3, r2, r3
 80071fa:	43da      	mvns	r2, r3
 80071fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071fe:	3b01      	subs	r3, #1
 8007200:	400a      	ands	r2, r1
 8007202:	4937      	ldr	r1, [pc, #220]	@ (80072e0 <UTIL_SEQ_Run+0x1ec>)
 8007204:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8007208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800720a:	3b01      	subs	r3, #1
 800720c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800720e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1e8      	bne.n	80071e6 <UTIL_SEQ_Run+0xf2>
 8007214:	6a3b      	ldr	r3, [r7, #32]
 8007216:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	f383 8810 	msr	PRIMASK, r3
}
 800721e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8007220:	4b30      	ldr	r3, [pc, #192]	@ (80072e4 <UTIL_SEQ_Run+0x1f0>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a30      	ldr	r2, [pc, #192]	@ (80072e8 <UTIL_SEQ_Run+0x1f4>)
 8007226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800722a:	4798      	blx	r3

    local_taskset = TaskSet;
 800722c:	4b28      	ldr	r3, [pc, #160]	@ (80072d0 <UTIL_SEQ_Run+0x1dc>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 8007232:	4b28      	ldr	r3, [pc, #160]	@ (80072d4 <UTIL_SEQ_Run+0x1e0>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 8007238:	4b27      	ldr	r3, [pc, #156]	@ (80072d8 <UTIL_SEQ_Run+0x1e4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800723e:	4b27      	ldr	r3, [pc, #156]	@ (80072dc <UTIL_SEQ_Run+0x1e8>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8007244:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007248:	401a      	ands	r2, r3
 800724a:	4b20      	ldr	r3, [pc, #128]	@ (80072cc <UTIL_SEQ_Run+0x1d8>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4013      	ands	r3, r2
 8007250:	2b00      	cmp	r3, #0
 8007252:	d005      	beq.n	8007260 <UTIL_SEQ_Run+0x16c>
 8007254:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007258:	4013      	ands	r3, r2
 800725a:	2b00      	cmp	r3, #0
 800725c:	f43f af64 	beq.w	8007128 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8007260:	4b20      	ldr	r3, [pc, #128]	@ (80072e4 <UTIL_SEQ_Run+0x1f0>)
 8007262:	f04f 32ff 	mov.w	r2, #4294967295
 8007266:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8007268:	f000 f946 	bl	80074f8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800726c:	f3ef 8310 	mrs	r3, PRIMASK
 8007270:	613b      	str	r3, [r7, #16]
  return(result);
 8007272:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8007274:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8007276:	b672      	cpsid	i
}
 8007278:	bf00      	nop
  local_taskset = TaskSet;
 800727a:	4b15      	ldr	r3, [pc, #84]	@ (80072d0 <UTIL_SEQ_Run+0x1dc>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8007280:	4b14      	ldr	r3, [pc, #80]	@ (80072d4 <UTIL_SEQ_Run+0x1e0>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8007286:	4b14      	ldr	r3, [pc, #80]	@ (80072d8 <UTIL_SEQ_Run+0x1e4>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800728c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800728e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007290:	401a      	ands	r2, r3
 8007292:	4b0e      	ldr	r3, [pc, #56]	@ (80072cc <UTIL_SEQ_Run+0x1d8>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4013      	ands	r3, r2
 8007298:	2b00      	cmp	r3, #0
 800729a:	d107      	bne.n	80072ac <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800729c:	4b0f      	ldr	r3, [pc, #60]	@ (80072dc <UTIL_SEQ_Run+0x1e8>)
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072a2:	4013      	ands	r3, r2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d101      	bne.n	80072ac <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 80072a8:	f7f9 f9d9 	bl	800065e <UTIL_SEQ_Idle>
 80072ac:	69fb      	ldr	r3, [r7, #28]
 80072ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f383 8810 	msr	PRIMASK, r3
}
 80072b6:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 80072b8:	f000 f925 	bl	8007506 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 80072bc:	4a03      	ldr	r2, [pc, #12]	@ (80072cc <UTIL_SEQ_Run+0x1d8>)
 80072be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c0:	6013      	str	r3, [r2, #0]

  return;
 80072c2:	bf00      	nop
}
 80072c4:	3740      	adds	r7, #64	@ 0x40
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	20000020 	.word	0x20000020
 80072d0:	200002a4 	.word	0x200002a4
 80072d4:	200002a8 	.word	0x200002a8
 80072d8:	2000001c 	.word	0x2000001c
 80072dc:	200002ac 	.word	0x200002ac
 80072e0:	20000334 	.word	0x20000334
 80072e4:	200002b0 	.word	0x200002b0
 80072e8:	200002b4 	.word	0x200002b4

080072ec <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b088      	sub	sp, #32
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	60f8      	str	r0, [r7, #12]
 80072f4:	60b9      	str	r1, [r7, #8]
 80072f6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072f8:	f3ef 8310 	mrs	r3, PRIMASK
 80072fc:	617b      	str	r3, [r7, #20]
  return(result);
 80072fe:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8007300:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8007302:	b672      	cpsid	i
}
 8007304:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f000 f904 	bl	8007514 <SEQ_BitPosition>
 800730c:	4603      	mov	r3, r0
 800730e:	4619      	mov	r1, r3
 8007310:	4a06      	ldr	r2, [pc, #24]	@ (800732c <UTIL_SEQ_RegTask+0x40>)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8007318:	69fb      	ldr	r3, [r7, #28]
 800731a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	f383 8810 	msr	PRIMASK, r3
}
 8007322:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8007324:	bf00      	nop
}
 8007326:	3720      	adds	r7, #32
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	200002b4 	.word	0x200002b4

08007330 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8007330:	b480      	push	{r7}
 8007332:	b087      	sub	sp, #28
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800733a:	f3ef 8310 	mrs	r3, PRIMASK
 800733e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007340:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007342:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007344:	b672      	cpsid	i
}
 8007346:	bf00      	nop

  TaskSet |= TaskId_bm;
 8007348:	4b0d      	ldr	r3, [pc, #52]	@ (8007380 <UTIL_SEQ_SetTask+0x50>)
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	4313      	orrs	r3, r2
 8007350:	4a0b      	ldr	r2, [pc, #44]	@ (8007380 <UTIL_SEQ_SetTask+0x50>)
 8007352:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8007354:	4a0b      	ldr	r2, [pc, #44]	@ (8007384 <UTIL_SEQ_SetTask+0x54>)
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	431a      	orrs	r2, r3
 8007360:	4908      	ldr	r1, [pc, #32]	@ (8007384 <UTIL_SEQ_SetTask+0x54>)
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	f383 8810 	msr	PRIMASK, r3
}
 8007372:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8007374:	bf00      	nop
}
 8007376:	371c      	adds	r7, #28
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr
 8007380:	200002a4 	.word	0x200002a4
 8007384:	20000334 	.word	0x20000334

08007388 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8007388:	b480      	push	{r7}
 800738a:	b087      	sub	sp, #28
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007390:	f3ef 8310 	mrs	r3, PRIMASK
 8007394:	60fb      	str	r3, [r7, #12]
  return(result);
 8007396:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007398:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800739a:	b672      	cpsid	i
}
 800739c:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	43da      	mvns	r2, r3
 80073a2:	4b08      	ldr	r3, [pc, #32]	@ (80073c4 <UTIL_SEQ_PauseTask+0x3c>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4013      	ands	r3, r2
 80073a8:	4a06      	ldr	r2, [pc, #24]	@ (80073c4 <UTIL_SEQ_PauseTask+0x3c>)
 80073aa:	6013      	str	r3, [r2, #0]
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	f383 8810 	msr	PRIMASK, r3
}
 80073b6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80073b8:	bf00      	nop
}
 80073ba:	371c      	adds	r7, #28
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr
 80073c4:	2000001c 	.word	0x2000001c

080073c8 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80073c8:	b480      	push	{r7}
 80073ca:	b087      	sub	sp, #28
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073d0:	f3ef 8310 	mrs	r3, PRIMASK
 80073d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80073d6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80073d8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80073da:	b672      	cpsid	i
}
 80073dc:	bf00      	nop

  TaskMask |= TaskId_bm;
 80073de:	4b09      	ldr	r3, [pc, #36]	@ (8007404 <UTIL_SEQ_ResumeTask+0x3c>)
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	4a07      	ldr	r2, [pc, #28]	@ (8007404 <UTIL_SEQ_ResumeTask+0x3c>)
 80073e8:	6013      	str	r3, [r2, #0]
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	f383 8810 	msr	PRIMASK, r3
}
 80073f4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80073f6:	bf00      	nop
}
 80073f8:	371c      	adds	r7, #28
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr
 8007402:	bf00      	nop
 8007404:	2000001c 	.word	0x2000001c

08007408 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8007408:	b480      	push	{r7}
 800740a:	b087      	sub	sp, #28
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007410:	f3ef 8310 	mrs	r3, PRIMASK
 8007414:	60fb      	str	r3, [r7, #12]
  return(result);
 8007416:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007418:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800741a:	b672      	cpsid	i
}
 800741c:	bf00      	nop

  EvtSet |= EvtId_bm;
 800741e:	4b09      	ldr	r3, [pc, #36]	@ (8007444 <UTIL_SEQ_SetEvt+0x3c>)
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4313      	orrs	r3, r2
 8007426:	4a07      	ldr	r2, [pc, #28]	@ (8007444 <UTIL_SEQ_SetEvt+0x3c>)
 8007428:	6013      	str	r3, [r2, #0]
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	f383 8810 	msr	PRIMASK, r3
}
 8007434:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8007436:	bf00      	nop
}
 8007438:	371c      	adds	r7, #28
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	200002a8 	.word	0x200002a8

08007448 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b088      	sub	sp, #32
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8007450:	4b1f      	ldr	r3, [pc, #124]	@ (80074d0 <UTIL_SEQ_WaitEvt+0x88>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8007456:	4b1e      	ldr	r3, [pc, #120]	@ (80074d0 <UTIL_SEQ_WaitEvt+0x88>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800745e:	d102      	bne.n	8007466 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 8007460:	2300      	movs	r3, #0
 8007462:	61fb      	str	r3, [r7, #28]
 8007464:	e005      	b.n	8007472 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8007466:	4b1a      	ldr	r3, [pc, #104]	@ (80074d0 <UTIL_SEQ_WaitEvt+0x88>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	2201      	movs	r2, #1
 800746c:	fa02 f303 	lsl.w	r3, r2, r3
 8007470:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 8007472:	4b18      	ldr	r3, [pc, #96]	@ (80074d4 <UTIL_SEQ_WaitEvt+0x8c>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 8007478:	4a16      	ldr	r2, [pc, #88]	@ (80074d4 <UTIL_SEQ_WaitEvt+0x8c>)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800747e:	e003      	b.n	8007488 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8007480:	6879      	ldr	r1, [r7, #4]
 8007482:	69f8      	ldr	r0, [r7, #28]
 8007484:	f000 f82a 	bl	80074dc <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 8007488:	4b13      	ldr	r3, [pc, #76]	@ (80074d8 <UTIL_SEQ_WaitEvt+0x90>)
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4013      	ands	r3, r2
 8007490:	2b00      	cmp	r3, #0
 8007492:	d0f5      	beq.n	8007480 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 8007494:	4a0e      	ldr	r2, [pc, #56]	@ (80074d0 <UTIL_SEQ_WaitEvt+0x88>)
 8007496:	69bb      	ldr	r3, [r7, #24]
 8007498:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800749a:	f3ef 8310 	mrs	r3, PRIMASK
 800749e:	60bb      	str	r3, [r7, #8]
  return(result);
 80074a0:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80074a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80074a4:	b672      	cpsid	i
}
 80074a6:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	43da      	mvns	r2, r3
 80074ac:	4b0a      	ldr	r3, [pc, #40]	@ (80074d8 <UTIL_SEQ_WaitEvt+0x90>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4013      	ands	r3, r2
 80074b2:	4a09      	ldr	r2, [pc, #36]	@ (80074d8 <UTIL_SEQ_WaitEvt+0x90>)
 80074b4:	6013      	str	r3, [r2, #0]
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f383 8810 	msr	PRIMASK, r3
}
 80074c0:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 80074c2:	4a04      	ldr	r2, [pc, #16]	@ (80074d4 <UTIL_SEQ_WaitEvt+0x8c>)
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	6013      	str	r3, [r2, #0]
  return;
 80074c8:	bf00      	nop
}
 80074ca:	3720      	adds	r7, #32
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	200002b0 	.word	0x200002b0
 80074d4:	200002ac 	.word	0x200002ac
 80074d8:	200002a8 	.word	0x200002a8

080074dc <UTIL_SEQ_EvtIdle>:
  UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
  return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  (void)EvtWaited_bm;
  UTIL_SEQ_Run(~TaskId_bm);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	43db      	mvns	r3, r3
 80074ea:	4618      	mov	r0, r3
 80074ec:	f7ff fe02 	bl	80070f4 <UTIL_SEQ_Run>
  return;
 80074f0:	bf00      	nop
}
 80074f2:	3708      	adds	r7, #8
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 80074f8:	b480      	push	{r7}
 80074fa:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80074fc:	bf00      	nop
}
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr

08007506 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8007506:	b480      	push	{r7}
 8007508:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800750a:	bf00      	nop
}
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d101      	bne.n	800752a <SEQ_BitPosition+0x16>
    return 32U;
 8007526:	2320      	movs	r3, #32
 8007528:	e003      	b.n	8007532 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	fab3 f383 	clz	r3, r3
 8007530:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 8007532:	f1c3 031f 	rsb	r3, r3, #31
 8007536:	b2db      	uxtb	r3, r3
}
 8007538:	4618      	mov	r0, r3
 800753a:	3714      	adds	r7, #20
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <memset>:
 8007544:	4402      	add	r2, r0
 8007546:	4603      	mov	r3, r0
 8007548:	4293      	cmp	r3, r2
 800754a:	d100      	bne.n	800754e <memset+0xa>
 800754c:	4770      	bx	lr
 800754e:	f803 1b01 	strb.w	r1, [r3], #1
 8007552:	e7f9      	b.n	8007548 <memset+0x4>

08007554 <__libc_init_array>:
 8007554:	b570      	push	{r4, r5, r6, lr}
 8007556:	4d0d      	ldr	r5, [pc, #52]	@ (800758c <__libc_init_array+0x38>)
 8007558:	4c0d      	ldr	r4, [pc, #52]	@ (8007590 <__libc_init_array+0x3c>)
 800755a:	1b64      	subs	r4, r4, r5
 800755c:	10a4      	asrs	r4, r4, #2
 800755e:	2600      	movs	r6, #0
 8007560:	42a6      	cmp	r6, r4
 8007562:	d109      	bne.n	8007578 <__libc_init_array+0x24>
 8007564:	4d0b      	ldr	r5, [pc, #44]	@ (8007594 <__libc_init_array+0x40>)
 8007566:	4c0c      	ldr	r4, [pc, #48]	@ (8007598 <__libc_init_array+0x44>)
 8007568:	f000 f826 	bl	80075b8 <_init>
 800756c:	1b64      	subs	r4, r4, r5
 800756e:	10a4      	asrs	r4, r4, #2
 8007570:	2600      	movs	r6, #0
 8007572:	42a6      	cmp	r6, r4
 8007574:	d105      	bne.n	8007582 <__libc_init_array+0x2e>
 8007576:	bd70      	pop	{r4, r5, r6, pc}
 8007578:	f855 3b04 	ldr.w	r3, [r5], #4
 800757c:	4798      	blx	r3
 800757e:	3601      	adds	r6, #1
 8007580:	e7ee      	b.n	8007560 <__libc_init_array+0xc>
 8007582:	f855 3b04 	ldr.w	r3, [r5], #4
 8007586:	4798      	blx	r3
 8007588:	3601      	adds	r6, #1
 800758a:	e7f2      	b.n	8007572 <__libc_init_array+0x1e>
 800758c:	08007840 	.word	0x08007840
 8007590:	08007840 	.word	0x08007840
 8007594:	08007840 	.word	0x08007840
 8007598:	08007844 	.word	0x08007844

0800759c <memcpy>:
 800759c:	440a      	add	r2, r1
 800759e:	4291      	cmp	r1, r2
 80075a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80075a4:	d100      	bne.n	80075a8 <memcpy+0xc>
 80075a6:	4770      	bx	lr
 80075a8:	b510      	push	{r4, lr}
 80075aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075b2:	4291      	cmp	r1, r2
 80075b4:	d1f9      	bne.n	80075aa <memcpy+0xe>
 80075b6:	bd10      	pop	{r4, pc}

080075b8 <_init>:
 80075b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ba:	bf00      	nop
 80075bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075be:	bc08      	pop	{r3}
 80075c0:	469e      	mov	lr, r3
 80075c2:	4770      	bx	lr

080075c4 <_fini>:
 80075c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075c6:	bf00      	nop
 80075c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ca:	bc08      	pop	{r3}
 80075cc:	469e      	mov	lr, r3
 80075ce:	4770      	bx	lr
