# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../basys3_ov7670_v1.ip_user_files/ip/frame_buffer/sim/frame_buffer.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
