

================================================================
== Vivado HLS Report for 'demo_test'
================================================================
* Date:           Mon Jun 15 16:54:12 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        demo_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- demo_test_label0  |   20|   20|         5|          -|          -|     4|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %idataInCtrl_3), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %idataInCtrl_2), !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %idataInCtrl_1), !map !19"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %idataInCtrl_0), !map !25"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fdataInCtrl_3), !map !31"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fdataInCtrl_2), !map !35"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fdataInCtrl_1), !map !39"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fdataInCtrl_0), !map !43"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %idataOutCtrl_3), !map !47"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %idataOutCtrl_2), !map !51"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %idataOutCtrl_1), !map !55"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %idataOutCtrl_0), !map !59"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fdataOutCtrl_3), !map !63"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fdataOutCtrl_2), !map !67"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fdataOutCtrl_1), !map !71"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fdataOutCtrl_0), !map !75"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @demo_test_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %idataInCtrl_0, i32* %idataInCtrl_1, i32* %idataInCtrl_2, i32* %idataInCtrl_3, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [demo_test/src/demo_test.cpp:13]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %idataOutCtrl_0, i32* %idataOutCtrl_1, i32* %idataOutCtrl_2, i32* %idataOutCtrl_3, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [demo_test/src/demo_test.cpp:14]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fdataInCtrl_0, float* %fdataInCtrl_1, float* %fdataInCtrl_2, float* %fdataInCtrl_3, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [demo_test/src/demo_test.cpp:15]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fdataOutCtrl_0, float* %fdataOutCtrl_1, float* %fdataOutCtrl_2, float* %fdataOutCtrl_3, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [demo_test/src/demo_test.cpp:16]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "br label %1" [demo_test/src/demo_test.cpp:21]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_1, %3 ]"   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.98ns)   --->   "%exitcond = icmp eq i3 %i, -4" [demo_test/src/demo_test.cpp:21]   --->   Operation 30 'icmp' 'exitcond' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.76ns)   --->   "%i_1 = add i3 %i, 1" [demo_test/src/demo_test.cpp:21]   --->   Operation 32 'add' 'i_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %2" [demo_test/src/demo_test.cpp:21]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i3 %i to i2" [demo_test/src/demo_test.cpp:22]   --->   Operation 34 'trunc' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%fdataInCtrl_0_read = call float @_ssdm_op_Read.ap_none.floatP(float* %fdataInCtrl_0)" [demo_test/src/demo_test.cpp:23]   --->   Operation 35 'read' 'fdataInCtrl_0_read' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fdataInCtrl_1_read = call float @_ssdm_op_Read.ap_none.floatP(float* %fdataInCtrl_1)" [demo_test/src/demo_test.cpp:23]   --->   Operation 36 'read' 'fdataInCtrl_1_read' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%fdataInCtrl_2_read = call float @_ssdm_op_Read.ap_none.floatP(float* %fdataInCtrl_2)" [demo_test/src/demo_test.cpp:23]   --->   Operation 37 'read' 'fdataInCtrl_2_read' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%fdataInCtrl_3_read = call float @_ssdm_op_Read.ap_none.floatP(float* %fdataInCtrl_3)" [demo_test/src/demo_test.cpp:23]   --->   Operation 38 'read' 'fdataInCtrl_3_read' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.42ns)   --->   "%tmp_3 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %fdataInCtrl_0_read, float %fdataInCtrl_1_read, float %fdataInCtrl_2_read, float %fdataInCtrl_3_read, i2 %tmp_4)" [demo_test/src/demo_test.cpp:23]   --->   Operation 39 'mux' 'tmp_3' <Predicate = (!exitcond)> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [demo_test/src/demo_test.cpp:25]   --->   Operation 40 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.58>
ST_3 : Operation 41 [4/4] (8.58ns)   --->   "%tmp_2 = fadd float %tmp_3, 2.500000e+00" [demo_test/src/demo_test.cpp:23]   --->   Operation 41 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.58>
ST_4 : Operation 42 [3/4] (8.58ns)   --->   "%tmp_2 = fadd float %tmp_3, 2.500000e+00" [demo_test/src/demo_test.cpp:23]   --->   Operation 42 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.58>
ST_5 : Operation 43 [2/4] (8.58ns)   --->   "%tmp_2 = fadd float %tmp_3, 2.500000e+00" [demo_test/src/demo_test.cpp:23]   --->   Operation 43 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.58>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind" [demo_test/src/demo_test.cpp:21]   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%idataInCtrl_0_read = call i32 @_ssdm_op_Read.ap_none.i32P(i32* %idataInCtrl_0)" [demo_test/src/demo_test.cpp:22]   --->   Operation 45 'read' 'idataInCtrl_0_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%idataInCtrl_1_read = call i32 @_ssdm_op_Read.ap_none.i32P(i32* %idataInCtrl_1)" [demo_test/src/demo_test.cpp:22]   --->   Operation 46 'read' 'idataInCtrl_1_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%idataInCtrl_2_read = call i32 @_ssdm_op_Read.ap_none.i32P(i32* %idataInCtrl_2)" [demo_test/src/demo_test.cpp:22]   --->   Operation 47 'read' 'idataInCtrl_2_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%idataInCtrl_3_read = call i32 @_ssdm_op_Read.ap_none.i32P(i32* %idataInCtrl_3)" [demo_test/src/demo_test.cpp:22]   --->   Operation 48 'read' 'idataInCtrl_3_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.42ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %idataInCtrl_0_read, i32 %idataInCtrl_1_read, i32 %idataInCtrl_2_read, i32 %idataInCtrl_3_read, i2 %tmp_4)" [demo_test/src/demo_test.cpp:22]   --->   Operation 49 'mux' 'tmp' <Predicate = true> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.89ns)   --->   "%tmp_1 = add i32 2, %tmp" [demo_test/src/demo_test.cpp:22]   --->   Operation 50 'add' 'tmp_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/4] (8.58ns)   --->   "%tmp_2 = fadd float %tmp_3, 2.500000e+00" [demo_test/src/demo_test.cpp:23]   --->   Operation 51 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.96ns)   --->   "switch i2 %tmp_4, label %branch311 [
    i2 0, label %branch08
    i2 1, label %branch19
    i2 -2, label %branch210
  ]" [demo_test/src/demo_test.cpp:22]   --->   Operation 52 'switch' <Predicate = true> <Delay = 0.96>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %idataOutCtrl_2, i32 %tmp_1)" [demo_test/src/demo_test.cpp:22]   --->   Operation 53 'write' <Predicate = (tmp_4 == 2)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.floatP(float* %fdataOutCtrl_2, float %tmp_2)" [demo_test/src/demo_test.cpp:23]   --->   Operation 54 'write' <Predicate = (tmp_4 == 2)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 55 'br' <Predicate = (tmp_4 == 2)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %idataOutCtrl_1, i32 %tmp_1)" [demo_test/src/demo_test.cpp:22]   --->   Operation 56 'write' <Predicate = (tmp_4 == 1)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.floatP(float* %fdataOutCtrl_1, float %tmp_2)" [demo_test/src/demo_test.cpp:23]   --->   Operation 57 'write' <Predicate = (tmp_4 == 1)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 58 'br' <Predicate = (tmp_4 == 1)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %idataOutCtrl_0, i32 %tmp_1)" [demo_test/src/demo_test.cpp:22]   --->   Operation 59 'write' <Predicate = (tmp_4 == 0)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.floatP(float* %fdataOutCtrl_0, float %tmp_2)" [demo_test/src/demo_test.cpp:23]   --->   Operation 60 'write' <Predicate = (tmp_4 == 0)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 61 'br' <Predicate = (tmp_4 == 0)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %idataOutCtrl_3, i32 %tmp_1)" [demo_test/src/demo_test.cpp:22]   --->   Operation 62 'write' <Predicate = (tmp_4 == 3)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.floatP(float* %fdataOutCtrl_3, float %tmp_2)" [demo_test/src/demo_test.cpp:23]   --->   Operation 63 'write' <Predicate = (tmp_4 == 3)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 64 'br' <Predicate = (tmp_4 == 3)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [demo_test/src/demo_test.cpp:21]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idataInCtrl_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idataInCtrl_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idataInCtrl_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idataInCtrl_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fdataInCtrl_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fdataInCtrl_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fdataInCtrl_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fdataInCtrl_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idataOutCtrl_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idataOutCtrl_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idataOutCtrl_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idataOutCtrl_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fdataOutCtrl_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fdataOutCtrl_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fdataOutCtrl_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fdataOutCtrl_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7         (specbitsmap      ) [ 0000000]
StgValue_8         (specbitsmap      ) [ 0000000]
StgValue_9         (specbitsmap      ) [ 0000000]
StgValue_10        (specbitsmap      ) [ 0000000]
StgValue_11        (specbitsmap      ) [ 0000000]
StgValue_12        (specbitsmap      ) [ 0000000]
StgValue_13        (specbitsmap      ) [ 0000000]
StgValue_14        (specbitsmap      ) [ 0000000]
StgValue_15        (specbitsmap      ) [ 0000000]
StgValue_16        (specbitsmap      ) [ 0000000]
StgValue_17        (specbitsmap      ) [ 0000000]
StgValue_18        (specbitsmap      ) [ 0000000]
StgValue_19        (specbitsmap      ) [ 0000000]
StgValue_20        (specbitsmap      ) [ 0000000]
StgValue_21        (specbitsmap      ) [ 0000000]
StgValue_22        (specbitsmap      ) [ 0000000]
StgValue_23        (spectopmodule    ) [ 0000000]
StgValue_24        (specinterface    ) [ 0000000]
StgValue_25        (specinterface    ) [ 0000000]
StgValue_26        (specinterface    ) [ 0000000]
StgValue_27        (specinterface    ) [ 0000000]
StgValue_28        (br               ) [ 0111111]
i                  (phi              ) [ 0010000]
exitcond           (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
i_1                (add              ) [ 0111111]
StgValue_33        (br               ) [ 0000000]
tmp_4              (trunc            ) [ 0001111]
fdataInCtrl_0_read (read             ) [ 0000000]
fdataInCtrl_1_read (read             ) [ 0000000]
fdataInCtrl_2_read (read             ) [ 0000000]
fdataInCtrl_3_read (read             ) [ 0000000]
tmp_3              (mux              ) [ 0001111]
StgValue_40        (ret              ) [ 0000000]
StgValue_44        (specloopname     ) [ 0000000]
idataInCtrl_0_read (read             ) [ 0000000]
idataInCtrl_1_read (read             ) [ 0000000]
idataInCtrl_2_read (read             ) [ 0000000]
idataInCtrl_3_read (read             ) [ 0000000]
tmp                (mux              ) [ 0000000]
tmp_1              (add              ) [ 0000000]
tmp_2              (fadd             ) [ 0000000]
StgValue_52        (switch           ) [ 0000000]
StgValue_53        (write            ) [ 0000000]
StgValue_54        (write            ) [ 0000000]
StgValue_55        (br               ) [ 0000000]
StgValue_56        (write            ) [ 0000000]
StgValue_57        (write            ) [ 0000000]
StgValue_58        (br               ) [ 0000000]
StgValue_59        (write            ) [ 0000000]
StgValue_60        (write            ) [ 0000000]
StgValue_61        (br               ) [ 0000000]
StgValue_62        (write            ) [ 0000000]
StgValue_63        (write            ) [ 0000000]
StgValue_64        (br               ) [ 0000000]
StgValue_65        (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idataInCtrl_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idataInCtrl_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idataInCtrl_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idataInCtrl_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="idataInCtrl_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idataInCtrl_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="idataInCtrl_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idataInCtrl_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fdataInCtrl_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdataInCtrl_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fdataInCtrl_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdataInCtrl_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fdataInCtrl_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdataInCtrl_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fdataInCtrl_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdataInCtrl_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="idataOutCtrl_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idataOutCtrl_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="idataOutCtrl_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idataOutCtrl_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="idataOutCtrl_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idataOutCtrl_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="idataOutCtrl_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idataOutCtrl_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fdataOutCtrl_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdataOutCtrl_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fdataOutCtrl_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdataOutCtrl_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fdataOutCtrl_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdataOutCtrl_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fdataOutCtrl_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdataOutCtrl_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demo_test_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.floatP"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="fdataInCtrl_0_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fdataInCtrl_0_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="fdataInCtrl_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fdataInCtrl_1_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="fdataInCtrl_2_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fdataInCtrl_2_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="fdataInCtrl_3_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fdataInCtrl_3_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="idataInCtrl_0_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idataInCtrl_0_read/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="idataInCtrl_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idataInCtrl_1_read/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="idataInCtrl_2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idataInCtrl_2_read/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="idataInCtrl_3_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idataInCtrl_3_read/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_53_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_54_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_56_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="StgValue_57_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_59_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="StgValue_60_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_62_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_62/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="StgValue_63_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_63/6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="0" index="3" bw="32" slack="0"/>
<pin id="227" dir="0" index="4" bw="32" slack="0"/>
<pin id="228" dir="0" index="5" bw="2" slack="0"/>
<pin id="229" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="0" index="3" bw="32" slack="0"/>
<pin id="241" dir="0" index="4" bw="32" slack="0"/>
<pin id="242" dir="0" index="5" bw="2" slack="4"/>
<pin id="243" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_4_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="4"/>
<pin id="269" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="56" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="78" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="197" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="202"><net_src comp="197" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="203"><net_src comp="197" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="204"><net_src comp="197" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="210"><net_src comp="190" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="190" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="190" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="82" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="88" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="94" pin="2"/><net_sink comp="222" pin=3"/></net>

<net id="234"><net_src comp="100" pin="2"/><net_sink comp="222" pin=4"/></net>

<net id="235"><net_src comp="218" pin="1"/><net_sink comp="222" pin=5"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="106" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="112" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="118" pin="2"/><net_sink comp="236" pin=3"/></net>

<net id="248"><net_src comp="124" pin="2"/><net_sink comp="236" pin=4"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="236" pin="6"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="256"><net_src comp="249" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="257"><net_src comp="249" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="265"><net_src comp="212" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="270"><net_src comp="218" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="236" pin=5"/></net>

<net id="275"><net_src comp="222" pin="6"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: idataOutCtrl_0 | {6 }
	Port: idataOutCtrl_1 | {6 }
	Port: idataOutCtrl_2 | {6 }
	Port: idataOutCtrl_3 | {6 }
	Port: fdataOutCtrl_0 | {6 }
	Port: fdataOutCtrl_1 | {6 }
	Port: fdataOutCtrl_2 | {6 }
	Port: fdataOutCtrl_3 | {6 }
 - Input state : 
	Port: demo_test : idataInCtrl_0 | {6 }
	Port: demo_test : idataInCtrl_1 | {6 }
	Port: demo_test : idataInCtrl_2 | {6 }
	Port: demo_test : idataInCtrl_3 | {6 }
	Port: demo_test : fdataInCtrl_0 | {2 }
	Port: demo_test : fdataInCtrl_1 | {2 }
	Port: demo_test : fdataInCtrl_2 | {2 }
	Port: demo_test : fdataInCtrl_3 | {2 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_33 : 2
		tmp_4 : 1
		tmp_3 : 2
	State 3
	State 4
	State 5
	State 6
		tmp_1 : 1
		StgValue_53 : 2
		StgValue_54 : 1
		StgValue_56 : 2
		StgValue_57 : 1
		StgValue_59 : 2
		StgValue_60 : 1
		StgValue_62 : 2
		StgValue_63 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_197           |    2    |   227   |   404   |
|----------|--------------------------------|---------|---------|---------|
|    add   |           i_1_fu_212           |    0    |    0    |    4    |
|          |          tmp_1_fu_249          |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    mux   |          tmp_3_fu_222          |    0    |    0    |    17   |
|          |           tmp_fu_236           |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |         exitcond_fu_206        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  fdataInCtrl_0_read_read_fu_82 |    0    |    0    |    0    |
|          |  fdataInCtrl_1_read_read_fu_88 |    0    |    0    |    0    |
|          |  fdataInCtrl_2_read_read_fu_94 |    0    |    0    |    0    |
|   read   | fdataInCtrl_3_read_read_fu_100 |    0    |    0    |    0    |
|          | idataInCtrl_0_read_read_fu_106 |    0    |    0    |    0    |
|          | idataInCtrl_1_read_read_fu_112 |    0    |    0    |    0    |
|          | idataInCtrl_2_read_read_fu_118 |    0    |    0    |    0    |
|          | idataInCtrl_3_read_read_fu_124 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    StgValue_53_write_fu_130    |    0    |    0    |    0    |
|          |    StgValue_54_write_fu_137    |    0    |    0    |    0    |
|          |    StgValue_56_write_fu_144    |    0    |    0    |    0    |
|   write  |    StgValue_57_write_fu_151    |    0    |    0    |    0    |
|          |    StgValue_59_write_fu_158    |    0    |    0    |    0    |
|          |    StgValue_60_write_fu_165    |    0    |    0    |    0    |
|          |    StgValue_62_write_fu_172    |    0    |    0    |    0    |
|          |    StgValue_63_write_fu_179    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |          tmp_4_fu_218          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |   227   |   476   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
| i_1_reg_262 |    3   |
|  i_reg_186  |    3   |
|tmp_3_reg_272|   32   |
|tmp_4_reg_267|    2   |
+-------------+--------+
|    Total    |   40   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   227  |   476  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   40   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   267  |   476  |
+-----------+--------+--------+--------+
