Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top_nexys3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_nexys3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_nexys3"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_nexys3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\sign_ext_12_to_32.v" into library work
Parsing module <sign_ext_12_to_32>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\register_file.v" into library work
Parsing module <reg_file>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc_src_control.v" into library work
Parsing module <pc_src_control>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_5X1.v" into library work
Parsing module <mux_5x1>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_4X1.v" into library work
Parsing module <mux_4X1>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\main_alu.v" into library work
Parsing module <main_alu>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\alu_control.v" into library work
Parsing module <alu_control>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\adder32.v" into library work
Parsing module <adder32>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\UART\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\core.v" into library work
Parsing module <core>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\memory\rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\memory\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" into library work
Parsing module <top_nexys3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_nexys3>.

Elaborating module <uart_tx>.

Elaborating module <core>.

Elaborating module <pc>.

Elaborating module <sign_ext_12_to_32>.

Elaborating module <control_unit>.

Elaborating module <alu_control>.

Elaborating module <pc_src_control>.

Elaborating module <reg_file>.

Elaborating module <mux_4X1>.

Elaborating module <main_alu>.

Elaborating module <adder32>.

Elaborating module <mux_5x1>.

Elaborating module <rom>.
Reading initialization file \"D:/git-clones/pc-one/tests/pc_one/test_cases/generated_hex/c-cpp_tests_test_uart_print_c/test_uart_print_c.hex\".
WARNING:HDLCompiler:1670 - "D:\git-clones\pc-one\hardware\memory\rom.v" Line 29: Signal <mem> in initial block is partially initialized.

Elaborating module <ram>.
WARNING:HDLCompiler:413 - "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" Line 162: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" Line 138: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" Line 189: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" Line 192: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_nexys3>.
    Related source file is "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v".
INFO:Xst:3210 - "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" line 57: Output port <data> of the instance <rom_instance> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dest_reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_write_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_write_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <log_sel>.
    Found 5-bit register for signal <char_idx>.
    Found 4-bit register for signal <nibble_idx>.
    Found 1-bit register for signal <write_en>.
    Found 8-bit register for signal <uart_data>.
    Found 32-bit register for signal <log_latched>.
    Found 1-bit register for signal <state>.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_378_OUT> created at line 138.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_383_OUT> created at line 138.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_388_OUT> created at line 138.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_393_OUT> created at line 138.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_398_OUT> created at line 138.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_403_OUT> created at line 138.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_408_OUT> created at line 138.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_413_OUT> created at line 138.
    Found 5-bit adder for signal <char_idx[4]_GND_1_o_add_370_OUT> created at line 162.
    Found 7-bit adder for signal <n0372[6:0]> created at line 136.
    Found 32-bit adder for signal <n0227> created at line 138.
    Found 7-bit adder for signal <n0376[6:0]> created at line 136.
    Found 32-bit adder for signal <n0231> created at line 138.
    Found 7-bit adder for signal <n0380[6:0]> created at line 136.
    Found 32-bit adder for signal <n0235> created at line 138.
    Found 7-bit adder for signal <n0384[6:0]> created at line 136.
    Found 32-bit adder for signal <n0239> created at line 138.
    Found 7-bit adder for signal <n0388[6:0]> created at line 136.
    Found 32-bit adder for signal <n0243> created at line 138.
    Found 7-bit adder for signal <n0392[6:0]> created at line 136.
    Found 32-bit adder for signal <n0247> created at line 138.
    Found 7-bit adder for signal <n0396[6:0]> created at line 136.
    Found 32-bit adder for signal <n0251> created at line 138.
    Found 7-bit adder for signal <n0400[6:0]> created at line 136.
    Found 32-bit adder for signal <n0255> created at line 138.
    Found 5-bit adder for signal <n0404[4:0]> created at line 189.
    Found 4-bit adder for signal <nibble_idx[3]_GND_1_o_add_420_OUT> created at line 192.
    Found 8-bit 12-to-1 multiplexer for signal <_n0431> created at line 112.
    Found 4-bit comparator greater for signal <log_latched[31]_PWR_1_o_LessThan_376_o> created at line 135
    Found 4-bit comparator greater for signal <log_latched[27]_PWR_1_o_LessThan_381_o> created at line 135
    Found 4-bit comparator greater for signal <log_latched[23]_PWR_1_o_LessThan_386_o> created at line 135
    Found 4-bit comparator greater for signal <log_latched[19]_PWR_1_o_LessThan_391_o> created at line 135
    Found 4-bit comparator greater for signal <log_latched[15]_PWR_1_o_LessThan_396_o> created at line 135
    Found 4-bit comparator greater for signal <log_latched[11]_PWR_1_o_LessThan_401_o> created at line 135
    Found 4-bit comparator greater for signal <log_latched[7]_PWR_1_o_LessThan_406_o> created at line 135
    Found 4-bit comparator greater for signal <log_latched[3]_PWR_1_o_LessThan_411_o> created at line 135
    Summary:
	inferred  27 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <top_nexys3> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "D:\git-clones\pc-one\hardware\UART\uart_tx.v".
        CLK_FREQ = 100000000
        BAUD = 115200
    Found 10-bit register for signal <shift_reg>.
    Found 10-bit register for signal <baud_cnt>.
    Found 4-bit register for signal <bit_cnt>.
    Found 1-bit register for signal <uart_busy>.
    Found 4-bit adder for signal <bit_cnt[3]_GND_2_o_add_4_OUT> created at line 50.
    Found 10-bit adder for signal <baud_cnt[9]_GND_2_o_add_7_OUT> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <core>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\core.v".
    Summary:
	no macro.
Unit <core> synthesized.

Synthesizing Unit <pc>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc.v".
    Found 32-bit register for signal <pc_value>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <sign_ext_12_to_32>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\sign_ext_12_to_32.v".
WARNING:Xst:647 - Input <instruction<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sign_ext_12_to_32> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\control_unit.v".
    Summary:
	no macro.
Unit <control_unit> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\alu_control.v".
WARNING:Xst:647 - Input <fun7<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fun7<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit 4-to-1 multiplexer for signal <out> created at line 59.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <pc_src_control>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc_src_control.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <pc_src_control> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\register_file.v".
    Found 1024-bit register for signal <n0046[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <src1_reg_value> created at line 28.
    Found 32-bit 32-to-1 multiplexer for signal <src2_reg_value> created at line 29.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <reg_file> synthesized.

Synthesizing Unit <mux_4X1>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_4X1.v".
    Found 32-bit 4-to-1 multiplexer for signal <out> created at line 13.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4X1> synthesized.

Synthesizing Unit <main_alu>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\main_alu.v".
    Found 32-bit subtractor for signal <src1[31]_src2[31]_sub_4_OUT> created at line 37.
    Found 32-bit adder for signal <src1[31]_src2[31]_add_2_OUT> created at line 36.
    Found 32-bit shifter logical left for signal <src1[31]_src2[4]_shift_left_5_OUT> created at line 39
    Found 32-bit shifter logical right for signal <src1[31]_src2[4]_shift_right_10_OUT> created at line 42
    Found 32-bit shifter arithmetic right for signal <src1[31]_src2[4]_shift_right_11_OUT> created at line 43
    Found 32-bit 12-to-1 multiplexer for signal <out> created at line 33.
    Found 32-bit comparator greater for signal <src2[31]_src1[31]_LessThan_7_o> created at line 40
    Found 32-bit comparator greater for signal <src1[31]_src2[31]_LessThan_9_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <main_alu> synthesized.

Synthesizing Unit <adder32>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\adder32.v".
    Found 32-bit adder for signal <out> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder32> synthesized.

Synthesizing Unit <mux_5x1>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_5X1.v".
    Found 32-bit 7-to-1 multiplexer for signal <out> created at line 14.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5x1> synthesized.

Synthesizing Unit <rom>.
    Related source file is "D:\git-clones\pc-one\hardware\memory\rom.v".
        WORDS = 4096
WARNING:Xst:647 - Input <pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'rom', is tied to its initial value.
    Found 4096x32-bit dual-port Read Only RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <rom> synthesized.

Synthesizing Unit <ram>.
    Related source file is "D:\git-clones\pc-one\hardware\memory\ram.v".
        WORDS = 4096
WARNING:Xst:647 - Input <data_address<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_address<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x32-bit dual-port Read Only RAM                   : 1
 4096x32-bit single-port RAM                           : 1
# Adders/Subtractors                                   : 34
 10-bit adder                                          : 1
 32-bit adder                                          : 12
 32-bit addsub                                         : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 8
 7-bit adder                                           : 8
# Registers                                            : 13
 1-bit register                                        : 3
 10-bit register                                       : 2
 1024-bit register                                     : 1
 32-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 10
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 8
# Multiplexers                                         : 81
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 44
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 17
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <mem_write>     | high     |
    |     addrA          | connected to signal <data_address>  |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

Synthesizing (advanced) Unit <top_nexys3>.
The following registers are absorbed into counter <char_idx>: 1 register on signal <char_idx>.
Unit <top_nexys3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x32-bit dual-port distributed Read Only RAM       : 1
 4096x32-bit single-port distributed RAM               : 1
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 8
 7-bit adder                                           : 8
 8-bit adder                                           : 8
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 1131
 Flip-Flops                                            : 1131
# Comparators                                          : 10
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 8
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 44
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 17
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <shift_reg_9> (without init value) has a constant value of 1 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pc> ...

Optimizing unit <top_nexys3> ...
WARNING:Xst:1710 - FF/Latch <uart_data_7> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_tx> ...

Optimizing unit <core> ...

Optimizing unit <reg_file> ...

Optimizing unit <main_alu> ...
WARNING:Xst:1710 - FF/Latch <core_instance/pc_instance/pc_value_0> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <core_instance/reg_file_instance/registers_31_992> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_993> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_994> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_995> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_996> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_997> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_998> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_999> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1000> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1001> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1002> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1003> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1004> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1005> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1006> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1007> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_idx_4> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1023> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1022> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1021> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1020> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1019> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1018> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1017> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1016> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1015> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1014> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1013> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1012> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1011> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1010> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1009> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1008> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_nexys3, actual ratio is 46.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1100
 Flip-Flops                                            : 1100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_nexys3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3801
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 29
#      LUT2                        : 110
#      LUT3                        : 459
#      LUT4                        : 252
#      LUT5                        : 345
#      LUT6                        : 2101
#      MUXCY                       : 171
#      MUXF7                       : 184
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 1100
#      FDC                         : 31
#      FDCE                        : 1007
#      FDE                         : 39
#      FDPE                        : 9
#      FDR                         : 2
#      FDRE                        : 12
# RAMS                             : 512
#      RAM256X1S                   : 512
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1100  out of  18224     6%  
 Number of Slice LUTs:                 5347  out of   9112    58%  
    Number used as Logic:              3299  out of   9112    36%  
    Number used as Memory:             2048  out of   2176    94%  
       Number used as RAM:             2048

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5348
   Number with an unused Flip Flop:    4248  out of   5348    79%  
   Number with an unused LUT:             1  out of   5348     0%  
   Number of fully used LUT-FF pairs:  1099  out of   5348    20%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100MHz                         | BUFGP                  | 1612  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 17.719ns (Maximum Frequency: 56.437MHz)
   Minimum input arrival time before clock: 5.892ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 6.015ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 17.719ns (frequency: 56.437MHz)
  Total number of paths / destination ports: 2775117235 / 7287
-------------------------------------------------------------------------
Delay:               17.719ns (Levels of Logic = 15)
  Source:            core_instance/pc_instance/pc_value_5 (FF)
  Destination:       core_instance/pc_instance/pc_value_31 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: core_instance/pc_instance/pc_value_5 to core_instance/pc_instance/pc_value_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            110   0.447   2.151  core_instance/pc_instance/pc_value_5 (core_instance/pc_instance/pc_value_5)
     LUT5:I1->O            1   0.203   0.684  inst_LPM_MUX20410_SW1 (N821)
     LUT6:I4->O            1   0.203   0.684  inst_LPM_MUX20410 (inst_LPM_MUX2049)
     LUT6:I4->O          270   0.203   2.069  inst_LPM_MUX20416 (instruction<20>)
     LUT6:I5->O            1   0.205   0.827  core_instance/reg_file_instance/Mmux_src2_reg_value_834 (core_instance/reg_file_instance/Mmux_src2_reg_value_834)
     LUT6:I2->O            1   0.203   0.000  core_instance/reg_file_instance/Mmux_src2_reg_value_311 (core_instance/reg_file_instance/Mmux_src2_reg_value_311)
     MUXF7:I1->O          27   0.140   1.221  core_instance/reg_file_instance/Mmux_src2_reg_value_2_f7_10 (cpu_data_to_mmu<1>)
     LUT5:I4->O            8   0.205   0.907  core_instance/alu_src_mux/Mmux_out121_4 (core_instance/alu_src_mux/Mmux_out121_2)
     LUT6:I4->O            5   0.203   0.943  core_instance/main_alu_instance/Sh1071 (core_instance/main_alu_instance/Sh107)
     LUT5:I2->O            1   0.205   0.580  core_instance/main_alu_instance/Sh1391 (core_instance/main_alu_instance/Sh139)
     LUT6:I5->O            7   0.205   0.774  core_instance/main_alu_instance/Mmux_out1165 (core_instance/main_alu_instance/Mmux_out1162)
     LUT6:I5->O           17   0.205   1.132  core_instance/main_alu_instance/Mmux_out11612_6 (core_instance/main_alu_instance/Mmux_out116125)
     LUT6:I4->O            1   0.203   0.580  core_instance/main_alu_instance/operation[3]_GND_12_o_equal_16_o<31>1_SW0_SW0_SW0 (N1546)
     LUT6:I5->O            2   0.205   0.617  core_instance/main_alu_instance/operation[3]_GND_12_o_equal_16_o<31>2 (core_instance/main_alu_instance/operation[3]_GND_12_o_equal_16_o<31>1)
     LUT6:I5->O           16   0.205   1.005  core_instance/pc_src_control_instance/Mmux_pc_control11 (core_instance/pc_src_control<0>)
     LUT6:I5->O            1   0.205   0.000  core_instance/pc_mux/Mmux_out91 (core_instance/pc_in_add<17>)
     FDC:D                     0.102          core_instance/pc_instance/pc_value_17
    ----------------------------------------
    Total                     17.719ns (3.547ns logic, 14.172ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 1100 / 1100
-------------------------------------------------------------------------
Offset:              5.892ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       uart_data_0 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: rst to uart_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1064   1.222   2.223  rst_IBUF (rst_on_OBUF)
     LUT2:I1->O            1   0.205   0.944  _n0503_inv_SW0 (N1072)
     LUT6:I0->O            7   0.203   0.773  _n0503_inv (_n0503_inv)
     FDE:CE                    0.322          uart_data_0
    ----------------------------------------
    Total                      5.892ns (1.952ns logic, 3.940ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            uart_instance/shift_reg_0 (FF)
  Destination:       uart_tx (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: uart_instance/shift_reg_0 to uart_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.447   0.579  uart_instance/shift_reg_0 (uart_instance/shift_reg_0)
     OBUF:I->O                 2.571          uart_tx_OBUF (uart_tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.015ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rst_on (PAD)

  Data Path: rst to rst_on
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1064   1.222   2.222  rst_IBUF (rst_on_OBUF)
     OBUF:I->O                 2.571          rst_on_OBUF (rst_on)
    ----------------------------------------
    Total                      6.015ns (3.793ns logic, 2.222ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |   17.719|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.91 secs
 
--> 

Total memory usage is 4695400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :    4 (   0 filtered)

