{"smile scientific parallel multiprocessing based on low cost reconfigurable hardware": {"filter": "Header Section", "author": ["Emilio Castillo", "Cesar Pedraza", "Javier Castillo", "Cristobal Camarero", "Jose Luis Bosque", "Rafael Menendez de Llano", "Jose Ignacio Martinez"]}, "an implementation of the conjugate gradient algorithm on fpgas": {"filter": "Header Section", "author": ["David DuBois", "Andrew DuBois", "Thomas Boorman", "Carolyn Connor Davenport", "Steve Poole"]}, "reconfigurable work farms on a massively parallel processor array": {"filter": "Manual Removal", "author": ["Michael Butts", "Brad Budlong", "Paul Wasson", "Ed White"]}, "improving performance of partial reconfiguration using strategy of virtual deletion": {"filter": "Header Section", "author": ["Hangpei Tian", "Deyuan Gao", "Wei Wu", "Xiaoya Fan", "Zhu Yian"]}, "an extensible i o subsystem": {"filter": "Header Section", "author": ["Bharat Sukhwani", "Alessandro Forin", "Richard Neil Pittman"]}, "configurable flow models for fpga particle graphics engines": {"filter": "Header Section", "author": ["Andrew J. Wong", "Warren J. Gross"]}, "investigation of programming models for emerging fpga based high performance computing systems": {"filter": "Header Section", "author": ["Andrew W. H. House", "Paul Chow"]}, "an area efficient timing driven routing algorithm for scalable fpgas with time multiplexed interconnects": {"filter": "Header Section", "author": ["Hanyu Liu", "Xiaolei Chen", "Yajun Ha"]}, "efficient reconfigurable on chip buses for fpgas": {"filter": "Header Section", "author": ["Dirk Koch", "Christian Haubelt", "Jurgen Teich"]}, "fast multivariate signature generation in hardware the case of rainbow": {"filter": "Header Section", "author": ["Sundar Balasubramanian", "Andrey Bogdanov", "Andy Rupp", "Jintai Ding", "Harold W. Carter"]}, "runtime filesystem support for reconfigurable fpga hardware processes in borph": {"filter": "Header Section", "author": ["Hayden Kwok-Hay So", "Robert W. Brodersen"]}, "sharestreams v a virtualized qos packet scheduling accelerator": {"filter": "Header Section", "author": ["Kangtao Kendall Chuang", "Sudhakar Yalamanchili", "Ada Gavrilovska", "Karsten Schwan"]}, "multi stage pipelining md5 implementations on fpga with data forwarding": {"filter": "Header Section", "author": ["Anh Tuan Hoang", "Katsuhiro Yamazaki", "Shigeru Oyanagi"]}, "mplem an 80 processor fpga based multiprocessor system": {"filter": "Header Section", "author": ["Georgios-Grigorios Mplemenos", "Ioannis Papaefstathiou"]}, "reconfigurable constraint repetition unit for regular expression matching": {"filter": "Header Section", "author": ["Miad Faezipour", "Mehrdad Nourani"]}, "matrix computations on heterogeneous reconfigurable systems": {"filter": "Header Section", "author": ["Ling Zhuo", "Qingbo Wang", "Viktor K. Prasanna"]}, "optimization of routing and reconfiguration overhead in programmable processor array architectures": {"filter": "Header Section", "author": ["Christophe Wolinski", "Krzysztof Kuchcinski", "Jurgen Teich", "Frank Hannig"]}, "fpga based co processor for singular value array reconciliation tomography": {"filter": "Manual Removal", "author": ["Jack Coyne", "David Cyganski", "R. James Duckworth"]}, "combining rewriting logic architecture generation and simulation to exploit coarse grained reconfigurable architectures": {"filter": "Header Section", "author": ["Carlos Morra", "Joao Bispo", "Joao M. P. Cardoso", "Jurgen Becker"]}, "a hardware efficient support vector machine architecture for fpga": {"filter": "Header Section", "author": ["Kevin M. Irick", "Michael DeBole", "Vijaykrishnan Narayanan", "Aman Gayasen"]}, "analysis of a dynamically reconfigurable dataflow architecture and its scalable parallel extension for multi fpga platforms": {"filter": "Header Section", "author": ["Sven-Ole Voigt", "Thomas Teufel"]}, "system level design methodology for hybrid multi processor soc on fpga": {"filter": "Header Section", "author": ["Jason Wu", "John W. Williams", "Neil W. Bergmann"]}, "hardware compilation from machine code with m2v": {"filter": "Header Section", "author": ["Karl Meier", "Alessandro Forin"]}, "a new powerful scalable generic multi standard ldpc decoder architecture": {"filter": "Header Section", "author": ["Francois Charot", "Christophe Wolinski", "Nicolas Fau", "Francois Hamon"]}, "facilitating processor based dpr systems for non dpr experts": {"filter": "Header Section", "author": ["Edward Chen", "William A. Gruver", "Dorian Sabaz", "Lesley Shannon"]}, "an efficient implementation of a phase unwrapping kernel on reconfigurable hardware": {"filter": "Header Section", "author": ["Sherman Braganza", "Miriam Leeser"]}, "reconfigurable computing cluster project phase i brief": {"filter": "Header Section", "author": ["Andrew G. Schmidt", "William V. Kritikos", "Siddhartha Datta", "Ron Sass"]}, "scalable and portable architecture for probability density function estimation on fpgas": {"filter": "Header Section", "author": ["Karthik Nagarajan", "Brian Holland", "K. Clint Slatton", "Alan D. George"]}, "fpga session control fsc providing remote access to a cluster of fpgas": {"filter": "Header Section", "author": ["Yamuna Rajasekhar", "Yashodhan Phatak", "Andrew G. Schmidt", "William V. Kritikos", "Ron Sass"]}}