
HS_thermocouple_logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011c30  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d0  08011e10  08011e10  00021e10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080123e0  080123e0  00030370  2**0
                  CONTENTS
  4 .ARM          00000000  080123e0  080123e0  00030370  2**0
                  CONTENTS
  5 .preinit_array 00000000  080123e0  080123e0  00030370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080123e0  080123e0  000223e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080123e4  080123e4  000223e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000370  20000000  080123e8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043fc  20000370  08012758  00030370  2**2
                  ALLOC
 10 ._user_heap_stack 00002004  2000476c  08012758  0003476c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030370  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000303a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020245  00000000  00000000  000303e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000047d7  00000000  00000000  00050628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ce0  00000000  00000000  00054e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001624  00000000  00000000  00056ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cdbb  00000000  00000000  00058104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000238cd  00000000  00000000  00084ebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011991a  00000000  00000000  000a878c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009020  00000000  00000000  001c20a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  001cb0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000370 	.word	0x20000370
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011df8 	.word	0x08011df8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000374 	.word	0x20000374
 800021c:	08011df8 	.word	0x08011df8

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cfe:	f001 fd9c 	bl	800283a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d02:	f000 f865 	bl	8000dd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d06:	f000 fba5 	bl	8001454 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d0a:	f000 fb61 	bl	80013d0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000d0e:	f000 f8ab 	bl	8000e68 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000d12:	f000 f92d 	bl	8000f70 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000d16:	f000 f99d 	bl	8001054 <MX_ADC3_Init>
  MX_ADC4_Init();
 8000d1a:	f000 fa21 	bl	8001160 <MX_ADC4_Init>
  MX_TIM2_Init();
 8000d1e:	f000 fb0b 	bl	8001338 <MX_TIM2_Init>
  MX_USB_Device_Init();
 8000d22:	f00c fcdb 	bl	800d6dc <MX_USB_Device_Init>
  MX_I2C3_Init();
 8000d26:	f000 fac7 	bl	80012b8 <MX_I2C3_Init>
  MX_DAC1_Init();
 8000d2a:	f000 fa8b 	bl	8001244 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  ResetStates();
 8000d2e:	f001 f8a1 	bl	8001e74 <ResetStates>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(conv_state == CFG_RECEIVED){
 8000d32:	4b23      	ldr	r3, [pc, #140]	; (8000dc0 <main+0xc8>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d101      	bne.n	8000d40 <main+0x48>
		  InterpretConfig();
 8000d3c:	f000 fc36 	bl	80015ac <InterpretConfig>
	  }
	  if(conv_state == CFG_INTERPRETED){
 8000d40:	4b1f      	ldr	r3, [pc, #124]	; (8000dc0 <main+0xc8>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d101      	bne.n	8000d4e <main+0x56>
		  SetupMeasurement();
 8000d4a:	f000 fd19 	bl	8001780 <SetupMeasurement>
	  }
	  if(conv_state == PARAMETERS_SET){
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	; (8000dc0 <main+0xc8>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2b03      	cmp	r3, #3
 8000d56:	d101      	bne.n	8000d5c <main+0x64>
		  SendParameters();
 8000d58:	f000 ff0e 	bl	8001b78 <SendParameters>
	  }
	  if(conv_state == ARMED){
 8000d5c:	4b18      	ldr	r3, [pc, #96]	; (8000dc0 <main+0xc8>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	2b04      	cmp	r3, #4
 8000d64:	d106      	bne.n	8000d74 <main+0x7c>
		  while(!measurement_activated);
 8000d66:	bf00      	nop
 8000d68:	4b16      	ldr	r3, [pc, #88]	; (8000dc4 <main+0xcc>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d0fb      	beq.n	8000d68 <main+0x70>
		  StartMeasurement();
 8000d70:	f000 ff6e 	bl	8001c50 <StartMeasurement>
	  }
	  if(conv_state == MEASURING){
 8000d74:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <main+0xc8>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	2b05      	cmp	r3, #5
 8000d7c:	d118      	bne.n	8000db0 <main+0xb8>
		 for(int i = 0; i < MAX_CHANNEL_COUNT; i++){
 8000d7e:	2300      	movs	r3, #0
 8000d80:	607b      	str	r3, [r7, #4]
 8000d82:	e00b      	b.n	8000d9c <main+0xa4>
			 if(adc_states[i] != EMPTY){
 8000d84:	4a10      	ldr	r2, [pc, #64]	; (8000dc8 <main+0xd0>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4413      	add	r3, r2
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d002      	beq.n	8000d96 <main+0x9e>
				 SendData(i);
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f000 fff7 	bl	8001d84 <SendData>
		 for(int i = 0; i < MAX_CHANNEL_COUNT; i++){
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2b03      	cmp	r3, #3
 8000da0:	ddf0      	ble.n	8000d84 <main+0x8c>
			 }
		 }

		 if(conv_count_reached) {
 8000da2:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <main+0xd4>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d002      	beq.n	8000db0 <main+0xb8>
			 conv_state = DONE;
 8000daa:	4b05      	ldr	r3, [pc, #20]	; (8000dc0 <main+0xc8>)
 8000dac:	2206      	movs	r2, #6
 8000dae:	701a      	strb	r2, [r3, #0]
		 }
	  }
	  if(conv_state == DONE){
 8000db0:	4b03      	ldr	r3, [pc, #12]	; (8000dc0 <main+0xc8>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	2b06      	cmp	r3, #6
 8000db8:	d1bb      	bne.n	8000d32 <main+0x3a>
		  ResetStates();
 8000dba:	f001 f85b 	bl	8001e74 <ResetStates>
	  if(conv_state == CFG_RECEIVED){
 8000dbe:	e7b8      	b.n	8000d32 <main+0x3a>
 8000dc0:	20002c20 	.word	0x20002c20
 8000dc4:	20002c3c 	.word	0x20002c3c
 8000dc8:	20002c34 	.word	0x20002c34
 8000dcc:	20002c38 	.word	0x20002c38

08000dd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b094      	sub	sp, #80	; 0x50
 8000dd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dd6:	f107 0318 	add.w	r3, r7, #24
 8000dda:	2238      	movs	r2, #56	; 0x38
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4618      	mov	r0, r3
 8000de0:	f00d ffc5 	bl	800ed6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000df2:	2000      	movs	r0, #0
 8000df4:	f006 feec 	bl	8007bd0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000df8:	2321      	movs	r3, #33	; 0x21
 8000dfa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e00:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000e02:	2301      	movs	r3, #1
 8000e04:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e06:	2302      	movs	r3, #2
 8000e08:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 78;
 8000e12:	234e      	movs	r3, #78	; 0x4e
 8000e14:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8000e16:	2306      	movs	r3, #6
 8000e18:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e22:	f107 0318 	add.w	r3, r7, #24
 8000e26:	4618      	mov	r0, r3
 8000e28:	f006 ff86 	bl	8007d38 <HAL_RCC_OscConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e32:	f001 f87d 	bl	8001f30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e36:	230f      	movs	r3, #15
 8000e38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	2104      	movs	r1, #4
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f007 fa84 	bl	800835c <HAL_RCC_ClockConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000e5a:	f001 f869 	bl	8001f30 <Error_Handler>
  }
}
 8000e5e:	bf00      	nop
 8000e60:	3750      	adds	r7, #80	; 0x50
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08c      	sub	sp, #48	; 0x30
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	2220      	movs	r2, #32
 8000e7e:	2100      	movs	r1, #0
 8000e80:	4618      	mov	r0, r3
 8000e82:	f00d ff74 	bl	800ed6e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e86:	4b38      	ldr	r3, [pc, #224]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000e88:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e8c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e8e:	4b36      	ldr	r3, [pc, #216]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e94:	4b34      	ldr	r3, [pc, #208]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e9a:	4b33      	ldr	r3, [pc, #204]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000ea0:	4b31      	ldr	r3, [pc, #196]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ea6:	4b30      	ldr	r3, [pc, #192]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000eac:	4b2e      	ldr	r3, [pc, #184]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000eae:	2204      	movs	r2, #4
 8000eb0:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eb2:	4b2d      	ldr	r3, [pc, #180]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eb8:	4b2b      	ldr	r3, [pc, #172]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000ebe:	4b2a      	ldr	r3, [pc, #168]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ec4:	4b28      	ldr	r3, [pc, #160]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8000ecc:	4b26      	ldr	r3, [pc, #152]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ece:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 8000ed2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000ed4:	4b24      	ldr	r3, [pc, #144]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ed6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000eda:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000edc:	4b22      	ldr	r3, [pc, #136]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ee4:	4b20      	ldr	r3, [pc, #128]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
 8000eea:	4b1f      	ldr	r3, [pc, #124]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_32;
 8000ef2:	4b1d      	ldr	r3, [pc, #116]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000ef4:	2210      	movs	r2, #16
 8000ef6:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 8000ef8:	4b1b      	ldr	r3, [pc, #108]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000efa:	2220      	movs	r2, #32
 8000efc:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000efe:	4b1a      	ldr	r3, [pc, #104]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000f04:	4b18      	ldr	r3, [pc, #96]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f0a:	4817      	ldr	r0, [pc, #92]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000f0c:	f001 ffbe 	bl	8002e8c <HAL_ADC_Init>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f16:	f001 f80b 	bl	8001f30 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f22:	4619      	mov	r1, r3
 8000f24:	4810      	ldr	r0, [pc, #64]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000f26:	f003 f9e7 	bl	80042f8 <HAL_ADCEx_MultiModeConfigChannel>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8000f30:	f000 fffe 	bl	8001f30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f34:	4b0d      	ldr	r3, [pc, #52]	; (8000f6c <MX_ADC1_Init+0x104>)
 8000f36:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f38:	2306      	movs	r3, #6
 8000f3a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f40:	237f      	movs	r3, #127	; 0x7f
 8000f42:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f44:	2304      	movs	r3, #4
 8000f46:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4805      	ldr	r0, [pc, #20]	; (8000f68 <MX_ADC1_Init+0x100>)
 8000f52:	f002 fa97 	bl	8003484 <HAL_ADC_ConfigChannel>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000f5c:	f000 ffe8 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f60:	bf00      	nop
 8000f62:	3730      	adds	r7, #48	; 0x30
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	2000038c 	.word	0x2000038c
 8000f6c:	04300002 	.word	0x04300002

08000f70 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f76:	463b      	mov	r3, r7
 8000f78:	2220      	movs	r2, #32
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f00d fef6 	bl	800ed6e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000f82:	4b31      	ldr	r3, [pc, #196]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000f84:	4a31      	ldr	r2, [pc, #196]	; (800104c <MX_ADC2_Init+0xdc>)
 8000f86:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f88:	4b2f      	ldr	r3, [pc, #188]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000f8e:	4b2e      	ldr	r3, [pc, #184]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f94:	4b2c      	ldr	r3, [pc, #176]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000f9a:	4b2b      	ldr	r3, [pc, #172]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fa0:	4b29      	ldr	r3, [pc, #164]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fa6:	4b28      	ldr	r3, [pc, #160]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fa8:	2204      	movs	r2, #4
 8000faa:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000fac:	4b26      	ldr	r3, [pc, #152]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000fb2:	4b25      	ldr	r3, [pc, #148]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000fb8:	4b23      	ldr	r3, [pc, #140]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000fbe:	4b22      	ldr	r3, [pc, #136]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8000fc6:	4b20      	ldr	r3, [pc, #128]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fc8:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 8000fcc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000fce:	4b1e      	ldr	r3, [pc, #120]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fd4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000fd6:	4b1c      	ldr	r3, [pc, #112]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fde:	4b1a      	ldr	r3, [pc, #104]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = ENABLE;
 8000fe4:	4b18      	ldr	r3, [pc, #96]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_32;
 8000fec:	4b16      	ldr	r3, [pc, #88]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000fee:	2210      	movs	r2, #16
 8000ff0:	645a      	str	r2, [r3, #68]	; 0x44
  hadc2.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 8000ff2:	4b15      	ldr	r3, [pc, #84]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000ff4:	2220      	movs	r2, #32
 8000ff6:	649a      	str	r2, [r3, #72]	; 0x48
  hadc2.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000ff8:	4b13      	ldr	r3, [pc, #76]	; (8001048 <MX_ADC2_Init+0xd8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc2.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000ffe:	4b12      	ldr	r3, [pc, #72]	; (8001048 <MX_ADC2_Init+0xd8>)
 8001000:	2201      	movs	r2, #1
 8001002:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001004:	4810      	ldr	r0, [pc, #64]	; (8001048 <MX_ADC2_Init+0xd8>)
 8001006:	f001 ff41 	bl	8002e8c <HAL_ADC_Init>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_ADC2_Init+0xa4>
  {
    Error_Handler();
 8001010:	f000 ff8e 	bl	8001f30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001014:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_ADC2_Init+0xe0>)
 8001016:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001018:	2306      	movs	r3, #6
 800101a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800101c:	2300      	movs	r3, #0
 800101e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001020:	237f      	movs	r3, #127	; 0x7f
 8001022:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001024:	2304      	movs	r3, #4
 8001026:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800102c:	463b      	mov	r3, r7
 800102e:	4619      	mov	r1, r3
 8001030:	4805      	ldr	r0, [pc, #20]	; (8001048 <MX_ADC2_Init+0xd8>)
 8001032:	f002 fa27 	bl	8003484 <HAL_ADC_ConfigChannel>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 800103c:	f000 ff78 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001040:	bf00      	nop
 8001042:	3720      	adds	r7, #32
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	200003f8 	.word	0x200003f8
 800104c:	50000100 	.word	0x50000100
 8001050:	0c900008 	.word	0x0c900008

08001054 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08c      	sub	sp, #48	; 0x30
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800105a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	2220      	movs	r2, #32
 800106a:	2100      	movs	r1, #0
 800106c:	4618      	mov	r0, r3
 800106e:	f00d fe7e 	bl	800ed6e <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001072:	4b38      	ldr	r3, [pc, #224]	; (8001154 <MX_ADC3_Init+0x100>)
 8001074:	4a38      	ldr	r2, [pc, #224]	; (8001158 <MX_ADC3_Init+0x104>)
 8001076:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001078:	4b36      	ldr	r3, [pc, #216]	; (8001154 <MX_ADC3_Init+0x100>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800107e:	4b35      	ldr	r3, [pc, #212]	; (8001154 <MX_ADC3_Init+0x100>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001084:	4b33      	ldr	r3, [pc, #204]	; (8001154 <MX_ADC3_Init+0x100>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 800108a:	4b32      	ldr	r3, [pc, #200]	; (8001154 <MX_ADC3_Init+0x100>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001090:	4b30      	ldr	r3, [pc, #192]	; (8001154 <MX_ADC3_Init+0x100>)
 8001092:	2200      	movs	r2, #0
 8001094:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001096:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <MX_ADC3_Init+0x100>)
 8001098:	2204      	movs	r2, #4
 800109a:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800109c:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <MX_ADC3_Init+0x100>)
 800109e:	2200      	movs	r2, #0
 80010a0:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80010a2:	4b2c      	ldr	r3, [pc, #176]	; (8001154 <MX_ADC3_Init+0x100>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 80010a8:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <MX_ADC3_Init+0x100>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <MX_ADC3_Init+0x100>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80010b6:	4b27      	ldr	r3, [pc, #156]	; (8001154 <MX_ADC3_Init+0x100>)
 80010b8:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 80010bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010be:	4b25      	ldr	r3, [pc, #148]	; (8001154 <MX_ADC3_Init+0x100>)
 80010c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010c4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80010c6:	4b23      	ldr	r3, [pc, #140]	; (8001154 <MX_ADC3_Init+0x100>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ce:	4b21      	ldr	r3, [pc, #132]	; (8001154 <MX_ADC3_Init+0x100>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = ENABLE;
 80010d4:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <MX_ADC3_Init+0x100>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc3.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_32;
 80010dc:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <MX_ADC3_Init+0x100>)
 80010de:	2210      	movs	r2, #16
 80010e0:	645a      	str	r2, [r3, #68]	; 0x44
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 80010e2:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <MX_ADC3_Init+0x100>)
 80010e4:	2220      	movs	r2, #32
 80010e6:	649a      	str	r2, [r3, #72]	; 0x48
  hadc3.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80010e8:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <MX_ADC3_Init+0x100>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80010ee:	4b19      	ldr	r3, [pc, #100]	; (8001154 <MX_ADC3_Init+0x100>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80010f4:	4817      	ldr	r0, [pc, #92]	; (8001154 <MX_ADC3_Init+0x100>)
 80010f6:	f001 fec9 	bl	8002e8c <HAL_ADC_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 8001100:	f000 ff16 	bl	8001f30 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110c:	4619      	mov	r1, r3
 800110e:	4811      	ldr	r0, [pc, #68]	; (8001154 <MX_ADC3_Init+0x100>)
 8001110:	f003 f8f2 	bl	80042f8 <HAL_ADCEx_MultiModeConfigChannel>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_ADC3_Init+0xca>
  {
    Error_Handler();
 800111a:	f000 ff09 	bl	8001f30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800111e:	4b0f      	ldr	r3, [pc, #60]	; (800115c <MX_ADC3_Init+0x108>)
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001122:	2306      	movs	r3, #6
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800112a:	237f      	movs	r3, #127	; 0x7f
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112e:	2304      	movs	r3, #4
 8001130:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4619      	mov	r1, r3
 800113a:	4806      	ldr	r0, [pc, #24]	; (8001154 <MX_ADC3_Init+0x100>)
 800113c:	f002 f9a2 	bl	8003484 <HAL_ADC_ConfigChannel>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_ADC3_Init+0xf6>
  {
    Error_Handler();
 8001146:	f000 fef3 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	3730      	adds	r7, #48	; 0x30
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000464 	.word	0x20000464
 8001158:	50000400 	.word	0x50000400
 800115c:	04300002 	.word	0x04300002

08001160 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b088      	sub	sp, #32
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001166:	463b      	mov	r3, r7
 8001168:	2220      	movs	r2, #32
 800116a:	2100      	movs	r1, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f00d fdfe 	bl	800ed6e <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001172:	4b31      	ldr	r3, [pc, #196]	; (8001238 <MX_ADC4_Init+0xd8>)
 8001174:	4a31      	ldr	r2, [pc, #196]	; (800123c <MX_ADC4_Init+0xdc>)
 8001176:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001178:	4b2f      	ldr	r3, [pc, #188]	; (8001238 <MX_ADC4_Init+0xd8>)
 800117a:	2200      	movs	r2, #0
 800117c:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 800117e:	4b2e      	ldr	r3, [pc, #184]	; (8001238 <MX_ADC4_Init+0xd8>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001184:	4b2c      	ldr	r3, [pc, #176]	; (8001238 <MX_ADC4_Init+0xd8>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 800118a:	4b2b      	ldr	r3, [pc, #172]	; (8001238 <MX_ADC4_Init+0xd8>)
 800118c:	2200      	movs	r2, #0
 800118e:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001190:	4b29      	ldr	r3, [pc, #164]	; (8001238 <MX_ADC4_Init+0xd8>)
 8001192:	2200      	movs	r2, #0
 8001194:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001196:	4b28      	ldr	r3, [pc, #160]	; (8001238 <MX_ADC4_Init+0xd8>)
 8001198:	2204      	movs	r2, #4
 800119a:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800119c:	4b26      	ldr	r3, [pc, #152]	; (8001238 <MX_ADC4_Init+0xd8>)
 800119e:	2200      	movs	r2, #0
 80011a0:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 80011a2:	4b25      	ldr	r3, [pc, #148]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 1;
 80011a8:	4b23      	ldr	r3, [pc, #140]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011aa:	2201      	movs	r2, #1
 80011ac:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80011ae:	4b22      	ldr	r3, [pc, #136]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80011b6:	4b20      	ldr	r3, [pc, #128]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011b8:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 80011bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011be:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011c4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 80011c6:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011ce:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = ENABLE;
 80011d4:	4b18      	ldr	r3, [pc, #96]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc4.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_32;
 80011dc:	4b16      	ldr	r3, [pc, #88]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011de:	2210      	movs	r2, #16
 80011e0:	645a      	str	r2, [r3, #68]	; 0x44
  hadc4.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 80011e2:	4b15      	ldr	r3, [pc, #84]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011e4:	2220      	movs	r2, #32
 80011e6:	649a      	str	r2, [r3, #72]	; 0x48
  hadc4.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80011e8:	4b13      	ldr	r3, [pc, #76]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc4.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80011ee:	4b12      	ldr	r3, [pc, #72]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 80011f4:	4810      	ldr	r0, [pc, #64]	; (8001238 <MX_ADC4_Init+0xd8>)
 80011f6:	f001 fe49 	bl	8002e8c <HAL_ADC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_ADC4_Init+0xa4>
  {
    Error_Handler();
 8001200:	f000 fe96 	bl	8001f30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001204:	4b0e      	ldr	r3, [pc, #56]	; (8001240 <MX_ADC4_Init+0xe0>)
 8001206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001208:	2306      	movs	r3, #6
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001210:	237f      	movs	r3, #127	; 0x7f
 8001212:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001214:	2304      	movs	r3, #4
 8001216:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800121c:	463b      	mov	r3, r7
 800121e:	4619      	mov	r1, r3
 8001220:	4805      	ldr	r0, [pc, #20]	; (8001238 <MX_ADC4_Init+0xd8>)
 8001222:	f002 f92f 	bl	8003484 <HAL_ADC_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC4_Init+0xd0>
  {
    Error_Handler();
 800122c:	f000 fe80 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001230:	bf00      	nop
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	200004d0 	.word	0x200004d0
 800123c:	50000500 	.word	0x50000500
 8001240:	14f00020 	.word	0x14f00020

08001244 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b08c      	sub	sp, #48	; 0x30
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800124a:	463b      	mov	r3, r7
 800124c:	2230      	movs	r2, #48	; 0x30
 800124e:	2100      	movs	r1, #0
 8001250:	4618      	mov	r0, r3
 8001252:	f00d fd8c 	bl	800ed6e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001256:	4b16      	ldr	r3, [pc, #88]	; (80012b0 <MX_DAC1_Init+0x6c>)
 8001258:	4a16      	ldr	r2, [pc, #88]	; (80012b4 <MX_DAC1_Init+0x70>)
 800125a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800125c:	4814      	ldr	r0, [pc, #80]	; (80012b0 <MX_DAC1_Init+0x6c>)
 800125e:	f003 fa62 	bl	8004726 <HAL_DAC_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001268:	f000 fe62 	bl	8001f30 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800126c:	2300      	movs	r3, #0
 800126e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001270:	2300      	movs	r3, #0
 8001272:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001278:	2300      	movs	r3, #0
 800127a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001280:	2300      	movs	r3, #0
 8001282:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001284:	2302      	movs	r3, #2
 8001286:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001288:	2301      	movs	r3, #1
 800128a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001290:	463b      	mov	r3, r7
 8001292:	2200      	movs	r2, #0
 8001294:	4619      	mov	r1, r3
 8001296:	4806      	ldr	r0, [pc, #24]	; (80012b0 <MX_DAC1_Init+0x6c>)
 8001298:	f003 fb02 	bl	80048a0 <HAL_DAC_ConfigChannel>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80012a2:	f000 fe45 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80012a6:	bf00      	nop
 80012a8:	3730      	adds	r7, #48	; 0x30
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	200006bc 	.word	0x200006bc
 80012b4:	50000800 	.word	0x50000800

080012b8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80012bc:	4b1b      	ldr	r3, [pc, #108]	; (800132c <MX_I2C3_Init+0x74>)
 80012be:	4a1c      	ldr	r2, [pc, #112]	; (8001330 <MX_I2C3_Init+0x78>)
 80012c0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x40707EB4;
 80012c2:	4b1a      	ldr	r3, [pc, #104]	; (800132c <MX_I2C3_Init+0x74>)
 80012c4:	4a1b      	ldr	r2, [pc, #108]	; (8001334 <MX_I2C3_Init+0x7c>)
 80012c6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 144;
 80012c8:	4b18      	ldr	r3, [pc, #96]	; (800132c <MX_I2C3_Init+0x74>)
 80012ca:	2290      	movs	r2, #144	; 0x90
 80012cc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012ce:	4b17      	ldr	r3, [pc, #92]	; (800132c <MX_I2C3_Init+0x74>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <MX_I2C3_Init+0x74>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80012da:	4b14      	ldr	r3, [pc, #80]	; (800132c <MX_I2C3_Init+0x74>)
 80012dc:	2200      	movs	r2, #0
 80012de:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012e0:	4b12      	ldr	r3, [pc, #72]	; (800132c <MX_I2C3_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e6:	4b11      	ldr	r3, [pc, #68]	; (800132c <MX_I2C3_Init+0x74>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <MX_I2C3_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012f2:	480e      	ldr	r0, [pc, #56]	; (800132c <MX_I2C3_Init+0x74>)
 80012f4:	f004 f915 	bl	8005522 <HAL_I2C_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80012fe:	f000 fe17 	bl	8001f30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001302:	2100      	movs	r1, #0
 8001304:	4809      	ldr	r0, [pc, #36]	; (800132c <MX_I2C3_Init+0x74>)
 8001306:	f004 fe97 	bl	8006038 <HAL_I2CEx_ConfigAnalogFilter>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001310:	f000 fe0e 	bl	8001f30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001314:	2100      	movs	r1, #0
 8001316:	4805      	ldr	r0, [pc, #20]	; (800132c <MX_I2C3_Init+0x74>)
 8001318:	f004 fed9 	bl	80060ce <HAL_I2CEx_ConfigDigitalFilter>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001322:	f000 fe05 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200006d0 	.word	0x200006d0
 8001330:	40007800 	.word	0x40007800
 8001334:	40707eb4 	.word	0x40707eb4

08001338 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b088      	sub	sp, #32
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800133e:	f107 0310 	add.w	r3, r7, #16
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001356:	4b1d      	ldr	r3, [pc, #116]	; (80013cc <MX_TIM2_Init+0x94>)
 8001358:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800135c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 156 - 1;
 800135e:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <MX_TIM2_Init+0x94>)
 8001360:	229b      	movs	r2, #155	; 0x9b
 8001362:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001364:	4b19      	ldr	r3, [pc, #100]	; (80013cc <MX_TIM2_Init+0x94>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800136a:	4b18      	ldr	r3, [pc, #96]	; (80013cc <MX_TIM2_Init+0x94>)
 800136c:	2209      	movs	r2, #9
 800136e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001370:	4b16      	ldr	r3, [pc, #88]	; (80013cc <MX_TIM2_Init+0x94>)
 8001372:	2200      	movs	r2, #0
 8001374:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001376:	4b15      	ldr	r3, [pc, #84]	; (80013cc <MX_TIM2_Init+0x94>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800137c:	4813      	ldr	r0, [pc, #76]	; (80013cc <MX_TIM2_Init+0x94>)
 800137e:	f007 fc2b 	bl	8008bd8 <HAL_TIM_Base_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001388:	f000 fdd2 	bl	8001f30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800138c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001390:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001392:	f107 0310 	add.w	r3, r7, #16
 8001396:	4619      	mov	r1, r3
 8001398:	480c      	ldr	r0, [pc, #48]	; (80013cc <MX_TIM2_Init+0x94>)
 800139a:	f007 fe6b 	bl	8009074 <HAL_TIM_ConfigClockSource>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013a4:	f000 fdc4 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013a8:	2320      	movs	r3, #32
 80013aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	4619      	mov	r1, r3
 80013b4:	4805      	ldr	r0, [pc, #20]	; (80013cc <MX_TIM2_Init+0x94>)
 80013b6:	f008 f8f5 	bl	80095a4 <HAL_TIMEx_MasterConfigSynchronization>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013c0:	f000 fdb6 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013c4:	bf00      	nop
 80013c6:	3720      	adds	r7, #32
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000724 	.word	0x20000724

080013d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013d6:	4b1e      	ldr	r3, [pc, #120]	; (8001450 <MX_DMA_Init+0x80>)
 80013d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013da:	4a1d      	ldr	r2, [pc, #116]	; (8001450 <MX_DMA_Init+0x80>)
 80013dc:	f043 0304 	orr.w	r3, r3, #4
 80013e0:	6493      	str	r3, [r2, #72]	; 0x48
 80013e2:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <MX_DMA_Init+0x80>)
 80013e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013e6:	f003 0304 	and.w	r3, r3, #4
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ee:	4b18      	ldr	r3, [pc, #96]	; (8001450 <MX_DMA_Init+0x80>)
 80013f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013f2:	4a17      	ldr	r2, [pc, #92]	; (8001450 <MX_DMA_Init+0x80>)
 80013f4:	f043 0301 	orr.w	r3, r3, #1
 80013f8:	6493      	str	r3, [r2, #72]	; 0x48
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <MX_DMA_Init+0x80>)
 80013fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	200b      	movs	r0, #11
 800140c:	f003 f957 	bl	80046be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001410:	200b      	movs	r0, #11
 8001412:	f003 f96e 	bl	80046f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001416:	2200      	movs	r2, #0
 8001418:	2100      	movs	r1, #0
 800141a:	200c      	movs	r0, #12
 800141c:	f003 f94f 	bl	80046be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001420:	200c      	movs	r0, #12
 8001422:	f003 f966 	bl	80046f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	200d      	movs	r0, #13
 800142c:	f003 f947 	bl	80046be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001430:	200d      	movs	r0, #13
 8001432:	f003 f95e 	bl	80046f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2100      	movs	r1, #0
 800143a:	200e      	movs	r0, #14
 800143c:	f003 f93f 	bl	80046be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001440:	200e      	movs	r0, #14
 8001442:	f003 f956 	bl	80046f2 <HAL_NVIC_EnableIRQ>

}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40021000 	.word	0x40021000

08001454 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	; 0x28
 8001458:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800146a:	4b4d      	ldr	r3, [pc, #308]	; (80015a0 <MX_GPIO_Init+0x14c>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146e:	4a4c      	ldr	r2, [pc, #304]	; (80015a0 <MX_GPIO_Init+0x14c>)
 8001470:	f043 0320 	orr.w	r3, r3, #32
 8001474:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001476:	4b4a      	ldr	r3, [pc, #296]	; (80015a0 <MX_GPIO_Init+0x14c>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147a:	f003 0320 	and.w	r3, r3, #32
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4b47      	ldr	r3, [pc, #284]	; (80015a0 <MX_GPIO_Init+0x14c>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	4a46      	ldr	r2, [pc, #280]	; (80015a0 <MX_GPIO_Init+0x14c>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148e:	4b44      	ldr	r3, [pc, #272]	; (80015a0 <MX_GPIO_Init+0x14c>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800149a:	4b41      	ldr	r3, [pc, #260]	; (80015a0 <MX_GPIO_Init+0x14c>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4a40      	ldr	r2, [pc, #256]	; (80015a0 <MX_GPIO_Init+0x14c>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4b3e      	ldr	r3, [pc, #248]	; (80015a0 <MX_GPIO_Init+0x14c>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b2:	4b3b      	ldr	r3, [pc, #236]	; (80015a0 <MX_GPIO_Init+0x14c>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b6:	4a3a      	ldr	r2, [pc, #232]	; (80015a0 <MX_GPIO_Init+0x14c>)
 80014b8:	f043 0304 	orr.w	r3, r3, #4
 80014bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014be:	4b38      	ldr	r3, [pc, #224]	; (80015a0 <MX_GPIO_Init+0x14c>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	f003 0304 	and.w	r3, r3, #4
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ERRATA_FIX1_Pin|ERRATA_FIX2_Pin|ERRATA_FIX3_Pin|ERRATA_FIX4_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 41d8 	mov.w	r1, #27648	; 0x6c00
 80014d0:	4834      	ldr	r0, [pc, #208]	; (80015a4 <MX_GPIO_Init+0x150>)
 80014d2:	f003 ffeb 	bl	80054ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IND_LED_R_Pin|IND_LED_G_Pin|IND_LED_B_Pin, GPIO_PIN_SET);
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80014dc:	4832      	ldr	r0, [pc, #200]	; (80015a8 <MX_GPIO_Init+0x154>)
 80014de:	f003 ffe5 	bl	80054ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ERRATA_FIX1_Pin ERRATA_FIX2_Pin ERRATA_FIX3_Pin ERRATA_FIX4_Pin */
  GPIO_InitStruct.Pin = ERRATA_FIX1_Pin|ERRATA_FIX2_Pin|ERRATA_FIX3_Pin|ERRATA_FIX4_Pin;
 80014e2:	f44f 43d8 	mov.w	r3, #27648	; 0x6c00
 80014e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e8:	2301      	movs	r3, #1
 80014ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	482a      	ldr	r0, [pc, #168]	; (80015a4 <MX_GPIO_Init+0x150>)
 80014fc:	f003 fe54 	bl	80051a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_ALERT_Pin */
  GPIO_InitStruct.Pin = TEMP_ALERT_Pin;
 8001500:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TEMP_ALERT_GPIO_Port, &GPIO_InitStruct);
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	4619      	mov	r1, r3
 8001514:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001518:	f003 fe46 	bl	80051a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IND_LED_R_Pin IND_LED_G_Pin IND_LED_B_Pin */
  GPIO_InitStruct.Pin = IND_LED_R_Pin|IND_LED_G_Pin|IND_LED_B_Pin;
 800151c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001522:	2301      	movs	r3, #1
 8001524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2300      	movs	r3, #0
 800152c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800152e:	f107 0314 	add.w	r3, r7, #20
 8001532:	4619      	mov	r1, r3
 8001534:	481c      	ldr	r0, [pc, #112]	; (80015a8 <MX_GPIO_Init+0x154>)
 8001536:	f003 fe37 	bl	80051a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_SHORT_Pin */
  GPIO_InitStruct.Pin = TRIG_SHORT_Pin;
 800153a:	2320      	movs	r3, #32
 800153c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800153e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_SHORT_GPIO_Port, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	4815      	ldr	r0, [pc, #84]	; (80015a4 <MX_GPIO_Init+0x150>)
 8001550:	f003 fe2a 	bl	80051a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_EXT_2_Pin */
  GPIO_InitStruct.Pin = TRIG_EXT_2_Pin;
 8001554:	2340      	movs	r3, #64	; 0x40
 8001556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001558:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800155c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800155e:	2301      	movs	r3, #1
 8001560:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_EXT_2_GPIO_Port, &GPIO_InitStruct);
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	4619      	mov	r1, r3
 8001568:	480e      	ldr	r0, [pc, #56]	; (80015a4 <MX_GPIO_Init+0x150>)
 800156a:	f003 fe1d 	bl	80051a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_EXT_1_Pin */
  GPIO_InitStruct.Pin = TRIG_EXT_1_Pin;
 800156e:	2380      	movs	r3, #128	; 0x80
 8001570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001572:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001576:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001578:	2302      	movs	r3, #2
 800157a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_EXT_1_GPIO_Port, &GPIO_InitStruct);
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4619      	mov	r1, r3
 8001582:	4808      	ldr	r0, [pc, #32]	; (80015a4 <MX_GPIO_Init+0x150>)
 8001584:	f003 fe10 	bl	80051a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001588:	2200      	movs	r2, #0
 800158a:	2100      	movs	r1, #0
 800158c:	2017      	movs	r0, #23
 800158e:	f003 f896 	bl	80046be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001592:	2017      	movs	r0, #23
 8001594:	f003 f8ad 	bl	80046f2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	; 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40021000 	.word	0x40021000
 80015a4:	48000400 	.word	0x48000400
 80015a8:	48000800 	.word	0x48000800

080015ac <InterpretConfig>:

/* USER CODE BEGIN 4 */

int InterpretConfig(void) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b0a6      	sub	sp, #152	; 0x98
 80015b0:	af00      	add	r7, sp, #0
	char variable_name[CFG_VAR_SIZE];
	char variable_value[CFG_VAR_SIZE];
	memset(variable_name, 0, sizeof(variable_name));
 80015b2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80015b6:	2240      	movs	r2, #64	; 0x40
 80015b8:	2100      	movs	r1, #0
 80015ba:	4618      	mov	r0, r3
 80015bc:	f00d fbd7 	bl	800ed6e <memset>
	memset(variable_value, 0, sizeof(variable_value));
 80015c0:	f107 0310 	add.w	r3, r7, #16
 80015c4:	2240      	movs	r2, #64	; 0x40
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f00d fbd0 	bl	800ed6e <memset>
	int variable_name_indexes[2] = {0, 0};
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
	int variable_value_indexes[2] = {0, 0};
 80015d6:	2300      	movs	r3, #0
 80015d8:	603b      	str	r3, [r7, #0]
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]
	char reading_status = 'n';
 80015de:	236e      	movs	r3, #110	; 0x6e
 80015e0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	for(int i = 0; i < USB_RX_BUFFER_SIZE; i++){
 80015e4:	2300      	movs	r3, #0
 80015e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015ea:	e077      	b.n	80016dc <InterpretConfig+0x130>
		if(rx_buffer[i] == '\0'){
 80015ec:	4a42      	ldr	r2, [pc, #264]	; (80016f8 <InterpretConfig+0x14c>)
 80015ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015f2:	4413      	add	r3, r2
 80015f4:	f993 3000 	ldrsb.w	r3, [r3]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d074      	beq.n	80016e6 <InterpretConfig+0x13a>
			break;
		}
		// Reading the variable name
		if(reading_status == 'n'){
 80015fc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001600:	2b6e      	cmp	r3, #110	; 0x6e
 8001602:	d112      	bne.n	800162a <InterpretConfig+0x7e>
			if(rx_buffer[i] == ':') {
 8001604:	4a3c      	ldr	r2, [pc, #240]	; (80016f8 <InterpretConfig+0x14c>)
 8001606:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800160a:	4413      	add	r3, r2
 800160c:	f993 3000 	ldrsb.w	r3, [r3]
 8001610:	2b3a      	cmp	r3, #58	; 0x3a
 8001612:	d15e      	bne.n	80016d2 <InterpretConfig+0x126>
				variable_name_indexes[1] = i;
 8001614:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001618:	60fb      	str	r3, [r7, #12]
				variable_value_indexes[0] = i+1;
 800161a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800161e:	3301      	adds	r3, #1
 8001620:	603b      	str	r3, [r7, #0]
				reading_status = 'v';
 8001622:	2376      	movs	r3, #118	; 0x76
 8001624:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001628:	e053      	b.n	80016d2 <InterpretConfig+0x126>
			}
		}
		// Reading the variable value
		else if(reading_status == 'v'){
 800162a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800162e:	2b76      	cmp	r3, #118	; 0x76
 8001630:	d14f      	bne.n	80016d2 <InterpretConfig+0x126>
			if(rx_buffer[i] == ';') {
 8001632:	4a31      	ldr	r2, [pc, #196]	; (80016f8 <InterpretConfig+0x14c>)
 8001634:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001638:	4413      	add	r3, r2
 800163a:	f993 3000 	ldrsb.w	r3, [r3]
 800163e:	2b3b      	cmp	r3, #59	; 0x3b
 8001640:	d147      	bne.n	80016d2 <InterpretConfig+0x126>
				variable_value_indexes[1] = i;
 8001642:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001646:	607b      	str	r3, [r7, #4]

				strncpy(variable_name, ((char*)rx_buffer + variable_name_indexes[0]), (variable_name_indexes[1] - variable_name_indexes[0]));
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	461a      	mov	r2, r3
 800164c:	4b2a      	ldr	r3, [pc, #168]	; (80016f8 <InterpretConfig+0x14c>)
 800164e:	18d1      	adds	r1, r2, r3
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	461a      	mov	r2, r3
 8001658:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800165c:	4618      	mov	r0, r3
 800165e:	f00d fb8e 	bl	800ed7e <strncpy>
				variable_name[variable_name_indexes[1] + 1] = '\0';
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	3301      	adds	r3, #1
 8001666:	3398      	adds	r3, #152	; 0x98
 8001668:	443b      	add	r3, r7
 800166a:	2200      	movs	r2, #0
 800166c:	f803 2c48 	strb.w	r2, [r3, #-72]
				strncpy(variable_value, ((char*)rx_buffer + variable_value_indexes[0]), (variable_value_indexes[1] - variable_value_indexes[0]));
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	461a      	mov	r2, r3
 8001674:	4b20      	ldr	r3, [pc, #128]	; (80016f8 <InterpretConfig+0x14c>)
 8001676:	18d1      	adds	r1, r2, r3
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	461a      	mov	r2, r3
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	4618      	mov	r0, r3
 8001686:	f00d fb7a 	bl	800ed7e <strncpy>
				variable_value[variable_value_indexes[1] + 1] = '\0';
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	3301      	adds	r3, #1
 800168e:	3398      	adds	r3, #152	; 0x98
 8001690:	443b      	add	r3, r7
 8001692:	2200      	movs	r2, #0
 8001694:	f803 2c88 	strb.w	r2, [r3, #-136]

				InterpretVariable(variable_name, variable_value);
 8001698:	f107 0210 	add.w	r2, r7, #16
 800169c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016a0:	4611      	mov	r1, r2
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 f82c 	bl	8001700 <InterpretVariable>
				memset(variable_name, 0, sizeof(variable_name));
 80016a8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016ac:	2240      	movs	r2, #64	; 0x40
 80016ae:	2100      	movs	r1, #0
 80016b0:	4618      	mov	r0, r3
 80016b2:	f00d fb5c 	bl	800ed6e <memset>
				memset(variable_value, 0, sizeof(variable_value));
 80016b6:	f107 0310 	add.w	r3, r7, #16
 80016ba:	2240      	movs	r2, #64	; 0x40
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f00d fb55 	bl	800ed6e <memset>
				variable_name_indexes[0] = i + 1;
 80016c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016c8:	3301      	adds	r3, #1
 80016ca:	60bb      	str	r3, [r7, #8]
				reading_status = 'n';
 80016cc:	236e      	movs	r3, #110	; 0x6e
 80016ce:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	for(int i = 0; i < USB_RX_BUFFER_SIZE; i++){
 80016d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016d6:	3301      	adds	r3, #1
 80016d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80016dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016e0:	2bff      	cmp	r3, #255	; 0xff
 80016e2:	dd83      	ble.n	80015ec <InterpretConfig+0x40>
 80016e4:	e000      	b.n	80016e8 <InterpretConfig+0x13c>
			break;
 80016e6:	bf00      	nop
			}
		}
	}

	conv_state = CFG_INTERPRETED;
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <InterpretConfig+0x150>)
 80016ea:	2202      	movs	r2, #2
 80016ec:	701a      	strb	r2, [r3, #0]
	return 1;
 80016ee:	2301      	movs	r3, #1
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3798      	adds	r7, #152	; 0x98
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20002b20 	.word	0x20002b20
 80016fc:	20002c20 	.word	0x20002c20

08001700 <InterpretVariable>:

int InterpretVariable(char name[CFG_VAR_SIZE], char value[CFG_VAR_SIZE]) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
	if(strcmp(name, "RecLen") == 0) {
 800170a:	4917      	ldr	r1, [pc, #92]	; (8001768 <InterpretVariable+0x68>)
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7fe fd87 	bl	8000220 <strcmp>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d107      	bne.n	8001728 <InterpretVariable+0x28>
		record_length_ms = (uint16_t)atoi(value);
 8001718:	6838      	ldr	r0, [r7, #0]
 800171a:	f00c fd0d 	bl	800e138 <atoi>
 800171e:	4603      	mov	r3, r0
 8001720:	b29a      	uxth	r2, r3
 8001722:	4b12      	ldr	r3, [pc, #72]	; (800176c <InterpretVariable+0x6c>)
 8001724:	801a      	strh	r2, [r3, #0]
 8001726:	e019      	b.n	800175c <InterpretVariable+0x5c>
	}
	else if(strcmp(name, "RecInt") == 0) {
 8001728:	4911      	ldr	r1, [pc, #68]	; (8001770 <InterpretVariable+0x70>)
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7fe fd78 	bl	8000220 <strcmp>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d107      	bne.n	8001746 <InterpretVariable+0x46>
		record_interval_us = (uint16_t)atoi(value);
 8001736:	6838      	ldr	r0, [r7, #0]
 8001738:	f00c fcfe 	bl	800e138 <atoi>
 800173c:	4603      	mov	r3, r0
 800173e:	b29a      	uxth	r2, r3
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <InterpretVariable+0x74>)
 8001742:	801a      	strh	r2, [r3, #0]
 8001744:	e00a      	b.n	800175c <InterpretVariable+0x5c>
	}
	else if(strcmp(name, "TcType") == 0) {
 8001746:	490c      	ldr	r1, [pc, #48]	; (8001778 <InterpretVariable+0x78>)
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7fe fd69 	bl	8000220 <strcmp>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d103      	bne.n	800175c <InterpretVariable+0x5c>
		tc_type = value[0];
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	781a      	ldrb	r2, [r3, #0]
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <InterpretVariable+0x7c>)
 800175a:	701a      	strb	r2, [r3, #0]
	}

	return 1;
 800175c:	2301      	movs	r3, #1
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	08011e10 	.word	0x08011e10
 800176c:	20000008 	.word	0x20000008
 8001770:	08011e18 	.word	0x08011e18
 8001774:	2000000a 	.word	0x2000000a
 8001778:	08011e20 	.word	0x08011e20
 800177c:	2000000c 	.word	0x2000000c

08001780 <SetupMeasurement>:

int SetupMeasurement(void){
 8001780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001784:	b090      	sub	sp, #64	; 0x40
 8001786:	af04      	add	r7, sp, #16
	// > Set the correct analog reference voltage and get the relevant coefficients

	const double *used_coefficients;
	uint8_t coefficients_count;
	if(tc_type == 'E') {
 8001788:	4b63      	ldr	r3, [pc, #396]	; (8001918 <SetupMeasurement+0x198>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b45      	cmp	r3, #69	; 0x45
 800178e:	d10b      	bne.n	80017a8 <SetupMeasurement+0x28>
		HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2); // 2.9V
 8001790:	2020      	movs	r0, #32
 8001792:	f001 f8c3 	bl	800291c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
		analog_reference_voltage = 2.9;
 8001796:	4b61      	ldr	r3, [pc, #388]	; (800191c <SetupMeasurement+0x19c>)
 8001798:	4a61      	ldr	r2, [pc, #388]	; (8001920 <SetupMeasurement+0x1a0>)
 800179a:	601a      	str	r2, [r3, #0]
		used_coefficients = type_e_coefficients;
 800179c:	4b61      	ldr	r3, [pc, #388]	; (8001924 <SetupMeasurement+0x1a4>)
 800179e:	62fb      	str	r3, [r7, #44]	; 0x2c
		coefficients_count = type_e_coefficients_count;
 80017a0:	230e      	movs	r3, #14
 80017a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80017a6:	e02e      	b.n	8001806 <SetupMeasurement+0x86>
	}
	else if(tc_type == 'J') {
 80017a8:	4b5b      	ldr	r3, [pc, #364]	; (8001918 <SetupMeasurement+0x198>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b4a      	cmp	r3, #74	; 0x4a
 80017ae:	d10b      	bne.n	80017c8 <SetupMeasurement+0x48>
		HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1); // 2.5V
 80017b0:	2010      	movs	r0, #16
 80017b2:	f001 f8b3 	bl	800291c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
		analog_reference_voltage = 2.5;
 80017b6:	4b59      	ldr	r3, [pc, #356]	; (800191c <SetupMeasurement+0x19c>)
 80017b8:	4a5b      	ldr	r2, [pc, #364]	; (8001928 <SetupMeasurement+0x1a8>)
 80017ba:	601a      	str	r2, [r3, #0]
		used_coefficients = type_j_coefficients;
 80017bc:	4b5b      	ldr	r3, [pc, #364]	; (800192c <SetupMeasurement+0x1ac>)
 80017be:	62fb      	str	r3, [r7, #44]	; 0x2c
		coefficients_count = type_j_coefficients_count;
 80017c0:	2309      	movs	r3, #9
 80017c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80017c6:	e01e      	b.n	8001806 <SetupMeasurement+0x86>
	}
	else if(tc_type == 'K') {
 80017c8:	4b53      	ldr	r3, [pc, #332]	; (8001918 <SetupMeasurement+0x198>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b4b      	cmp	r3, #75	; 0x4b
 80017ce:	d10b      	bne.n	80017e8 <SetupMeasurement+0x68>
		HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0); // 2.048V
 80017d0:	2000      	movs	r0, #0
 80017d2:	f001 f8a3 	bl	800291c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
		analog_reference_voltage = 2.048;
 80017d6:	4b51      	ldr	r3, [pc, #324]	; (800191c <SetupMeasurement+0x19c>)
 80017d8:	4a55      	ldr	r2, [pc, #340]	; (8001930 <SetupMeasurement+0x1b0>)
 80017da:	601a      	str	r2, [r3, #0]
		used_coefficients = type_k_coefficients;
 80017dc:	4b55      	ldr	r3, [pc, #340]	; (8001934 <SetupMeasurement+0x1b4>)
 80017de:	62fb      	str	r3, [r7, #44]	; 0x2c
		coefficients_count = type_k_coefficients_count;
 80017e0:	230b      	movs	r3, #11
 80017e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80017e6:	e00e      	b.n	8001806 <SetupMeasurement+0x86>
	}
	else if(tc_type == 'T') {
 80017e8:	4b4b      	ldr	r3, [pc, #300]	; (8001918 <SetupMeasurement+0x198>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b54      	cmp	r3, #84	; 0x54
 80017ee:	d10a      	bne.n	8001806 <SetupMeasurement+0x86>
		HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0); // 2.048V
 80017f0:	2000      	movs	r0, #0
 80017f2:	f001 f893 	bl	800291c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
		analog_reference_voltage = 2.048;
 80017f6:	4b49      	ldr	r3, [pc, #292]	; (800191c <SetupMeasurement+0x19c>)
 80017f8:	4a4d      	ldr	r2, [pc, #308]	; (8001930 <SetupMeasurement+0x1b0>)
 80017fa:	601a      	str	r2, [r3, #0]
		used_coefficients = type_t_coefficients;
 80017fc:	4b4e      	ldr	r3, [pc, #312]	; (8001938 <SetupMeasurement+0x1b8>)
 80017fe:	62fb      	str	r3, [r7, #44]	; 0x2c
		coefficients_count = type_t_coefficients_count;
 8001800:	230f      	movs	r3, #15
 8001802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	}

	// > Calculate and set ADC sync timer
	target_conv_count = (record_length_ms * 1000) / record_interval_us;
 8001806:	4b4d      	ldr	r3, [pc, #308]	; (800193c <SetupMeasurement+0x1bc>)
 8001808:	881b      	ldrh	r3, [r3, #0]
 800180a:	461a      	mov	r2, r3
 800180c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001810:	fb02 f303 	mul.w	r3, r2, r3
 8001814:	4a4a      	ldr	r2, [pc, #296]	; (8001940 <SetupMeasurement+0x1c0>)
 8001816:	8812      	ldrh	r2, [r2, #0]
 8001818:	fb93 f3f2 	sdiv	r3, r3, r2
 800181c:	4a49      	ldr	r2, [pc, #292]	; (8001944 <SetupMeasurement+0x1c4>)
 800181e:	6013      	str	r3, [r2, #0]

	__HAL_TIM_SET_AUTORELOAD(&htim2, record_interval_us - 1);
 8001820:	4b47      	ldr	r3, [pc, #284]	; (8001940 <SetupMeasurement+0x1c0>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	1e5a      	subs	r2, r3, #1
 8001826:	4b48      	ldr	r3, [pc, #288]	; (8001948 <SetupMeasurement+0x1c8>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	62da      	str	r2, [r3, #44]	; 0x2c
 800182c:	4b44      	ldr	r3, [pc, #272]	; (8001940 <SetupMeasurement+0x1c0>)
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	3b01      	subs	r3, #1
 8001832:	461a      	mov	r2, r3
 8001834:	4b44      	ldr	r3, [pc, #272]	; (8001948 <SetupMeasurement+0x1c8>)
 8001836:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COUNTER(&htim2, record_interval_us - 1);
 8001838:	4b41      	ldr	r3, [pc, #260]	; (8001940 <SetupMeasurement+0x1c0>)
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	1e5a      	subs	r2, r3, #1
 800183e:	4b42      	ldr	r3, [pc, #264]	; (8001948 <SetupMeasurement+0x1c8>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	625a      	str	r2, [r3, #36]	; 0x24

	// > Calculate and set DAC value

	// Initiate a one shot temperature conversion
	uint8_t one_shot_conversion_command = 0b01000100;
 8001844:	2344      	movs	r3, #68	; 0x44
 8001846:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(&hi2c3, (TEMP_SENSOR_ADDR << 1), 0x1, I2C_MEMADD_SIZE_8BIT, &one_shot_conversion_command, 1, HAL_MAX_DELAY);
 8001848:	f04f 33ff 	mov.w	r3, #4294967295
 800184c:	9302      	str	r3, [sp, #8]
 800184e:	2301      	movs	r3, #1
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	1cfb      	adds	r3, r7, #3
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	2301      	movs	r3, #1
 8001858:	2201      	movs	r2, #1
 800185a:	2190      	movs	r1, #144	; 0x90
 800185c:	483b      	ldr	r0, [pc, #236]	; (800194c <SetupMeasurement+0x1cc>)
 800185e:	f003 fefb 	bl	8005658 <HAL_I2C_Mem_Write>
	// Read the temperature
	uint8_t temp_buffer[2];
	HAL_I2C_Mem_Read(&hi2c3, (TEMP_SENSOR_ADDR << 1), 0x0, I2C_MEMADD_SIZE_8BIT, temp_buffer, 2, HAL_MAX_DELAY);
 8001862:	f04f 33ff 	mov.w	r3, #4294967295
 8001866:	9302      	str	r3, [sp, #8]
 8001868:	2302      	movs	r3, #2
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	463b      	mov	r3, r7
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2301      	movs	r3, #1
 8001872:	2200      	movs	r2, #0
 8001874:	2190      	movs	r1, #144	; 0x90
 8001876:	4835      	ldr	r0, [pc, #212]	; (800194c <SetupMeasurement+0x1cc>)
 8001878:	f004 f802 	bl	8005880 <HAL_I2C_Mem_Read>

	// Calculate the temperature in C
	uint8_t negative_temperature_flag = temp_buffer[0] >> 7;
 800187c:	783b      	ldrb	r3, [r7, #0]
 800187e:	09db      	lsrs	r3, r3, #7
 8001880:	76fb      	strb	r3, [r7, #27]
	temp_buffer[0] &= 0b01111111;
 8001882:	783b      	ldrb	r3, [r7, #0]
 8001884:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001888:	b2db      	uxtb	r3, r3
 800188a:	703b      	strb	r3, [r7, #0]
	uint16_t sensor_output = (temp_buffer[0] << 2) | (temp_buffer[1] >> 6);
 800188c:	783b      	ldrb	r3, [r7, #0]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	b21a      	sxth	r2, r3
 8001892:	787b      	ldrb	r3, [r7, #1]
 8001894:	099b      	lsrs	r3, r3, #6
 8001896:	b2db      	uxtb	r3, r3
 8001898:	b21b      	sxth	r3, r3
 800189a:	4313      	orrs	r3, r2
 800189c:	b21b      	sxth	r3, r3
 800189e:	833b      	strh	r3, [r7, #24]

	if(negative_temperature_flag) {
 80018a0:	7efb      	ldrb	r3, [r7, #27]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d014      	beq.n	80018d0 <SetupMeasurement+0x150>
		cold_junction_temp = (sensor_output - 512)/4.0;
 80018a6:	8b3b      	ldrh	r3, [r7, #24]
 80018a8:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7fe fe71 	bl	8000594 <__aeabi_i2d>
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	4b26      	ldr	r3, [pc, #152]	; (8001950 <SetupMeasurement+0x1d0>)
 80018b8:	f7ff f800 	bl	80008bc <__aeabi_ddiv>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	4610      	mov	r0, r2
 80018c2:	4619      	mov	r1, r3
 80018c4:	f7ff f9c8 	bl	8000c58 <__aeabi_d2f>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4a22      	ldr	r2, [pc, #136]	; (8001954 <SetupMeasurement+0x1d4>)
 80018cc:	6013      	str	r3, [r2, #0]
 80018ce:	e011      	b.n	80018f4 <SetupMeasurement+0x174>
	}
	else{
		cold_junction_temp = (sensor_output)/4.0;
 80018d0:	8b3b      	ldrh	r3, [r7, #24]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fe5e 	bl	8000594 <__aeabi_i2d>
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <SetupMeasurement+0x1d0>)
 80018de:	f7fe ffed 	bl	80008bc <__aeabi_ddiv>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4610      	mov	r0, r2
 80018e8:	4619      	mov	r1, r3
 80018ea:	f7ff f9b5 	bl	8000c58 <__aeabi_d2f>
 80018ee:	4603      	mov	r3, r0
 80018f0:	4a18      	ldr	r2, [pc, #96]	; (8001954 <SetupMeasurement+0x1d4>)
 80018f2:	6013      	str	r3, [r2, #0]
	}

	// Calculate the required DAC offset
	float cjc_offset_temperature = MINIMUM_TEMPERATURE - cold_junction_temp;
 80018f4:	4b17      	ldr	r3, [pc, #92]	; (8001954 <SetupMeasurement+0x1d4>)
 80018f6:	edd3 7a00 	vldr	s15, [r3]
 80018fa:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 80018fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001902:	edc7 7a05 	vstr	s15, [r7, #20]
	double cjc_offset_voltage = 0;
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for(int i = 0; i < coefficients_count; i++) {
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
 8001916:	e048      	b.n	80019aa <SetupMeasurement+0x22a>
 8001918:	2000000c 	.word	0x2000000c
 800191c:	20000004 	.word	0x20000004
 8001920:	4039999a 	.word	0x4039999a
 8001924:	08011fb8 	.word	0x08011fb8
 8001928:	40200000 	.word	0x40200000
 800192c:	08011ea0 	.word	0x08011ea0
 8001930:	4003126f 	.word	0x4003126f
 8001934:	08011ee8 	.word	0x08011ee8
 8001938:	08011f40 	.word	0x08011f40
 800193c:	20000008 	.word	0x20000008
 8001940:	2000000a 	.word	0x2000000a
 8001944:	20002c24 	.word	0x20002c24
 8001948:	20000724 	.word	0x20000724
 800194c:	200006d0 	.word	0x200006d0
 8001950:	40100000 	.word	0x40100000
 8001954:	20002c2c 	.word	0x20002c2c
		cjc_offset_voltage += used_coefficients[i] * pow(cjc_offset_temperature, i);
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800195e:	4413      	add	r3, r2
 8001960:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001964:	6978      	ldr	r0, [r7, #20]
 8001966:	f7fe fe27 	bl	80005b8 <__aeabi_f2d>
 800196a:	4682      	mov	sl, r0
 800196c:	468b      	mov	fp, r1
 800196e:	69f8      	ldr	r0, [r7, #28]
 8001970:	f7fe fe10 	bl	8000594 <__aeabi_i2d>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	ec43 2b11 	vmov	d1, r2, r3
 800197c:	ec4b ab10 	vmov	d0, sl, fp
 8001980:	f00f fb00 	bl	8010f84 <pow>
 8001984:	ec53 2b10 	vmov	r2, r3, d0
 8001988:	4640      	mov	r0, r8
 800198a:	4649      	mov	r1, r9
 800198c:	f7fe fe6c 	bl	8000668 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001998:	f7fe fcb0 	bl	80002fc <__adddf3>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for(int i = 0; i < coefficients_count; i++) {
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	3301      	adds	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
 80019aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	dbd1      	blt.n	8001958 <SetupMeasurement+0x1d8>
	}

	double total_offset_calc = INAMP_OUTPUT_BUFFER_OFFSET + ((-1) * (cjc_offset_voltage * pow(10, -6)) * INAMP_GAIN);
 80019b4:	a36a      	add	r3, pc, #424	; (adr r3, 8001b60 <SetupMeasurement+0x3e0>)
 80019b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80019be:	f7fe fe53 	bl	8000668 <__aeabi_dmul>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4614      	mov	r4, r2
 80019c8:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80019cc:	a366      	add	r3, pc, #408	; (adr r3, 8001b68 <SetupMeasurement+0x3e8>)
 80019ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d2:	4620      	mov	r0, r4
 80019d4:	4629      	mov	r1, r5
 80019d6:	f7fe fe47 	bl	8000668 <__aeabi_dmul>
 80019da:	4602      	mov	r2, r0
 80019dc:	460b      	mov	r3, r1
 80019de:	4610      	mov	r0, r2
 80019e0:	4619      	mov	r1, r3
 80019e2:	a363      	add	r3, pc, #396	; (adr r3, 8001b70 <SetupMeasurement+0x3f0>)
 80019e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e8:	f7fe fc88 	bl	80002fc <__adddf3>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint32_t offset = (uint32_t)(total_offset_calc * 4096) / analog_reference_voltage;
 80019f4:	f04f 0200 	mov.w	r2, #0
 80019f8:	4b4d      	ldr	r3, [pc, #308]	; (8001b30 <SetupMeasurement+0x3b0>)
 80019fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019fe:	f7fe fe33 	bl	8000668 <__aeabi_dmul>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f7ff f905 	bl	8000c18 <__aeabi_d2uiz>
 8001a0e:	ee07 0a90 	vmov	s15, r0
 8001a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a16:	4b47      	ldr	r3, [pc, #284]	; (8001b34 <SetupMeasurement+0x3b4>)
 8001a18:	ed93 7a00 	vldr	s14, [r3]
 8001a1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a24:	ee17 3a90 	vmov	r3, s15
 8001a28:	607b      	str	r3, [r7, #4]
	applied_voltage_offset = (float)(offset * analog_reference_voltage) / 4096;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	ee07 3a90 	vmov	s15, r3
 8001a30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a34:	4b3f      	ldr	r3, [pc, #252]	; (8001b34 <SetupMeasurement+0x3b4>)
 8001a36:	edd3 7a00 	vldr	s15, [r3]
 8001a3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a3e:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001b38 <SetupMeasurement+0x3b8>
 8001a42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a46:	4b3d      	ldr	r3, [pc, #244]	; (8001b3c <SetupMeasurement+0x3bc>)
 8001a48:	edc3 7a00 	vstr	s15, [r3]

	// Set the DAC voltage
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, offset);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2100      	movs	r1, #0
 8001a52:	483b      	ldr	r0, [pc, #236]	; (8001b40 <SetupMeasurement+0x3c0>)
 8001a54:	f002 fef6 	bl	8004844 <HAL_DAC_SetValue>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4839      	ldr	r0, [pc, #228]	; (8001b40 <SetupMeasurement+0x3c0>)
 8001a5c:	f002 fe86 	bl	800476c <HAL_DAC_Start>


	// Calculate the target packet number
	target_packet_count = (record_length_ms * 1000.0 / record_interval_us) / (ADC_BUFFER_SIZE / 2);
 8001a60:	4b38      	ldr	r3, [pc, #224]	; (8001b44 <SetupMeasurement+0x3c4>)
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7fe fd95 	bl	8000594 <__aeabi_i2d>
 8001a6a:	f04f 0200 	mov.w	r2, #0
 8001a6e:	4b36      	ldr	r3, [pc, #216]	; (8001b48 <SetupMeasurement+0x3c8>)
 8001a70:	f7fe fdfa 	bl	8000668 <__aeabi_dmul>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	4614      	mov	r4, r2
 8001a7a:	461d      	mov	r5, r3
 8001a7c:	4b33      	ldr	r3, [pc, #204]	; (8001b4c <SetupMeasurement+0x3cc>)
 8001a7e:	881b      	ldrh	r3, [r3, #0]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7fe fd87 	bl	8000594 <__aeabi_i2d>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4620      	mov	r0, r4
 8001a8c:	4629      	mov	r1, r5
 8001a8e:	f7fe ff15 	bl	80008bc <__aeabi_ddiv>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	4b2c      	ldr	r3, [pc, #176]	; (8001b50 <SetupMeasurement+0x3d0>)
 8001aa0:	f7fe ff0c 	bl	80008bc <__aeabi_ddiv>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f7ff f88c 	bl	8000bc8 <__aeabi_d2iz>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	4a28      	ldr	r2, [pc, #160]	; (8001b54 <SetupMeasurement+0x3d4>)
 8001ab4:	6013      	str	r3, [r2, #0]
	if((int)(record_length_ms * 1000.0 / record_interval_us) % (ADC_BUFFER_SIZE / 2) != 0){
 8001ab6:	4b23      	ldr	r3, [pc, #140]	; (8001b44 <SetupMeasurement+0x3c4>)
 8001ab8:	881b      	ldrh	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fd6a 	bl	8000594 <__aeabi_i2d>
 8001ac0:	f04f 0200 	mov.w	r2, #0
 8001ac4:	4b20      	ldr	r3, [pc, #128]	; (8001b48 <SetupMeasurement+0x3c8>)
 8001ac6:	f7fe fdcf 	bl	8000668 <__aeabi_dmul>
 8001aca:	4602      	mov	r2, r0
 8001acc:	460b      	mov	r3, r1
 8001ace:	4614      	mov	r4, r2
 8001ad0:	461d      	mov	r5, r3
 8001ad2:	4b1e      	ldr	r3, [pc, #120]	; (8001b4c <SetupMeasurement+0x3cc>)
 8001ad4:	881b      	ldrh	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7fe fd5c 	bl	8000594 <__aeabi_i2d>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4620      	mov	r0, r4
 8001ae2:	4629      	mov	r1, r5
 8001ae4:	f7fe feea 	bl	80008bc <__aeabi_ddiv>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4610      	mov	r0, r2
 8001aee:	4619      	mov	r1, r3
 8001af0:	f7ff f86a 	bl	8000bc8 <__aeabi_d2iz>
 8001af4:	4602      	mov	r2, r0
 8001af6:	4b18      	ldr	r3, [pc, #96]	; (8001b58 <SetupMeasurement+0x3d8>)
 8001af8:	fb83 1302 	smull	r1, r3, r3, r2
 8001afc:	1159      	asrs	r1, r3, #5
 8001afe:	17d3      	asrs	r3, r2, #31
 8001b00:	1acb      	subs	r3, r1, r3
 8001b02:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001b06:	fb01 f303 	mul.w	r3, r1, r3
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d004      	beq.n	8001b1a <SetupMeasurement+0x39a>
		target_packet_count += 1;
 8001b10:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <SetupMeasurement+0x3d4>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	3301      	adds	r3, #1
 8001b16:	4a0f      	ldr	r2, [pc, #60]	; (8001b54 <SetupMeasurement+0x3d4>)
 8001b18:	6013      	str	r3, [r2, #0]
	}

	conv_state = PARAMETERS_SET;
 8001b1a:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <SetupMeasurement+0x3dc>)
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	701a      	strb	r2, [r3, #0]
	return 1;
 8001b20:	2301      	movs	r3, #1
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3730      	adds	r7, #48	; 0x30
 8001b26:	46bd      	mov	sp, r7
 8001b28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b2c:	f3af 8000 	nop.w
 8001b30:	40b00000 	.word	0x40b00000
 8001b34:	20000004 	.word	0x20000004
 8001b38:	45800000 	.word	0x45800000
 8001b3c:	20002c30 	.word	0x20002c30
 8001b40:	200006bc 	.word	0x200006bc
 8001b44:	20000008 	.word	0x20000008
 8001b48:	408f4000 	.word	0x408f4000
 8001b4c:	2000000a 	.word	0x2000000a
 8001b50:	407f4000 	.word	0x407f4000
 8001b54:	20000774 	.word	0x20000774
 8001b58:	10624dd3 	.word	0x10624dd3
 8001b5c:	20002c20 	.word	0x20002c20
 8001b60:	a0b5ed8d 	.word	0xa0b5ed8d
 8001b64:	3eb0c6f7 	.word	0x3eb0c6f7
 8001b68:	e6d1d609 	.word	0xe6d1d609
 8001b6c:	4066aa7d 	.word	0x4066aa7d
 8001b70:	9999999a 	.word	0x9999999a
 8001b74:	3fc99999 	.word	0x3fc99999

08001b78 <SendParameters>:

int SendParameters(void) {
 8001b78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b7c:	b0ca      	sub	sp, #296	; 0x128
 8001b7e:	af08      	add	r7, sp, #32
	unsigned char parameters_msg[PARAMETERS_MSG_SIZE];

	sprintf((char *)parameters_msg, "CjcTmp:%.2f;AlgRfr:%.3f;AplOfs:%.4f;HdrSiz:%d;AdcBuf:%d;PktCnt:%d\n",
 8001b80:	4b2b      	ldr	r3, [pc, #172]	; (8001c30 <SendParameters+0xb8>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7fe fd17 	bl	80005b8 <__aeabi_f2d>
 8001b8a:	4680      	mov	r8, r0
 8001b8c:	4689      	mov	r9, r1
 8001b8e:	4b29      	ldr	r3, [pc, #164]	; (8001c34 <SendParameters+0xbc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe fd10 	bl	80005b8 <__aeabi_f2d>
 8001b98:	4604      	mov	r4, r0
 8001b9a:	460d      	mov	r5, r1
 8001b9c:	4b26      	ldr	r3, [pc, #152]	; (8001c38 <SendParameters+0xc0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7fe fd09 	bl	80005b8 <__aeabi_f2d>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	4924      	ldr	r1, [pc, #144]	; (8001c3c <SendParameters+0xc4>)
 8001bac:	6809      	ldr	r1, [r1, #0]
 8001bae:	1d38      	adds	r0, r7, #4
 8001bb0:	9106      	str	r1, [sp, #24]
 8001bb2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001bb6:	9105      	str	r1, [sp, #20]
 8001bb8:	2140      	movs	r1, #64	; 0x40
 8001bba:	9104      	str	r1, [sp, #16]
 8001bbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001bc0:	e9cd 4500 	strd	r4, r5, [sp]
 8001bc4:	4642      	mov	r2, r8
 8001bc6:	464b      	mov	r3, r9
 8001bc8:	491d      	ldr	r1, [pc, #116]	; (8001c40 <SendParameters+0xc8>)
 8001bca:	f00d f86d 	bl	800eca8 <siprintf>
									analog_reference_voltage,
									applied_voltage_offset,
									USB_TX_HEADER_SIZE,
									ADC_BUFFER_SIZE,
									target_packet_count);
	uint16_t line_len = strlen((char *)parameters_msg);
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fb85 	bl	80002e0 <strlen>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
	while(CDC_Transmit_FS(parameters_msg, line_len) != USBD_OK);
 8001bdc:	bf00      	nop
 8001bde:	f8b7 2106 	ldrh.w	r2, [r7, #262]	; 0x106
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	4611      	mov	r1, r2
 8001be6:	4618      	mov	r0, r3
 8001be8:	f00b fe52 	bl	800d890 <CDC_Transmit_FS>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1f5      	bne.n	8001bde <SendParameters+0x66>

	HAL_GPIO_WritePin(IND_LED_G_GPIO_Port, IND_LED_G_Pin, GPIO_PIN_SET);
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bf8:	4812      	ldr	r0, [pc, #72]	; (8001c44 <SendParameters+0xcc>)
 8001bfa:	f003 fc57 	bl	80054ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IND_LED_R_GPIO_Port, IND_LED_R_Pin, GPIO_PIN_SET);
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c04:	480f      	ldr	r0, [pc, #60]	; (8001c44 <SendParameters+0xcc>)
 8001c06:	f003 fc51 	bl	80054ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IND_LED_B_GPIO_Port, IND_LED_B_Pin, GPIO_PIN_RESET);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c10:	480c      	ldr	r0, [pc, #48]	; (8001c44 <SendParameters+0xcc>)
 8001c12:	f003 fc4b 	bl	80054ac <HAL_GPIO_WritePin>
	measurement_activated = 0;
 8001c16:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <SendParameters+0xd0>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
	conv_state = ARMED;
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <SendParameters+0xd4>)
 8001c1e:	2204      	movs	r2, #4
 8001c20:	701a      	strb	r2, [r3, #0]

	return 1;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c30:	20002c2c 	.word	0x20002c2c
 8001c34:	20000004 	.word	0x20000004
 8001c38:	20002c30 	.word	0x20002c30
 8001c3c:	20000774 	.word	0x20000774
 8001c40:	08011e28 	.word	0x08011e28
 8001c44:	48000800 	.word	0x48000800
 8001c48:	20002c3c 	.word	0x20002c3c
 8001c4c:	20002c20 	.word	0x20002c20

08001c50 <StartMeasurement>:

int StartMeasurement(void) {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IND_LED_G_GPIO_Port, IND_LED_G_Pin, GPIO_PIN_SET);
 8001c54:	2201      	movs	r2, #1
 8001c56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c5a:	4811      	ldr	r0, [pc, #68]	; (8001ca0 <StartMeasurement+0x50>)
 8001c5c:	f003 fc26 	bl	80054ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IND_LED_R_GPIO_Port, IND_LED_R_Pin, GPIO_PIN_RESET);
 8001c60:	2200      	movs	r2, #0
 8001c62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c66:	480e      	ldr	r0, [pc, #56]	; (8001ca0 <StartMeasurement+0x50>)
 8001c68:	f003 fc20 	bl	80054ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IND_LED_B_GPIO_Port, IND_LED_B_Pin, GPIO_PIN_SET);
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c72:	480b      	ldr	r0, [pc, #44]	; (8001ca0 <StartMeasurement+0x50>)
 8001c74:	f003 fc1a 	bl	80054ac <HAL_GPIO_WritePin>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001c78:	217f      	movs	r1, #127	; 0x7f
 8001c7a:	480a      	ldr	r0, [pc, #40]	; (8001ca4 <StartMeasurement+0x54>)
 8001c7c:	f002 fada 	bl	8004234 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffers[0], ADC_BUFFER_SIZE);
 8001c80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c84:	4908      	ldr	r1, [pc, #32]	; (8001ca8 <StartMeasurement+0x58>)
 8001c86:	4807      	ldr	r0, [pc, #28]	; (8001ca4 <StartMeasurement+0x54>)
 8001c88:	f001 fabc 	bl	8003204 <HAL_ADC_Start_DMA>
//	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_buffers[1], ADC_BUFFER_SIZE);
//	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
//	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc_buffers[2], ADC_BUFFER_SIZE);
//	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
//	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)adc_buffers[3], ADC_BUFFER_SIZE);
	HAL_TIM_Base_Start_IT(&htim2);
 8001c8c:	4807      	ldr	r0, [pc, #28]	; (8001cac <StartMeasurement+0x5c>)
 8001c8e:	f006 fffb 	bl	8008c88 <HAL_TIM_Base_Start_IT>
	conv_state = MEASURING;
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <StartMeasurement+0x60>)
 8001c94:	2205      	movs	r2, #5
 8001c96:	701a      	strb	r2, [r3, #0]

	return 1;
 8001c98:	2301      	movs	r3, #1
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	48000800 	.word	0x48000800
 8001ca4:	2000038c 	.word	0x2000038c
 8001ca8:	20000be0 	.word	0x20000be0
 8001cac:	20000724 	.word	0x20000724
 8001cb0:	20002c20 	.word	0x20002c20

08001cb4 <HAL_ADC_ConvHalfCpltCallback>:

// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1){
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <HAL_ADC_ConvHalfCpltCallback+0x54>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d103      	bne.n	8001ccc <HAL_ADC_ConvHalfCpltCallback+0x18>
		adc_states[0] = START_FULL;
 8001cc4:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_ADC_ConvHalfCpltCallback+0x58>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	701a      	strb	r2, [r3, #0]
		adc_states[2] = START_FULL;
	}
	else if(hadc == &hadc4){
		adc_states[3] = START_FULL;
	}
}
 8001cca:	e016      	b.n	8001cfa <HAL_ADC_ConvHalfCpltCallback+0x46>
	else if(hadc == &hadc2){
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a10      	ldr	r2, [pc, #64]	; (8001d10 <HAL_ADC_ConvHalfCpltCallback+0x5c>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d103      	bne.n	8001cdc <HAL_ADC_ConvHalfCpltCallback+0x28>
		adc_states[1] = START_FULL;
 8001cd4:	4b0d      	ldr	r3, [pc, #52]	; (8001d0c <HAL_ADC_ConvHalfCpltCallback+0x58>)
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	705a      	strb	r2, [r3, #1]
}
 8001cda:	e00e      	b.n	8001cfa <HAL_ADC_ConvHalfCpltCallback+0x46>
	else if(hadc == &hadc3){
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a0d      	ldr	r2, [pc, #52]	; (8001d14 <HAL_ADC_ConvHalfCpltCallback+0x60>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d103      	bne.n	8001cec <HAL_ADC_ConvHalfCpltCallback+0x38>
		adc_states[2] = START_FULL;
 8001ce4:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <HAL_ADC_ConvHalfCpltCallback+0x58>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	709a      	strb	r2, [r3, #2]
}
 8001cea:	e006      	b.n	8001cfa <HAL_ADC_ConvHalfCpltCallback+0x46>
	else if(hadc == &hadc4){
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a0a      	ldr	r2, [pc, #40]	; (8001d18 <HAL_ADC_ConvHalfCpltCallback+0x64>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d102      	bne.n	8001cfa <HAL_ADC_ConvHalfCpltCallback+0x46>
		adc_states[3] = START_FULL;
 8001cf4:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <HAL_ADC_ConvHalfCpltCallback+0x58>)
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	70da      	strb	r2, [r3, #3]
}
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	2000038c 	.word	0x2000038c
 8001d0c:	20002c34 	.word	0x20002c34
 8001d10:	200003f8 	.word	0x200003f8
 8001d14:	20000464 	.word	0x20000464
 8001d18:	200004d0 	.word	0x200004d0

08001d1c <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1){
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a12      	ldr	r2, [pc, #72]	; (8001d70 <HAL_ADC_ConvCpltCallback+0x54>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d103      	bne.n	8001d34 <HAL_ADC_ConvCpltCallback+0x18>
		adc_states[0] = END_FULL;
 8001d2c:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <HAL_ADC_ConvCpltCallback+0x58>)
 8001d2e:	2202      	movs	r2, #2
 8001d30:	701a      	strb	r2, [r3, #0]
		adc_states[2] = END_FULL;
	}
	else if(hadc == &hadc4){
		adc_states[3] = END_FULL;
	}
}
 8001d32:	e016      	b.n	8001d62 <HAL_ADC_ConvCpltCallback+0x46>
	else if(hadc == &hadc2){
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a10      	ldr	r2, [pc, #64]	; (8001d78 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d103      	bne.n	8001d44 <HAL_ADC_ConvCpltCallback+0x28>
		adc_states[1] = END_FULL;
 8001d3c:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <HAL_ADC_ConvCpltCallback+0x58>)
 8001d3e:	2202      	movs	r2, #2
 8001d40:	705a      	strb	r2, [r3, #1]
}
 8001d42:	e00e      	b.n	8001d62 <HAL_ADC_ConvCpltCallback+0x46>
	else if(hadc == &hadc3){
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a0d      	ldr	r2, [pc, #52]	; (8001d7c <HAL_ADC_ConvCpltCallback+0x60>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d103      	bne.n	8001d54 <HAL_ADC_ConvCpltCallback+0x38>
		adc_states[2] = END_FULL;
 8001d4c:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_ADC_ConvCpltCallback+0x58>)
 8001d4e:	2202      	movs	r2, #2
 8001d50:	709a      	strb	r2, [r3, #2]
}
 8001d52:	e006      	b.n	8001d62 <HAL_ADC_ConvCpltCallback+0x46>
	else if(hadc == &hadc4){
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a0a      	ldr	r2, [pc, #40]	; (8001d80 <HAL_ADC_ConvCpltCallback+0x64>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d102      	bne.n	8001d62 <HAL_ADC_ConvCpltCallback+0x46>
		adc_states[3] = END_FULL;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_ADC_ConvCpltCallback+0x58>)
 8001d5e:	2202      	movs	r2, #2
 8001d60:	70da      	strb	r2, [r3, #3]
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	2000038c 	.word	0x2000038c
 8001d74:	20002c34 	.word	0x20002c34
 8001d78:	200003f8 	.word	0x200003f8
 8001d7c:	20000464 	.word	0x20000464
 8001d80:	200004d0 	.word	0x200004d0

08001d84 <SendData>:

int SendData(int adc_index) {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
	unsigned int usb_buffer_index = 0;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
	// > Create the USB buffer header
//	sprintf((char *)usb_buffer + usb_buffer_index, "AdcInd:%d;PktNum:%03d!!!", adc_index, current_packet_count);
	usb_buffer_index += 22;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	3316      	adds	r3, #22
 8001d94:	60fb      	str	r3, [r7, #12]

	// > Create the USB buffer data
	unsigned int adc_buffer_start_index;
	if(adc_states[adc_index] == START_FULL){
 8001d96:	4a33      	ldr	r2, [pc, #204]	; (8001e64 <SendData+0xe0>)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d102      	bne.n	8001da8 <SendData+0x24>
		adc_buffer_start_index = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
 8001da6:	e008      	b.n	8001dba <SendData+0x36>
	}
	else if(adc_states[adc_index] == END_FULL){
 8001da8:	4a2e      	ldr	r2, [pc, #184]	; (8001e64 <SendData+0xe0>)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d102      	bne.n	8001dba <SendData+0x36>
		adc_buffer_start_index = ADC_BUFFER_SIZE/2;
 8001db4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001db8:	617b      	str	r3, [r7, #20]
	}

	for(int i = 0; i < ADC_BUFFER_SIZE/2; i++){
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	e02d      	b.n	8001e1c <SendData+0x98>
		usb_buffer[usb_buffer_index + (i*2) + 1] = (uint8_t)(adc_buffers[adc_index][adc_buffer_start_index + i] & 0x00FF);
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	4928      	ldr	r1, [pc, #160]	; (8001e68 <SendData+0xe4>)
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dce:	fb00 f202 	mul.w	r2, r0, r2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	4619      	mov	r1, r3
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	440b      	add	r3, r1
 8001de2:	3301      	adds	r3, #1
 8001de4:	b2d1      	uxtb	r1, r2
 8001de6:	4a21      	ldr	r2, [pc, #132]	; (8001e6c <SendData+0xe8>)
 8001de8:	54d1      	strb	r1, [r2, r3]
		usb_buffer[usb_buffer_index + i*2] = (uint8_t)((adc_buffers[adc_index][adc_buffer_start_index + i] >> 8) & 0x00FF);
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	4413      	add	r3, r2
 8001df0:	491d      	ldr	r1, [pc, #116]	; (8001e68 <SendData+0xe4>)
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001df8:	fb00 f202 	mul.w	r2, r0, r2
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001e02:	0a1b      	lsrs	r3, r3, #8
 8001e04:	b29a      	uxth	r2, r3
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	440b      	add	r3, r1
 8001e10:	b2d1      	uxtb	r1, r2
 8001e12:	4a16      	ldr	r2, [pc, #88]	; (8001e6c <SendData+0xe8>)
 8001e14:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < ADC_BUFFER_SIZE/2; i++){
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	613b      	str	r3, [r7, #16]
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001e22:	dbcd      	blt.n	8001dc0 <SendData+0x3c>
	}
	usb_buffer_index += ADC_BUFFER_SIZE;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001e2a:	60fb      	str	r3, [r7, #12]

	// > Create the USB buffer end
//	sprintf((char *)usb_buffer + usb_buffer_index, "!!!Drop:%02dEOP", dropped_packet_count);

	unsigned int total_size = usb_buffer_index + 13;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	330d      	adds	r3, #13
 8001e30:	60bb      	str	r3, [r7, #8]
	while(CDC_Transmit_FS(usb_buffer, total_size) != USBD_OK);
 8001e32:	bf00      	nop
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	4619      	mov	r1, r3
 8001e3a:	480c      	ldr	r0, [pc, #48]	; (8001e6c <SendData+0xe8>)
 8001e3c:	f00b fd28 	bl	800d890 <CDC_Transmit_FS>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1f6      	bne.n	8001e34 <SendData+0xb0>

	current_packet_count++;
 8001e46:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <SendData+0xec>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	4a08      	ldr	r2, [pc, #32]	; (8001e70 <SendData+0xec>)
 8001e4e:	6013      	str	r3, [r2, #0]
	adc_states[adc_index] = EMPTY;
 8001e50:	4a04      	ldr	r2, [pc, #16]	; (8001e64 <SendData+0xe0>)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4413      	add	r3, r2
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]

	return 1;
 8001e5a:	2301      	movs	r3, #1
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3718      	adds	r7, #24
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20002c34 	.word	0x20002c34
 8001e68:	20000be0 	.word	0x20000be0
 8001e6c:	20000778 	.word	0x20000778
 8001e70:	20000770 	.word	0x20000770

08001e74 <ResetStates>:

int ResetStates(void) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Stop_IT(&htim2);
 8001e78:	481f      	ldr	r0, [pc, #124]	; (8001ef8 <ResetStates+0x84>)
 8001e7a:	f006 ff7d 	bl	8008d78 <HAL_TIM_Base_Stop_IT>
	  HAL_ADC_Stop_DMA(&hadc1);
 8001e7e:	481f      	ldr	r0, [pc, #124]	; (8001efc <ResetStates+0x88>)
 8001e80:	f001 fa94 	bl	80033ac <HAL_ADC_Stop_DMA>
	  HAL_ADC_Stop_DMA(&hadc2);
 8001e84:	481e      	ldr	r0, [pc, #120]	; (8001f00 <ResetStates+0x8c>)
 8001e86:	f001 fa91 	bl	80033ac <HAL_ADC_Stop_DMA>
	  HAL_ADC_Stop_DMA(&hadc3);
 8001e8a:	481e      	ldr	r0, [pc, #120]	; (8001f04 <ResetStates+0x90>)
 8001e8c:	f001 fa8e 	bl	80033ac <HAL_ADC_Stop_DMA>
	  HAL_ADC_Stop_DMA(&hadc4);
 8001e90:	481d      	ldr	r0, [pc, #116]	; (8001f08 <ResetStates+0x94>)
 8001e92:	f001 fa8b 	bl	80033ac <HAL_ADC_Stop_DMA>
	  memset(adc_buffers, 0, sizeof(adc_buffers));
 8001e96:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	481b      	ldr	r0, [pc, #108]	; (8001f0c <ResetStates+0x98>)
 8001e9e:	f00c ff66 	bl	800ed6e <memset>
	  conv_state = IDLE;
 8001ea2:	4b1b      	ldr	r3, [pc, #108]	; (8001f10 <ResetStates+0x9c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
	  conv_count = 0;
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	; (8001f14 <ResetStates+0xa0>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
	  conv_count_reached = 0;
 8001eae:	4b1a      	ldr	r3, [pc, #104]	; (8001f18 <ResetStates+0xa4>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
	  target_packet_count = 0;
 8001eb4:	4b19      	ldr	r3, [pc, #100]	; (8001f1c <ResetStates+0xa8>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
	  current_packet_count = 0;
 8001eba:	4b19      	ldr	r3, [pc, #100]	; (8001f20 <ResetStates+0xac>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
	  measurement_activated = 0;
 8001ec0:	4b18      	ldr	r3, [pc, #96]	; (8001f24 <ResetStates+0xb0>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
	  current_buffer_id = 'e';
 8001ec6:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <ResetStates+0xb4>)
 8001ec8:	2265      	movs	r2, #101	; 0x65
 8001eca:	701a      	strb	r2, [r3, #0]

	  HAL_GPIO_WritePin(IND_LED_G_GPIO_Port, IND_LED_G_Pin, GPIO_PIN_RESET);
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ed2:	4816      	ldr	r0, [pc, #88]	; (8001f2c <ResetStates+0xb8>)
 8001ed4:	f003 faea 	bl	80054ac <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(IND_LED_R_GPIO_Port, IND_LED_R_Pin, GPIO_PIN_SET);
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ede:	4813      	ldr	r0, [pc, #76]	; (8001f2c <ResetStates+0xb8>)
 8001ee0:	f003 fae4 	bl	80054ac <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(IND_LED_B_GPIO_Port, IND_LED_B_Pin, GPIO_PIN_SET);
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eea:	4810      	ldr	r0, [pc, #64]	; (8001f2c <ResetStates+0xb8>)
 8001eec:	f003 fade 	bl	80054ac <HAL_GPIO_WritePin>

	  return 1;
 8001ef0:	2301      	movs	r3, #1
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000724 	.word	0x20000724
 8001efc:	2000038c 	.word	0x2000038c
 8001f00:	200003f8 	.word	0x200003f8
 8001f04:	20000464 	.word	0x20000464
 8001f08:	200004d0 	.word	0x200004d0
 8001f0c:	20000be0 	.word	0x20000be0
 8001f10:	20002c20 	.word	0x20002c20
 8001f14:	20002c28 	.word	0x20002c28
 8001f18:	20002c38 	.word	0x20002c38
 8001f1c:	20000774 	.word	0x20000774
 8001f20:	20000770 	.word	0x20000770
 8001f24:	20002c3c 	.word	0x20002c3c
 8001f28:	20000000 	.word	0x20000000
 8001f2c:	48000800 	.word	0x48000800

08001f30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f34:	b672      	cpsid	i
}
 8001f36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f38:	e7fe      	b.n	8001f38 <Error_Handler+0x8>
	...

08001f3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f42:	4b13      	ldr	r3, [pc, #76]	; (8001f90 <HAL_MspInit+0x54>)
 8001f44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f46:	4a12      	ldr	r2, [pc, #72]	; (8001f90 <HAL_MspInit+0x54>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6613      	str	r3, [r2, #96]	; 0x60
 8001f4e:	4b10      	ldr	r3, [pc, #64]	; (8001f90 <HAL_MspInit+0x54>)
 8001f50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f5a:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_MspInit+0x54>)
 8001f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5e:	4a0c      	ldr	r2, [pc, #48]	; (8001f90 <HAL_MspInit+0x54>)
 8001f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f64:	6593      	str	r3, [r2, #88]	; 0x58
 8001f66:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <HAL_MspInit+0x54>)
 8001f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6e:	603b      	str	r3, [r7, #0]
 8001f70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8001f72:	2020      	movs	r0, #32
 8001f74:	f000 fcd2 	bl	800291c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8001f78:	f000 fcf8 	bl	800296c <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f000 fce1 	bl	8002944 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f82:	f005 fec9 	bl	8007d18 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000

08001f94 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b0a4      	sub	sp, #144	; 0x90
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fb0:	2254      	movs	r2, #84	; 0x54
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f00c feda 	bl	800ed6e <memset>
  if(hadc->Instance==ADC1)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fc2:	d16b      	bne.n	800209c <HAL_ADC_MspInit+0x108>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001fc4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fc8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001fca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001fce:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fd0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f006 fbb1 	bl	800873c <HAL_RCCEx_PeriphCLKConfig>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001fe0:	f7ff ffa6 	bl	8001f30 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001fe4:	4b9e      	ldr	r3, [pc, #632]	; (8002260 <HAL_ADC_MspInit+0x2cc>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	4a9d      	ldr	r2, [pc, #628]	; (8002260 <HAL_ADC_MspInit+0x2cc>)
 8001fec:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001fee:	4b9c      	ldr	r3, [pc, #624]	; (8002260 <HAL_ADC_MspInit+0x2cc>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d10b      	bne.n	800200e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001ff6:	4b9b      	ldr	r3, [pc, #620]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	4a9a      	ldr	r2, [pc, #616]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 8001ffc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002002:	4b98      	ldr	r3, [pc, #608]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002006:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
 800200c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200e:	4b95      	ldr	r3, [pc, #596]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 8002010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002012:	4a94      	ldr	r2, [pc, #592]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800201a:	4b92      	ldr	r3, [pc, #584]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 800201c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	623b      	str	r3, [r7, #32]
 8002024:	6a3b      	ldr	r3, [r7, #32]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002026:	2301      	movs	r3, #1
 8002028:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800202a:	2303      	movs	r3, #3
 800202c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800203a:	4619      	mov	r1, r3
 800203c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002040:	f003 f8b2 	bl	80051a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002044:	4b88      	ldr	r3, [pc, #544]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 8002046:	4a89      	ldr	r2, [pc, #548]	; (800226c <HAL_ADC_MspInit+0x2d8>)
 8002048:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800204a:	4b87      	ldr	r3, [pc, #540]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 800204c:	2205      	movs	r2, #5
 800204e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002050:	4b85      	ldr	r3, [pc, #532]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 8002052:	2200      	movs	r2, #0
 8002054:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002056:	4b84      	ldr	r3, [pc, #528]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 8002058:	2200      	movs	r2, #0
 800205a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800205c:	4b82      	ldr	r3, [pc, #520]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 800205e:	2280      	movs	r2, #128	; 0x80
 8002060:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002062:	4b81      	ldr	r3, [pc, #516]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 8002064:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002068:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800206a:	4b7f      	ldr	r3, [pc, #508]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 800206c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002070:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002072:	4b7d      	ldr	r3, [pc, #500]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 8002074:	2220      	movs	r2, #32
 8002076:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002078:	4b7b      	ldr	r3, [pc, #492]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 800207a:	2200      	movs	r2, #0
 800207c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800207e:	487a      	ldr	r0, [pc, #488]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 8002080:	f002 fdc6 	bl	8004c10 <HAL_DMA_Init>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800208a:	f7ff ff51 	bl	8001f30 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a75      	ldr	r2, [pc, #468]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 8002092:	655a      	str	r2, [r3, #84]	; 0x54
 8002094:	4a74      	ldr	r2, [pc, #464]	; (8002268 <HAL_ADC_MspInit+0x2d4>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 800209a:	e169      	b.n	8002370 <HAL_ADC_MspInit+0x3dc>
  else if(hadc->Instance==ADC2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a73      	ldr	r2, [pc, #460]	; (8002270 <HAL_ADC_MspInit+0x2dc>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d16b      	bne.n	800217e <HAL_ADC_MspInit+0x1ea>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80020a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80020ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80020b0:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020b6:	4618      	mov	r0, r3
 80020b8:	f006 fb40 	bl	800873c <HAL_RCCEx_PeriphCLKConfig>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <HAL_ADC_MspInit+0x132>
      Error_Handler();
 80020c2:	f7ff ff35 	bl	8001f30 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80020c6:	4b66      	ldr	r3, [pc, #408]	; (8002260 <HAL_ADC_MspInit+0x2cc>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	3301      	adds	r3, #1
 80020cc:	4a64      	ldr	r2, [pc, #400]	; (8002260 <HAL_ADC_MspInit+0x2cc>)
 80020ce:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80020d0:	4b63      	ldr	r3, [pc, #396]	; (8002260 <HAL_ADC_MspInit+0x2cc>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d10b      	bne.n	80020f0 <HAL_ADC_MspInit+0x15c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80020d8:	4b62      	ldr	r3, [pc, #392]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80020da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020dc:	4a61      	ldr	r2, [pc, #388]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80020de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020e4:	4b5f      	ldr	r3, [pc, #380]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80020e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020ec:	61fb      	str	r3, [r7, #28]
 80020ee:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f0:	4b5c      	ldr	r3, [pc, #368]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80020f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f4:	4a5b      	ldr	r2, [pc, #364]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020fc:	4b59      	ldr	r3, [pc, #356]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80020fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	61bb      	str	r3, [r7, #24]
 8002106:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002108:	2340      	movs	r3, #64	; 0x40
 800210a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800210c:	2303      	movs	r3, #3
 800210e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002118:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800211c:	4619      	mov	r1, r3
 800211e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002122:	f003 f841 	bl	80051a8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8002126:	4b53      	ldr	r3, [pc, #332]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 8002128:	4a53      	ldr	r2, [pc, #332]	; (8002278 <HAL_ADC_MspInit+0x2e4>)
 800212a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800212c:	4b51      	ldr	r3, [pc, #324]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 800212e:	2224      	movs	r2, #36	; 0x24
 8002130:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002132:	4b50      	ldr	r3, [pc, #320]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 8002134:	2200      	movs	r2, #0
 8002136:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002138:	4b4e      	ldr	r3, [pc, #312]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 800213a:	2200      	movs	r2, #0
 800213c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800213e:	4b4d      	ldr	r3, [pc, #308]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 8002140:	2280      	movs	r2, #128	; 0x80
 8002142:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002144:	4b4b      	ldr	r3, [pc, #300]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 8002146:	f44f 7280 	mov.w	r2, #256	; 0x100
 800214a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800214c:	4b49      	ldr	r3, [pc, #292]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 800214e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002152:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002154:	4b47      	ldr	r3, [pc, #284]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 8002156:	2220      	movs	r2, #32
 8002158:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800215a:	4b46      	ldr	r3, [pc, #280]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 800215c:	2200      	movs	r2, #0
 800215e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002160:	4844      	ldr	r0, [pc, #272]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 8002162:	f002 fd55 	bl	8004c10 <HAL_DMA_Init>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <HAL_ADC_MspInit+0x1dc>
      Error_Handler();
 800216c:	f7ff fee0 	bl	8001f30 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a40      	ldr	r2, [pc, #256]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 8002174:	655a      	str	r2, [r3, #84]	; 0x54
 8002176:	4a3f      	ldr	r2, [pc, #252]	; (8002274 <HAL_ADC_MspInit+0x2e0>)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6293      	str	r3, [r2, #40]	; 0x28
}
 800217c:	e0f8      	b.n	8002370 <HAL_ADC_MspInit+0x3dc>
  else if(hadc->Instance==ADC3)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a3e      	ldr	r2, [pc, #248]	; (800227c <HAL_ADC_MspInit+0x2e8>)
 8002184:	4293      	cmp	r3, r2
 8002186:	f040 8083 	bne.w	8002290 <HAL_ADC_MspInit+0x2fc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800218a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800218e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8002190:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002194:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002196:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800219a:	4618      	mov	r0, r3
 800219c:	f006 face 	bl	800873c <HAL_RCCEx_PeriphCLKConfig>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <HAL_ADC_MspInit+0x216>
      Error_Handler();
 80021a6:	f7ff fec3 	bl	8001f30 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80021aa:	4b35      	ldr	r3, [pc, #212]	; (8002280 <HAL_ADC_MspInit+0x2ec>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	3301      	adds	r3, #1
 80021b0:	4a33      	ldr	r2, [pc, #204]	; (8002280 <HAL_ADC_MspInit+0x2ec>)
 80021b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80021b4:	4b32      	ldr	r3, [pc, #200]	; (8002280 <HAL_ADC_MspInit+0x2ec>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d10b      	bne.n	80021d4 <HAL_ADC_MspInit+0x240>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80021bc:	4b29      	ldr	r3, [pc, #164]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80021be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c0:	4a28      	ldr	r2, [pc, #160]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80021c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021c8:	4b26      	ldr	r3, [pc, #152]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80021ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021d0:	617b      	str	r3, [r7, #20]
 80021d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d4:	4b23      	ldr	r3, [pc, #140]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80021d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d8:	4a22      	ldr	r2, [pc, #136]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80021da:	f043 0302 	orr.w	r3, r3, #2
 80021de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021e0:	4b20      	ldr	r3, [pc, #128]	; (8002264 <HAL_ADC_MspInit+0x2d0>)
 80021e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	613b      	str	r3, [r7, #16]
 80021ea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021ec:	2302      	movs	r3, #2
 80021ee:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021f0:	2303      	movs	r3, #3
 80021f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002200:	4619      	mov	r1, r3
 8002202:	4820      	ldr	r0, [pc, #128]	; (8002284 <HAL_ADC_MspInit+0x2f0>)
 8002204:	f002 ffd0 	bl	80051a8 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 8002208:	4b1f      	ldr	r3, [pc, #124]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 800220a:	4a20      	ldr	r2, [pc, #128]	; (800228c <HAL_ADC_MspInit+0x2f8>)
 800220c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 800220e:	4b1e      	ldr	r3, [pc, #120]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 8002210:	2225      	movs	r2, #37	; 0x25
 8002212:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002214:	4b1c      	ldr	r3, [pc, #112]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800221a:	4b1b      	ldr	r3, [pc, #108]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 800221c:	2200      	movs	r2, #0
 800221e:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002220:	4b19      	ldr	r3, [pc, #100]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 8002222:	2280      	movs	r2, #128	; 0x80
 8002224:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002226:	4b18      	ldr	r3, [pc, #96]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 8002228:	f44f 7280 	mov.w	r2, #256	; 0x100
 800222c:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800222e:	4b16      	ldr	r3, [pc, #88]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 8002230:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002234:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002236:	4b14      	ldr	r3, [pc, #80]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 8002238:	2220      	movs	r2, #32
 800223a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 800223e:	2200      	movs	r2, #0
 8002240:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002242:	4811      	ldr	r0, [pc, #68]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 8002244:	f002 fce4 	bl	8004c10 <HAL_DMA_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <HAL_ADC_MspInit+0x2be>
      Error_Handler();
 800224e:	f7ff fe6f 	bl	8001f30 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a0c      	ldr	r2, [pc, #48]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 8002256:	655a      	str	r2, [r3, #84]	; 0x54
 8002258:	4a0b      	ldr	r2, [pc, #44]	; (8002288 <HAL_ADC_MspInit+0x2f4>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6293      	str	r3, [r2, #40]	; 0x28
}
 800225e:	e087      	b.n	8002370 <HAL_ADC_MspInit+0x3dc>
 8002260:	20002c40 	.word	0x20002c40
 8002264:	40021000 	.word	0x40021000
 8002268:	2000053c 	.word	0x2000053c
 800226c:	40020008 	.word	0x40020008
 8002270:	50000100 	.word	0x50000100
 8002274:	2000059c 	.word	0x2000059c
 8002278:	4002001c 	.word	0x4002001c
 800227c:	50000400 	.word	0x50000400
 8002280:	20002c44 	.word	0x20002c44
 8002284:	48000400 	.word	0x48000400
 8002288:	200005fc 	.word	0x200005fc
 800228c:	40020030 	.word	0x40020030
  else if(hadc->Instance==ADC4)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a38      	ldr	r2, [pc, #224]	; (8002378 <HAL_ADC_MspInit+0x3e4>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d16a      	bne.n	8002370 <HAL_ADC_MspInit+0x3dc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800229a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800229e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 80022a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022a4:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022aa:	4618      	mov	r0, r3
 80022ac:	f006 fa46 	bl	800873c <HAL_RCCEx_PeriphCLKConfig>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_ADC_MspInit+0x326>
      Error_Handler();
 80022b6:	f7ff fe3b 	bl	8001f30 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80022ba:	4b30      	ldr	r3, [pc, #192]	; (800237c <HAL_ADC_MspInit+0x3e8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	3301      	adds	r3, #1
 80022c0:	4a2e      	ldr	r2, [pc, #184]	; (800237c <HAL_ADC_MspInit+0x3e8>)
 80022c2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80022c4:	4b2d      	ldr	r3, [pc, #180]	; (800237c <HAL_ADC_MspInit+0x3e8>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d10b      	bne.n	80022e4 <HAL_ADC_MspInit+0x350>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80022cc:	4b2c      	ldr	r3, [pc, #176]	; (8002380 <HAL_ADC_MspInit+0x3ec>)
 80022ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d0:	4a2b      	ldr	r2, [pc, #172]	; (8002380 <HAL_ADC_MspInit+0x3ec>)
 80022d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022d8:	4b29      	ldr	r3, [pc, #164]	; (8002380 <HAL_ADC_MspInit+0x3ec>)
 80022da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e4:	4b26      	ldr	r3, [pc, #152]	; (8002380 <HAL_ADC_MspInit+0x3ec>)
 80022e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e8:	4a25      	ldr	r2, [pc, #148]	; (8002380 <HAL_ADC_MspInit+0x3ec>)
 80022ea:	f043 0302 	orr.w	r3, r3, #2
 80022ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022f0:	4b23      	ldr	r3, [pc, #140]	; (8002380 <HAL_ADC_MspInit+0x3ec>)
 80022f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80022fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002300:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002302:	2303      	movs	r3, #3
 8002304:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800230e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002312:	4619      	mov	r1, r3
 8002314:	481b      	ldr	r0, [pc, #108]	; (8002384 <HAL_ADC_MspInit+0x3f0>)
 8002316:	f002 ff47 	bl	80051a8 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel4;
 800231a:	4b1b      	ldr	r3, [pc, #108]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 800231c:	4a1b      	ldr	r2, [pc, #108]	; (800238c <HAL_ADC_MspInit+0x3f8>)
 800231e:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8002320:	4b19      	ldr	r3, [pc, #100]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 8002322:	2226      	movs	r2, #38	; 0x26
 8002324:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002326:	4b18      	ldr	r3, [pc, #96]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 8002328:	2200      	movs	r2, #0
 800232a:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800232c:	4b16      	ldr	r3, [pc, #88]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 800232e:	2200      	movs	r2, #0
 8002330:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8002332:	4b15      	ldr	r3, [pc, #84]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 8002334:	2280      	movs	r2, #128	; 0x80
 8002336:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002338:	4b13      	ldr	r3, [pc, #76]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 800233a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800233e:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002340:	4b11      	ldr	r3, [pc, #68]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 8002342:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002346:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8002348:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 800234a:	2220      	movs	r2, #32
 800234c:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 800234e:	4b0e      	ldr	r3, [pc, #56]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 8002350:	2200      	movs	r2, #0
 8002352:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8002354:	480c      	ldr	r0, [pc, #48]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 8002356:	f002 fc5b 	bl	8004c10 <HAL_DMA_Init>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_ADC_MspInit+0x3d0>
      Error_Handler();
 8002360:	f7ff fde6 	bl	8001f30 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a08      	ldr	r2, [pc, #32]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 8002368:	655a      	str	r2, [r3, #84]	; 0x54
 800236a:	4a07      	ldr	r2, [pc, #28]	; (8002388 <HAL_ADC_MspInit+0x3f4>)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6293      	str	r3, [r2, #40]	; 0x28
}
 8002370:	bf00      	nop
 8002372:	3790      	adds	r7, #144	; 0x90
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	50000500 	.word	0x50000500
 800237c:	20002c44 	.word	0x20002c44
 8002380:	40021000 	.word	0x40021000
 8002384:	48000400 	.word	0x48000400
 8002388:	2000065c 	.word	0x2000065c
 800238c:	40020044 	.word	0x40020044

08002390 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08a      	sub	sp, #40	; 0x28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a15      	ldr	r2, [pc, #84]	; (8002404 <HAL_DAC_MspInit+0x74>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d124      	bne.n	80023fc <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80023b2:	4b15      	ldr	r3, [pc, #84]	; (8002408 <HAL_DAC_MspInit+0x78>)
 80023b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b6:	4a14      	ldr	r2, [pc, #80]	; (8002408 <HAL_DAC_MspInit+0x78>)
 80023b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023be:	4b12      	ldr	r3, [pc, #72]	; (8002408 <HAL_DAC_MspInit+0x78>)
 80023c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ca:	4b0f      	ldr	r3, [pc, #60]	; (8002408 <HAL_DAC_MspInit+0x78>)
 80023cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ce:	4a0e      	ldr	r2, [pc, #56]	; (8002408 <HAL_DAC_MspInit+0x78>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023d6:	4b0c      	ldr	r3, [pc, #48]	; (8002408 <HAL_DAC_MspInit+0x78>)
 80023d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80023e2:	2310      	movs	r3, #16
 80023e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023e6:	2303      	movs	r3, #3
 80023e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ee:	f107 0314 	add.w	r3, r7, #20
 80023f2:	4619      	mov	r1, r3
 80023f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023f8:	f002 fed6 	bl	80051a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80023fc:	bf00      	nop
 80023fe:	3728      	adds	r7, #40	; 0x28
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	50000800 	.word	0x50000800
 8002408:	40021000 	.word	0x40021000

0800240c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b09e      	sub	sp, #120	; 0x78
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]
 8002422:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002424:	f107 0310 	add.w	r3, r7, #16
 8002428:	2254      	movs	r2, #84	; 0x54
 800242a:	2100      	movs	r1, #0
 800242c:	4618      	mov	r0, r3
 800242e:	f00c fc9e 	bl	800ed6e <memset>
  if(hi2c->Instance==I2C3)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a1f      	ldr	r2, [pc, #124]	; (80024b4 <HAL_I2C_MspInit+0xa8>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d137      	bne.n	80024ac <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800243c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002440:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002442:	2300      	movs	r3, #0
 8002444:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002446:	f107 0310 	add.w	r3, r7, #16
 800244a:	4618      	mov	r0, r3
 800244c:	f006 f976 	bl	800873c <HAL_RCCEx_PeriphCLKConfig>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002456:	f7ff fd6b 	bl	8001f30 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800245a:	4b17      	ldr	r3, [pc, #92]	; (80024b8 <HAL_I2C_MspInit+0xac>)
 800245c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800245e:	4a16      	ldr	r2, [pc, #88]	; (80024b8 <HAL_I2C_MspInit+0xac>)
 8002460:	f043 0304 	orr.w	r3, r3, #4
 8002464:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002466:	4b14      	ldr	r3, [pc, #80]	; (80024b8 <HAL_I2C_MspInit+0xac>)
 8002468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = TEMP_SCL_Pin|TEMP_SDA_Pin;
 8002472:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002476:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002478:	2312      	movs	r3, #18
 800247a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002480:	2300      	movs	r3, #0
 8002482:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8002484:	2308      	movs	r3, #8
 8002486:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002488:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800248c:	4619      	mov	r1, r3
 800248e:	480b      	ldr	r0, [pc, #44]	; (80024bc <HAL_I2C_MspInit+0xb0>)
 8002490:	f002 fe8a 	bl	80051a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002494:	4b08      	ldr	r3, [pc, #32]	; (80024b8 <HAL_I2C_MspInit+0xac>)
 8002496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002498:	4a07      	ldr	r2, [pc, #28]	; (80024b8 <HAL_I2C_MspInit+0xac>)
 800249a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800249e:	6593      	str	r3, [r2, #88]	; 0x58
 80024a0:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <HAL_I2C_MspInit+0xac>)
 80024a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80024ac:	bf00      	nop
 80024ae:	3778      	adds	r7, #120	; 0x78
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40007800 	.word	0x40007800
 80024b8:	40021000 	.word	0x40021000
 80024bc:	48000800 	.word	0x48000800

080024c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024d0:	d113      	bne.n	80024fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024d2:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <HAL_TIM_Base_MspInit+0x44>)
 80024d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d6:	4a0b      	ldr	r2, [pc, #44]	; (8002504 <HAL_TIM_Base_MspInit+0x44>)
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	6593      	str	r3, [r2, #88]	; 0x58
 80024de:	4b09      	ldr	r3, [pc, #36]	; (8002504 <HAL_TIM_Base_MspInit+0x44>)
 80024e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80024ea:	2200      	movs	r2, #0
 80024ec:	2100      	movs	r1, #0
 80024ee:	201c      	movs	r0, #28
 80024f0:	f002 f8e5 	bl	80046be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024f4:	201c      	movs	r0, #28
 80024f6:	f002 f8fc 	bl	80046f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40021000 	.word	0x40021000

08002508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800250c:	e7fe      	b.n	800250c <NMI_Handler+0x4>

0800250e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800250e:	b480      	push	{r7}
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002512:	e7fe      	b.n	8002512 <HardFault_Handler+0x4>

08002514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002518:	e7fe      	b.n	8002518 <MemManage_Handler+0x4>

0800251a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800251e:	e7fe      	b.n	800251e <BusFault_Handler+0x4>

08002520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002524:	e7fe      	b.n	8002524 <UsageFault_Handler+0x4>

08002526 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002554:	f000 f9c4 	bl	80028e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002558:	bf00      	nop
 800255a:	bd80      	pop	{r7, pc}

0800255c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002560:	4802      	ldr	r0, [pc, #8]	; (800256c <DMA1_Channel1_IRQHandler+0x10>)
 8002562:	f002 fcd1 	bl	8004f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	2000053c 	.word	0x2000053c

08002570 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002574:	4802      	ldr	r0, [pc, #8]	; (8002580 <DMA1_Channel2_IRQHandler+0x10>)
 8002576:	f002 fcc7 	bl	8004f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	2000059c 	.word	0x2000059c

08002584 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002588:	4802      	ldr	r0, [pc, #8]	; (8002594 <DMA1_Channel3_IRQHandler+0x10>)
 800258a:	f002 fcbd 	bl	8004f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200005fc 	.word	0x200005fc

08002598 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 800259c:	4802      	ldr	r0, [pc, #8]	; (80025a8 <DMA1_Channel4_IRQHandler+0x10>)
 800259e:	f002 fcb3 	bl	8004f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	2000065c 	.word	0x2000065c

080025ac <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80025b0:	4802      	ldr	r0, [pc, #8]	; (80025bc <USB_HP_IRQHandler+0x10>)
 80025b2:	f003 fec8 	bl	8006346 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20004124 	.word	0x20004124

080025c0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80025c4:	4802      	ldr	r0, [pc, #8]	; (80025d0 <USB_LP_IRQHandler+0x10>)
 80025c6:	f003 febe 	bl	8006346 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20004124 	.word	0x20004124

080025d4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TRIG_SHORT_Pin);
 80025d8:	2020      	movs	r0, #32
 80025da:	f002 ff7f 	bl	80054dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TRIG_EXT_2_Pin);
 80025de:	2040      	movs	r0, #64	; 0x40
 80025e0:	f002 ff7c 	bl	80054dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TRIG_EXT_1_Pin);
 80025e4:	2080      	movs	r0, #128	; 0x80
 80025e6:	f002 ff79 	bl	80054dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  measurement_activated = 1;
 80025ea:	4b02      	ldr	r3, [pc, #8]	; (80025f4 <EXTI9_5_IRQHandler+0x20>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80025f0:	bf00      	nop
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20002c3c 	.word	0x20002c3c

080025f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025fc:	480a      	ldr	r0, [pc, #40]	; (8002628 <TIM2_IRQHandler+0x30>)
 80025fe:	f006 fbea 	bl	8008dd6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  conv_count++;
 8002602:	4b0a      	ldr	r3, [pc, #40]	; (800262c <TIM2_IRQHandler+0x34>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	3301      	adds	r3, #1
 8002608:	4a08      	ldr	r2, [pc, #32]	; (800262c <TIM2_IRQHandler+0x34>)
 800260a:	6013      	str	r3, [r2, #0]
  if(conv_count > target_conv_count + 10){
 800260c:	4b08      	ldr	r3, [pc, #32]	; (8002630 <TIM2_IRQHandler+0x38>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f103 020a 	add.w	r2, r3, #10
 8002614:	4b05      	ldr	r3, [pc, #20]	; (800262c <TIM2_IRQHandler+0x34>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	da02      	bge.n	8002622 <TIM2_IRQHandler+0x2a>
	  conv_count_reached = 1;
 800261c:	4b05      	ldr	r3, [pc, #20]	; (8002634 <TIM2_IRQHandler+0x3c>)
 800261e:	2201      	movs	r2, #1
 8002620:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000724 	.word	0x20000724
 800262c:	20002c28 	.word	0x20002c28
 8002630:	20002c24 	.word	0x20002c24
 8002634:	20002c38 	.word	0x20002c38

08002638 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return 1;
 800263c:	2301      	movs	r3, #1
}
 800263e:	4618      	mov	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <_kill>:

int _kill(int pid, int sig)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002652:	f00c fbf1 	bl	800ee38 <__errno>
 8002656:	4603      	mov	r3, r0
 8002658:	2216      	movs	r2, #22
 800265a:	601a      	str	r2, [r3, #0]
  return -1;
 800265c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002660:	4618      	mov	r0, r3
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <_exit>:

void _exit (int status)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002670:	f04f 31ff 	mov.w	r1, #4294967295
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ffe7 	bl	8002648 <_kill>
  while (1) {}    /* Make sure we hang here */
 800267a:	e7fe      	b.n	800267a <_exit+0x12>

0800267c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	e00a      	b.n	80026a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800268e:	f3af 8000 	nop.w
 8002692:	4601      	mov	r1, r0
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	1c5a      	adds	r2, r3, #1
 8002698:	60ba      	str	r2, [r7, #8]
 800269a:	b2ca      	uxtb	r2, r1
 800269c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	3301      	adds	r3, #1
 80026a2:	617b      	str	r3, [r7, #20]
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	dbf0      	blt.n	800268e <_read+0x12>
  }

  return len;
 80026ac:	687b      	ldr	r3, [r7, #4]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b086      	sub	sp, #24
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	e009      	b.n	80026dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	1c5a      	adds	r2, r3, #1
 80026cc:	60ba      	str	r2, [r7, #8]
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	3301      	adds	r3, #1
 80026da:	617b      	str	r3, [r7, #20]
 80026dc:	697a      	ldr	r2, [r7, #20]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	dbf1      	blt.n	80026c8 <_write+0x12>
  }
  return len;
 80026e4:	687b      	ldr	r3, [r7, #4]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3718      	adds	r7, #24
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <_close>:

int _close(int file)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002716:	605a      	str	r2, [r3, #4]
  return 0;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <_isatty>:

int _isatty(int file)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800272e:	2301      	movs	r3, #1
}
 8002730:	4618      	mov	r0, r3
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
	...

08002758 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002760:	4a14      	ldr	r2, [pc, #80]	; (80027b4 <_sbrk+0x5c>)
 8002762:	4b15      	ldr	r3, [pc, #84]	; (80027b8 <_sbrk+0x60>)
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800276c:	4b13      	ldr	r3, [pc, #76]	; (80027bc <_sbrk+0x64>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d102      	bne.n	800277a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002774:	4b11      	ldr	r3, [pc, #68]	; (80027bc <_sbrk+0x64>)
 8002776:	4a12      	ldr	r2, [pc, #72]	; (80027c0 <_sbrk+0x68>)
 8002778:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800277a:	4b10      	ldr	r3, [pc, #64]	; (80027bc <_sbrk+0x64>)
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4413      	add	r3, r2
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	429a      	cmp	r2, r3
 8002786:	d207      	bcs.n	8002798 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002788:	f00c fb56 	bl	800ee38 <__errno>
 800278c:	4603      	mov	r3, r0
 800278e:	220c      	movs	r2, #12
 8002790:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002792:	f04f 33ff 	mov.w	r3, #4294967295
 8002796:	e009      	b.n	80027ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002798:	4b08      	ldr	r3, [pc, #32]	; (80027bc <_sbrk+0x64>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800279e:	4b07      	ldr	r3, [pc, #28]	; (80027bc <_sbrk+0x64>)
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4413      	add	r3, r2
 80027a6:	4a05      	ldr	r2, [pc, #20]	; (80027bc <_sbrk+0x64>)
 80027a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027aa:	68fb      	ldr	r3, [r7, #12]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3718      	adds	r7, #24
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	20020000 	.word	0x20020000
 80027b8:	00001000 	.word	0x00001000
 80027bc:	20002c48 	.word	0x20002c48
 80027c0:	20004770 	.word	0x20004770

080027c4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80027c8:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <SystemInit+0x20>)
 80027ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ce:	4a05      	ldr	r2, [pc, #20]	; (80027e4 <SystemInit+0x20>)
 80027d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027d8:	bf00      	nop
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	e000ed00 	.word	0xe000ed00

080027e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027e8:	480d      	ldr	r0, [pc, #52]	; (8002820 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027ec:	f7ff ffea 	bl	80027c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027f0:	480c      	ldr	r0, [pc, #48]	; (8002824 <LoopForever+0x6>)
  ldr r1, =_edata
 80027f2:	490d      	ldr	r1, [pc, #52]	; (8002828 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027f4:	4a0d      	ldr	r2, [pc, #52]	; (800282c <LoopForever+0xe>)
  movs r3, #0
 80027f6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80027f8:	e002      	b.n	8002800 <LoopCopyDataInit>

080027fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027fe:	3304      	adds	r3, #4

08002800 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002800:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002802:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002804:	d3f9      	bcc.n	80027fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002806:	4a0a      	ldr	r2, [pc, #40]	; (8002830 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002808:	4c0a      	ldr	r4, [pc, #40]	; (8002834 <LoopForever+0x16>)
  movs r3, #0
 800280a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800280c:	e001      	b.n	8002812 <LoopFillZerobss>

0800280e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800280e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002810:	3204      	adds	r2, #4

08002812 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002812:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002814:	d3fb      	bcc.n	800280e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002816:	f00c fb15 	bl	800ee44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800281a:	f7fe fa6d 	bl	8000cf8 <main>

0800281e <LoopForever>:

LoopForever:
    b LoopForever
 800281e:	e7fe      	b.n	800281e <LoopForever>
  ldr   r0, =_estack
 8002820:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002824:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002828:	20000370 	.word	0x20000370
  ldr r2, =_sidata
 800282c:	080123e8 	.word	0x080123e8
  ldr r2, =_sbss
 8002830:	20000370 	.word	0x20000370
  ldr r4, =_ebss
 8002834:	2000476c 	.word	0x2000476c

08002838 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002838:	e7fe      	b.n	8002838 <ADC1_2_IRQHandler>

0800283a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002844:	2003      	movs	r0, #3
 8002846:	f001 ff2f 	bl	80046a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800284a:	2000      	movs	r0, #0
 800284c:	f000 f80e 	bl	800286c <HAL_InitTick>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	71fb      	strb	r3, [r7, #7]
 800285a:	e001      	b.n	8002860 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800285c:	f7ff fb6e 	bl	8001f3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002860:	79fb      	ldrb	r3, [r7, #7]

}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002874:	2300      	movs	r3, #0
 8002876:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002878:	4b16      	ldr	r3, [pc, #88]	; (80028d4 <HAL_InitTick+0x68>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d022      	beq.n	80028c6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002880:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <HAL_InitTick+0x6c>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	4b13      	ldr	r3, [pc, #76]	; (80028d4 <HAL_InitTick+0x68>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800288c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002890:	fbb2 f3f3 	udiv	r3, r2, r3
 8002894:	4618      	mov	r0, r3
 8002896:	f001 ff3a 	bl	800470e <HAL_SYSTICK_Config>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10f      	bne.n	80028c0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b0f      	cmp	r3, #15
 80028a4:	d809      	bhi.n	80028ba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028a6:	2200      	movs	r2, #0
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	f04f 30ff 	mov.w	r0, #4294967295
 80028ae:	f001 ff06 	bl	80046be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028b2:	4a0a      	ldr	r2, [pc, #40]	; (80028dc <HAL_InitTick+0x70>)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	e007      	b.n	80028ca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	73fb      	strb	r3, [r7, #15]
 80028be:	e004      	b.n	80028ca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	73fb      	strb	r3, [r7, #15]
 80028c4:	e001      	b.n	80028ca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000018 	.word	0x20000018
 80028d8:	20000010 	.word	0x20000010
 80028dc:	20000014 	.word	0x20000014

080028e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <HAL_IncTick+0x1c>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	4b05      	ldr	r3, [pc, #20]	; (8002900 <HAL_IncTick+0x20>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4413      	add	r3, r2
 80028ee:	4a03      	ldr	r2, [pc, #12]	; (80028fc <HAL_IncTick+0x1c>)
 80028f0:	6013      	str	r3, [r2, #0]
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	20002c4c 	.word	0x20002c4c
 8002900:	20000018 	.word	0x20000018

08002904 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return uwTick;
 8002908:	4b03      	ldr	r3, [pc, #12]	; (8002918 <HAL_GetTick+0x14>)
 800290a:	681b      	ldr	r3, [r3, #0]
}
 800290c:	4618      	mov	r0, r3
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	20002c4c 	.word	0x20002c4c

0800291c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8002924:	4b06      	ldr	r3, [pc, #24]	; (8002940 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800292c:	4904      	ldr	r1, [pc, #16]	; (8002940 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4313      	orrs	r3, r2
 8002932:	600b      	str	r3, [r1, #0]
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	40010030 	.word	0x40010030

08002944 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 800294c:	4b06      	ldr	r3, [pc, #24]	; (8002968 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f023 0202 	bic.w	r2, r3, #2
 8002954:	4904      	ldr	r1, [pc, #16]	; (8002968 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4313      	orrs	r3, r2
 800295a:	600b      	str	r3, [r1, #0]
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	40010030 	.word	0x40010030

0800296c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8002972:	4b0f      	ldr	r3, [pc, #60]	; (80029b0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a0e      	ldr	r2, [pc, #56]	; (80029b0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002978:	f043 0301 	orr.w	r3, r3, #1
 800297c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800297e:	f7ff ffc1 	bl	8002904 <HAL_GetTick>
 8002982:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002984:	e008      	b.n	8002998 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8002986:	f7ff ffbd 	bl	8002904 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b0a      	cmp	r3, #10
 8002992:	d901      	bls.n	8002998 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e006      	b.n	80029a6 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002998:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0308 	and.w	r3, r3, #8
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0f0      	beq.n	8002986 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40010030 	.word	0x40010030

080029b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	431a      	orrs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	609a      	str	r2, [r3, #8]
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
 80029e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	609a      	str	r2, [r3, #8]
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b087      	sub	sp, #28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
 8002a28:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3360      	adds	r3, #96	; 0x60
 8002a2e:	461a      	mov	r2, r3
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4b08      	ldr	r3, [pc, #32]	; (8002a60 <LL_ADC_SetOffset+0x44>)
 8002a3e:	4013      	ands	r3, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002a54:	bf00      	nop
 8002a56:	371c      	adds	r7, #28
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	03fff000 	.word	0x03fff000

08002a64 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3360      	adds	r3, #96	; 0x60
 8002a72:	461a      	mov	r2, r3
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	4413      	add	r3, r2
 8002a7a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	3360      	adds	r3, #96	; 0x60
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4413      	add	r3, r2
 8002aa8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002aba:	bf00      	nop
 8002abc:	371c      	adds	r7, #28
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b087      	sub	sp, #28
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	60f8      	str	r0, [r7, #12]
 8002ace:	60b9      	str	r1, [r7, #8]
 8002ad0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	3360      	adds	r3, #96	; 0x60
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	431a      	orrs	r2, r3
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002af0:	bf00      	nop
 8002af2:	371c      	adds	r7, #28
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b087      	sub	sp, #28
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	3360      	adds	r3, #96	; 0x60
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4413      	add	r3, r2
 8002b14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	431a      	orrs	r2, r3
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002b26:	bf00      	nop
 8002b28:	371c      	adds	r7, #28
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
 8002b3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	695b      	ldr	r3, [r3, #20]
 8002b40:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	615a      	str	r2, [r3, #20]
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d101      	bne.n	8002b70 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr

08002b7e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	b087      	sub	sp, #28
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	60f8      	str	r0, [r7, #12]
 8002b86:	60b9      	str	r1, [r7, #8]
 8002b88:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3330      	adds	r3, #48	; 0x30
 8002b8e:	461a      	mov	r2, r3
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	0a1b      	lsrs	r3, r3, #8
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	4413      	add	r3, r2
 8002b9c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	211f      	movs	r1, #31
 8002baa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	401a      	ands	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	0e9b      	lsrs	r3, r3, #26
 8002bb6:	f003 011f 	and.w	r1, r3, #31
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	f003 031f 	and.w	r3, r3, #31
 8002bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002bca:	bf00      	nop
 8002bcc:	371c      	adds	r7, #28
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b087      	sub	sp, #28
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	60f8      	str	r0, [r7, #12]
 8002bde:	60b9      	str	r1, [r7, #8]
 8002be0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	3314      	adds	r3, #20
 8002be6:	461a      	mov	r2, r3
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	0e5b      	lsrs	r3, r3, #25
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	f003 0304 	and.w	r3, r3, #4
 8002bf2:	4413      	add	r3, r2
 8002bf4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	0d1b      	lsrs	r3, r3, #20
 8002bfe:	f003 031f 	and.w	r3, r3, #31
 8002c02:	2107      	movs	r1, #7
 8002c04:	fa01 f303 	lsl.w	r3, r1, r3
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	401a      	ands	r2, r3
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	0d1b      	lsrs	r3, r3, #20
 8002c10:	f003 031f 	and.w	r3, r3, #31
 8002c14:	6879      	ldr	r1, [r7, #4]
 8002c16:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002c20:	bf00      	nop
 8002c22:	371c      	adds	r7, #28
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c44:	43db      	mvns	r3, r3
 8002c46:	401a      	ands	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f003 0318 	and.w	r3, r3, #24
 8002c4e:	4908      	ldr	r1, [pc, #32]	; (8002c70 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002c50:	40d9      	lsrs	r1, r3
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	400b      	ands	r3, r1
 8002c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002c62:	bf00      	nop
 8002c64:	3714      	adds	r7, #20
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	0007ffff 	.word	0x0007ffff

08002c74 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 031f 	and.w	r3, r3, #31
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002ca0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	6093      	str	r3, [r2, #8]
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cc8:	d101      	bne.n	8002cce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002cec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cf0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d18:	d101      	bne.n	8002d1e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d40:	f043 0201 	orr.w	r2, r3, #1
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d68:	f043 0202 	orr.w	r2, r3, #2
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <LL_ADC_IsEnabled+0x18>
 8002d90:	2301      	movs	r3, #1
 8002d92:	e000      	b.n	8002d96 <LL_ADC_IsEnabled+0x1a>
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b083      	sub	sp, #12
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d101      	bne.n	8002dba <LL_ADC_IsDisableOngoing+0x18>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <LL_ADC_IsDisableOngoing+0x1a>
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ddc:	f043 0204 	orr.w	r2, r3, #4
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e04:	f043 0210 	orr.w	r2, r3, #16
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	2b04      	cmp	r3, #4
 8002e2a:	d101      	bne.n	8002e30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr

08002e3e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b083      	sub	sp, #12
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e4e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e52:	f043 0220 	orr.w	r2, r3, #32
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d101      	bne.n	8002e7e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e8c:	b590      	push	{r4, r7, lr}
 8002e8e:	b089      	sub	sp, #36	; 0x24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e1a9      	b.n	80031fa <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d109      	bne.n	8002ec8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f7ff f86d 	bl	8001f94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff fef1 	bl	8002cb4 <LL_ADC_IsDeepPowerDownEnabled>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d004      	beq.n	8002ee2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7ff fed7 	bl	8002c90 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7ff ff0c 	bl	8002d04 <LL_ADC_IsInternalRegulatorEnabled>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d115      	bne.n	8002f1e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff fef0 	bl	8002cdc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002efc:	4b9c      	ldr	r3, [pc, #624]	; (8003170 <HAL_ADC_Init+0x2e4>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	099b      	lsrs	r3, r3, #6
 8002f02:	4a9c      	ldr	r2, [pc, #624]	; (8003174 <HAL_ADC_Init+0x2e8>)
 8002f04:	fba2 2303 	umull	r2, r3, r2, r3
 8002f08:	099b      	lsrs	r3, r3, #6
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f10:	e002      	b.n	8002f18 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	3b01      	subs	r3, #1
 8002f16:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f9      	bne.n	8002f12 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7ff feee 	bl	8002d04 <LL_ADC_IsInternalRegulatorEnabled>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10d      	bne.n	8002f4a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f32:	f043 0210 	orr.w	r2, r3, #16
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f3e:	f043 0201 	orr.w	r2, r3, #1
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7ff ff62 	bl	8002e18 <LL_ADC_REG_IsConversionOngoing>
 8002f54:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5a:	f003 0310 	and.w	r3, r3, #16
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f040 8142 	bne.w	80031e8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f040 813e 	bne.w	80031e8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f70:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f74:	f043 0202 	orr.w	r2, r3, #2
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fefb 	bl	8002d7c <LL_ADC_IsEnabled>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d141      	bne.n	8003010 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f94:	d004      	beq.n	8002fa0 <HAL_ADC_Init+0x114>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a77      	ldr	r2, [pc, #476]	; (8003178 <HAL_ADC_Init+0x2ec>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d10f      	bne.n	8002fc0 <HAL_ADC_Init+0x134>
 8002fa0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002fa4:	f7ff feea 	bl	8002d7c <LL_ADC_IsEnabled>
 8002fa8:	4604      	mov	r4, r0
 8002faa:	4873      	ldr	r0, [pc, #460]	; (8003178 <HAL_ADC_Init+0x2ec>)
 8002fac:	f7ff fee6 	bl	8002d7c <LL_ADC_IsEnabled>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	4323      	orrs	r3, r4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	e012      	b.n	8002fe6 <HAL_ADC_Init+0x15a>
 8002fc0:	486e      	ldr	r0, [pc, #440]	; (800317c <HAL_ADC_Init+0x2f0>)
 8002fc2:	f7ff fedb 	bl	8002d7c <LL_ADC_IsEnabled>
 8002fc6:	4604      	mov	r4, r0
 8002fc8:	486d      	ldr	r0, [pc, #436]	; (8003180 <HAL_ADC_Init+0x2f4>)
 8002fca:	f7ff fed7 	bl	8002d7c <LL_ADC_IsEnabled>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	431c      	orrs	r4, r3
 8002fd2:	486c      	ldr	r0, [pc, #432]	; (8003184 <HAL_ADC_Init+0x2f8>)
 8002fd4:	f7ff fed2 	bl	8002d7c <LL_ADC_IsEnabled>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	4323      	orrs	r3, r4
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	bf0c      	ite	eq
 8002fe0:	2301      	moveq	r3, #1
 8002fe2:	2300      	movne	r3, #0
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d012      	beq.n	8003010 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ff2:	d004      	beq.n	8002ffe <HAL_ADC_Init+0x172>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a5f      	ldr	r2, [pc, #380]	; (8003178 <HAL_ADC_Init+0x2ec>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d101      	bne.n	8003002 <HAL_ADC_Init+0x176>
 8002ffe:	4a62      	ldr	r2, [pc, #392]	; (8003188 <HAL_ADC_Init+0x2fc>)
 8003000:	e000      	b.n	8003004 <HAL_ADC_Init+0x178>
 8003002:	4a62      	ldr	r2, [pc, #392]	; (800318c <HAL_ADC_Init+0x300>)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	4619      	mov	r1, r3
 800300a:	4610      	mov	r0, r2
 800300c:	f7ff fcd2 	bl	80029b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	7f5b      	ldrb	r3, [r3, #29]
 8003014:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800301a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003020:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003026:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800302e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003030:	4313      	orrs	r3, r2
 8003032:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800303a:	2b01      	cmp	r3, #1
 800303c:	d106      	bne.n	800304c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003042:	3b01      	subs	r3, #1
 8003044:	045b      	lsls	r3, r3, #17
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4313      	orrs	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003050:	2b00      	cmp	r3, #0
 8003052:	d009      	beq.n	8003068 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003058:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003060:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	4313      	orrs	r3, r2
 8003066:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	4b48      	ldr	r3, [pc, #288]	; (8003190 <HAL_ADC_Init+0x304>)
 8003070:	4013      	ands	r3, r2
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	69b9      	ldr	r1, [r7, #24]
 8003078:	430b      	orrs	r3, r1
 800307a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	430a      	orrs	r2, r1
 8003090:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff fee5 	bl	8002e66 <LL_ADC_INJ_IsConversionOngoing>
 800309c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d17f      	bne.n	80031a4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d17c      	bne.n	80031a4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030ae:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030b6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80030c6:	f023 0302 	bic.w	r3, r3, #2
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	6812      	ldr	r2, [r2, #0]
 80030ce:	69b9      	ldr	r1, [r7, #24]
 80030d0:	430b      	orrs	r3, r1
 80030d2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d017      	beq.n	800310c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80030ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80030f4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80030f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6911      	ldr	r1, [r2, #16]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6812      	ldr	r2, [r2, #0]
 8003104:	430b      	orrs	r3, r1
 8003106:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800310a:	e013      	b.n	8003134 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	691a      	ldr	r2, [r3, #16]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800311a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6812      	ldr	r2, [r2, #0]
 8003128:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800312c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003130:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800313a:	2b01      	cmp	r3, #1
 800313c:	d12a      	bne.n	8003194 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003148:	f023 0304 	bic.w	r3, r3, #4
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003154:	4311      	orrs	r1, r2
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800315a:	4311      	orrs	r1, r2
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003160:	430a      	orrs	r2, r1
 8003162:	431a      	orrs	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f042 0201 	orr.w	r2, r2, #1
 800316c:	611a      	str	r2, [r3, #16]
 800316e:	e019      	b.n	80031a4 <HAL_ADC_Init+0x318>
 8003170:	20000010 	.word	0x20000010
 8003174:	053e2d63 	.word	0x053e2d63
 8003178:	50000100 	.word	0x50000100
 800317c:	50000400 	.word	0x50000400
 8003180:	50000500 	.word	0x50000500
 8003184:	50000600 	.word	0x50000600
 8003188:	50000300 	.word	0x50000300
 800318c:	50000700 	.word	0x50000700
 8003190:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	691a      	ldr	r2, [r3, #16]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0201 	bic.w	r2, r2, #1
 80031a2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d10c      	bne.n	80031c6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b2:	f023 010f 	bic.w	r1, r3, #15
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a1b      	ldr	r3, [r3, #32]
 80031ba:	1e5a      	subs	r2, r3, #1
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	631a      	str	r2, [r3, #48]	; 0x30
 80031c4:	e007      	b.n	80031d6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 020f 	bic.w	r2, r2, #15
 80031d4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031da:	f023 0303 	bic.w	r3, r3, #3
 80031de:	f043 0201 	orr.w	r2, r3, #1
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80031e6:	e007      	b.n	80031f8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ec:	f043 0210 	orr.w	r2, r3, #16
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80031f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3724      	adds	r7, #36	; 0x24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd90      	pop	{r4, r7, pc}
 8003202:	bf00      	nop

08003204 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003218:	d004      	beq.n	8003224 <HAL_ADC_Start_DMA+0x20>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a5a      	ldr	r2, [pc, #360]	; (8003388 <HAL_ADC_Start_DMA+0x184>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d101      	bne.n	8003228 <HAL_ADC_Start_DMA+0x24>
 8003224:	4b59      	ldr	r3, [pc, #356]	; (800338c <HAL_ADC_Start_DMA+0x188>)
 8003226:	e000      	b.n	800322a <HAL_ADC_Start_DMA+0x26>
 8003228:	4b59      	ldr	r3, [pc, #356]	; (8003390 <HAL_ADC_Start_DMA+0x18c>)
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff fd22 	bl	8002c74 <LL_ADC_GetMultimode>
 8003230:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fdee 	bl	8002e18 <LL_ADC_REG_IsConversionOngoing>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	f040 809b 	bne.w	800337a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_ADC_Start_DMA+0x4e>
 800324e:	2302      	movs	r3, #2
 8003250:	e096      	b.n	8003380 <HAL_ADC_Start_DMA+0x17c>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a4d      	ldr	r2, [pc, #308]	; (8003394 <HAL_ADC_Start_DMA+0x190>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d008      	beq.n	8003276 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d005      	beq.n	8003276 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	2b05      	cmp	r3, #5
 800326e:	d002      	beq.n	8003276 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	2b09      	cmp	r3, #9
 8003274:	d17a      	bne.n	800336c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 fe00 	bl	8003e7c <ADC_Enable>
 800327c:	4603      	mov	r3, r0
 800327e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003280:	7dfb      	ldrb	r3, [r7, #23]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d16d      	bne.n	8003362 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800328a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800328e:	f023 0301 	bic.w	r3, r3, #1
 8003292:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a3a      	ldr	r2, [pc, #232]	; (8003388 <HAL_ADC_Start_DMA+0x184>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d009      	beq.n	80032b8 <HAL_ADC_Start_DMA+0xb4>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a3b      	ldr	r2, [pc, #236]	; (8003398 <HAL_ADC_Start_DMA+0x194>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d002      	beq.n	80032b4 <HAL_ADC_Start_DMA+0xb0>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	e003      	b.n	80032bc <HAL_ADC_Start_DMA+0xb8>
 80032b4:	4b39      	ldr	r3, [pc, #228]	; (800339c <HAL_ADC_Start_DMA+0x198>)
 80032b6:	e001      	b.n	80032bc <HAL_ADC_Start_DMA+0xb8>
 80032b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d002      	beq.n	80032ca <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d105      	bne.n	80032d6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d006      	beq.n	80032f0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032e6:	f023 0206 	bic.w	r2, r3, #6
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	661a      	str	r2, [r3, #96]	; 0x60
 80032ee:	e002      	b.n	80032f6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032fa:	4a29      	ldr	r2, [pc, #164]	; (80033a0 <HAL_ADC_Start_DMA+0x19c>)
 80032fc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003302:	4a28      	ldr	r2, [pc, #160]	; (80033a4 <HAL_ADC_Start_DMA+0x1a0>)
 8003304:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800330a:	4a27      	ldr	r2, [pc, #156]	; (80033a8 <HAL_ADC_Start_DMA+0x1a4>)
 800330c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	221c      	movs	r2, #28
 8003314:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0210 	orr.w	r2, r2, #16
 800332c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 0201 	orr.w	r2, r2, #1
 800333c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	3340      	adds	r3, #64	; 0x40
 8003348:	4619      	mov	r1, r3
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f001 fd07 	bl	8004d60 <HAL_DMA_Start_IT>
 8003352:	4603      	mov	r3, r0
 8003354:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff fd34 	bl	8002dc8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003360:	e00d      	b.n	800337e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800336a:	e008      	b.n	800337e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003378:	e001      	b.n	800337e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800337a:	2302      	movs	r3, #2
 800337c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800337e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	50000100 	.word	0x50000100
 800338c:	50000300 	.word	0x50000300
 8003390:	50000700 	.word	0x50000700
 8003394:	50000600 	.word	0x50000600
 8003398:	50000500 	.word	0x50000500
 800339c:	50000400 	.word	0x50000400
 80033a0:	08004067 	.word	0x08004067
 80033a4:	0800413f 	.word	0x0800413f
 80033a8:	0800415b 	.word	0x0800415b

080033ac <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <HAL_ADC_Stop_DMA+0x16>
 80033be:	2302      	movs	r3, #2
 80033c0:	e051      	b.n	8003466 <HAL_ADC_Stop_DMA+0xba>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80033ca:	2103      	movs	r1, #3
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 fc99 	bl	8003d04 <ADC_ConversionStop>
 80033d2:	4603      	mov	r3, r0
 80033d4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d13f      	bne.n	800345c <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0201 	bic.w	r2, r2, #1
 80033ea:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d10f      	bne.n	800341a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fe:	4618      	mov	r0, r3
 8003400:	f001 fd29 	bl	8004e56 <HAL_DMA_Abort>
 8003404:	4603      	mov	r3, r0
 8003406:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d005      	beq.n	800341a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003412:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 0210 	bic.w	r2, r2, #16
 8003428:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800342a:	7bfb      	ldrb	r3, [r7, #15]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d105      	bne.n	800343c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 fdb9 	bl	8003fa8 <ADC_Disable>
 8003436:	4603      	mov	r3, r0
 8003438:	73fb      	strb	r3, [r7, #15]
 800343a:	e002      	b.n	8003442 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f000 fdb3 	bl	8003fa8 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003442:	7bfb      	ldrb	r3, [r7, #15]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d109      	bne.n	800345c <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800344c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003450:	f023 0301 	bic.w	r3, r3, #1
 8003454:	f043 0201 	orr.w	r2, r3, #1
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003464:	7bfb      	ldrb	r3, [r7, #15]
}
 8003466:	4618      	mov	r0, r3
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
	...

08003484 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b0b6      	sub	sp, #216	; 0xd8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003494:	2300      	movs	r3, #0
 8003496:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d102      	bne.n	80034a8 <HAL_ADC_ConfigChannel+0x24>
 80034a2:	2302      	movs	r3, #2
 80034a4:	f000 bc13 	b.w	8003cce <HAL_ADC_ConfigChannel+0x84a>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff fcaf 	bl	8002e18 <LL_ADC_REG_IsConversionOngoing>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f040 83f3 	bne.w	8003ca8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	6859      	ldr	r1, [r3, #4]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	f7ff fb55 	bl	8002b7e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff fc9d 	bl	8002e18 <LL_ADC_REG_IsConversionOngoing>
 80034de:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff fcbd 	bl	8002e66 <LL_ADC_INJ_IsConversionOngoing>
 80034ec:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034f0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f040 81d9 	bne.w	80038ac <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f040 81d4 	bne.w	80038ac <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800350c:	d10f      	bne.n	800352e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6818      	ldr	r0, [r3, #0]
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2200      	movs	r2, #0
 8003518:	4619      	mov	r1, r3
 800351a:	f7ff fb5c 	bl	8002bd6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff fb03 	bl	8002b32 <LL_ADC_SetSamplingTimeCommonConfig>
 800352c:	e00e      	b.n	800354c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	6819      	ldr	r1, [r3, #0]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	461a      	mov	r2, r3
 800353c:	f7ff fb4b 	bl	8002bd6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2100      	movs	r1, #0
 8003546:	4618      	mov	r0, r3
 8003548:	f7ff faf3 	bl	8002b32 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	695a      	ldr	r2, [r3, #20]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	08db      	lsrs	r3, r3, #3
 8003558:	f003 0303 	and.w	r3, r3, #3
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	2b04      	cmp	r3, #4
 800356c:	d022      	beq.n	80035b4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6818      	ldr	r0, [r3, #0]
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	6919      	ldr	r1, [r3, #16]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800357e:	f7ff fa4d 	bl	8002a1c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6818      	ldr	r0, [r3, #0]
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	6919      	ldr	r1, [r3, #16]
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	461a      	mov	r2, r3
 8003590:	f7ff fa99 	bl	8002ac6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6818      	ldr	r0, [r3, #0]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d102      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x126>
 80035a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035a8:	e000      	b.n	80035ac <HAL_ADC_ConfigChannel+0x128>
 80035aa:	2300      	movs	r3, #0
 80035ac:	461a      	mov	r2, r3
 80035ae:	f7ff faa5 	bl	8002afc <LL_ADC_SetOffsetSaturation>
 80035b2:	e17b      	b.n	80038ac <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2100      	movs	r1, #0
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff fa52 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10a      	bne.n	80035e0 <HAL_ADC_ConfigChannel+0x15c>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2100      	movs	r1, #0
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fa47 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80035d6:	4603      	mov	r3, r0
 80035d8:	0e9b      	lsrs	r3, r3, #26
 80035da:	f003 021f 	and.w	r2, r3, #31
 80035de:	e01e      	b.n	800361e <HAL_ADC_ConfigChannel+0x19a>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2100      	movs	r1, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff fa3c 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80035ec:	4603      	mov	r3, r0
 80035ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80035f6:	fa93 f3a3 	rbit	r3, r3
 80035fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80035fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003602:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003606:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800360e:	2320      	movs	r3, #32
 8003610:	e004      	b.n	800361c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003612:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003616:	fab3 f383 	clz	r3, r3
 800361a:	b2db      	uxtb	r3, r3
 800361c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003626:	2b00      	cmp	r3, #0
 8003628:	d105      	bne.n	8003636 <HAL_ADC_ConfigChannel+0x1b2>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	0e9b      	lsrs	r3, r3, #26
 8003630:	f003 031f 	and.w	r3, r3, #31
 8003634:	e018      	b.n	8003668 <HAL_ADC_ConfigChannel+0x1e4>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003642:	fa93 f3a3 	rbit	r3, r3
 8003646:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800364a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800364e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003652:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800365a:	2320      	movs	r3, #32
 800365c:	e004      	b.n	8003668 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800365e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003662:	fab3 f383 	clz	r3, r3
 8003666:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003668:	429a      	cmp	r2, r3
 800366a:	d106      	bne.n	800367a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2200      	movs	r2, #0
 8003672:	2100      	movs	r1, #0
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff fa0b 	bl	8002a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2101      	movs	r1, #1
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff f9ef 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003686:	4603      	mov	r3, r0
 8003688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10a      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x222>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2101      	movs	r1, #1
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff f9e4 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 800369c:	4603      	mov	r3, r0
 800369e:	0e9b      	lsrs	r3, r3, #26
 80036a0:	f003 021f 	and.w	r2, r3, #31
 80036a4:	e01e      	b.n	80036e4 <HAL_ADC_ConfigChannel+0x260>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2101      	movs	r1, #1
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff f9d9 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80036b2:	4603      	mov	r3, r0
 80036b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80036bc:	fa93 f3a3 	rbit	r3, r3
 80036c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80036c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80036c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80036cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80036d4:	2320      	movs	r3, #32
 80036d6:	e004      	b.n	80036e2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80036d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80036dc:	fab3 f383 	clz	r3, r3
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d105      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x278>
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	0e9b      	lsrs	r3, r3, #26
 80036f6:	f003 031f 	and.w	r3, r3, #31
 80036fa:	e018      	b.n	800372e <HAL_ADC_ConfigChannel+0x2aa>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003704:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003708:	fa93 f3a3 	rbit	r3, r3
 800370c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003710:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003714:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003718:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003720:	2320      	movs	r3, #32
 8003722:	e004      	b.n	800372e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003724:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003728:	fab3 f383 	clz	r3, r3
 800372c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800372e:	429a      	cmp	r2, r3
 8003730:	d106      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2200      	movs	r2, #0
 8003738:	2101      	movs	r1, #1
 800373a:	4618      	mov	r0, r3
 800373c:	f7ff f9a8 	bl	8002a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2102      	movs	r1, #2
 8003746:	4618      	mov	r0, r3
 8003748:	f7ff f98c 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 800374c:	4603      	mov	r3, r0
 800374e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10a      	bne.n	800376c <HAL_ADC_ConfigChannel+0x2e8>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2102      	movs	r1, #2
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff f981 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003762:	4603      	mov	r3, r0
 8003764:	0e9b      	lsrs	r3, r3, #26
 8003766:	f003 021f 	and.w	r2, r3, #31
 800376a:	e01e      	b.n	80037aa <HAL_ADC_ConfigChannel+0x326>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2102      	movs	r1, #2
 8003772:	4618      	mov	r0, r3
 8003774:	f7ff f976 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003778:	4603      	mov	r3, r0
 800377a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800377e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003782:	fa93 f3a3 	rbit	r3, r3
 8003786:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800378a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800378e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003792:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800379a:	2320      	movs	r3, #32
 800379c:	e004      	b.n	80037a8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800379e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037a2:	fab3 f383 	clz	r3, r3
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d105      	bne.n	80037c2 <HAL_ADC_ConfigChannel+0x33e>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	0e9b      	lsrs	r3, r3, #26
 80037bc:	f003 031f 	and.w	r3, r3, #31
 80037c0:	e016      	b.n	80037f0 <HAL_ADC_ConfigChannel+0x36c>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80037ce:	fa93 f3a3 	rbit	r3, r3
 80037d2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80037d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80037d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80037da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80037e2:	2320      	movs	r3, #32
 80037e4:	e004      	b.n	80037f0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80037e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037ea:	fab3 f383 	clz	r3, r3
 80037ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d106      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2200      	movs	r2, #0
 80037fa:	2102      	movs	r1, #2
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff f947 	bl	8002a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2103      	movs	r1, #3
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff f92b 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 800380e:	4603      	mov	r3, r0
 8003810:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003814:	2b00      	cmp	r3, #0
 8003816:	d10a      	bne.n	800382e <HAL_ADC_ConfigChannel+0x3aa>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2103      	movs	r1, #3
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff f920 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003824:	4603      	mov	r3, r0
 8003826:	0e9b      	lsrs	r3, r3, #26
 8003828:	f003 021f 	and.w	r2, r3, #31
 800382c:	e017      	b.n	800385e <HAL_ADC_ConfigChannel+0x3da>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2103      	movs	r1, #3
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff f915 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 800383a:	4603      	mov	r3, r0
 800383c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003840:	fa93 f3a3 	rbit	r3, r3
 8003844:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003846:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003848:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800384a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003850:	2320      	movs	r3, #32
 8003852:	e003      	b.n	800385c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003854:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003856:	fab3 f383 	clz	r3, r3
 800385a:	b2db      	uxtb	r3, r3
 800385c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003866:	2b00      	cmp	r3, #0
 8003868:	d105      	bne.n	8003876 <HAL_ADC_ConfigChannel+0x3f2>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	0e9b      	lsrs	r3, r3, #26
 8003870:	f003 031f 	and.w	r3, r3, #31
 8003874:	e011      	b.n	800389a <HAL_ADC_ConfigChannel+0x416>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800387e:	fa93 f3a3 	rbit	r3, r3
 8003882:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003884:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003886:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800388e:	2320      	movs	r3, #32
 8003890:	e003      	b.n	800389a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003894:	fab3 f383 	clz	r3, r3
 8003898:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800389a:	429a      	cmp	r2, r3
 800389c:	d106      	bne.n	80038ac <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2200      	movs	r2, #0
 80038a4:	2103      	movs	r1, #3
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff f8f2 	bl	8002a90 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff fa63 	bl	8002d7c <LL_ADC_IsEnabled>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f040 813d 	bne.w	8003b38 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6818      	ldr	r0, [r3, #0]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	6819      	ldr	r1, [r3, #0]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	461a      	mov	r2, r3
 80038cc:	f7ff f9ae 	bl	8002c2c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	4aa2      	ldr	r2, [pc, #648]	; (8003b60 <HAL_ADC_ConfigChannel+0x6dc>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	f040 812e 	bne.w	8003b38 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10b      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x480>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	0e9b      	lsrs	r3, r3, #26
 80038f2:	3301      	adds	r3, #1
 80038f4:	f003 031f 	and.w	r3, r3, #31
 80038f8:	2b09      	cmp	r3, #9
 80038fa:	bf94      	ite	ls
 80038fc:	2301      	movls	r3, #1
 80038fe:	2300      	movhi	r3, #0
 8003900:	b2db      	uxtb	r3, r3
 8003902:	e019      	b.n	8003938 <HAL_ADC_ConfigChannel+0x4b4>
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800390c:	fa93 f3a3 	rbit	r3, r3
 8003910:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003912:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003914:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003916:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003918:	2b00      	cmp	r3, #0
 800391a:	d101      	bne.n	8003920 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800391c:	2320      	movs	r3, #32
 800391e:	e003      	b.n	8003928 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003920:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003922:	fab3 f383 	clz	r3, r3
 8003926:	b2db      	uxtb	r3, r3
 8003928:	3301      	adds	r3, #1
 800392a:	f003 031f 	and.w	r3, r3, #31
 800392e:	2b09      	cmp	r3, #9
 8003930:	bf94      	ite	ls
 8003932:	2301      	movls	r3, #1
 8003934:	2300      	movhi	r3, #0
 8003936:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003938:	2b00      	cmp	r3, #0
 800393a:	d079      	beq.n	8003a30 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003944:	2b00      	cmp	r3, #0
 8003946:	d107      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x4d4>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	0e9b      	lsrs	r3, r3, #26
 800394e:	3301      	adds	r3, #1
 8003950:	069b      	lsls	r3, r3, #26
 8003952:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003956:	e015      	b.n	8003984 <HAL_ADC_ConfigChannel+0x500>
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003960:	fa93 f3a3 	rbit	r3, r3
 8003964:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003966:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003968:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800396a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003970:	2320      	movs	r3, #32
 8003972:	e003      	b.n	800397c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003974:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003976:	fab3 f383 	clz	r3, r3
 800397a:	b2db      	uxtb	r3, r3
 800397c:	3301      	adds	r3, #1
 800397e:	069b      	lsls	r3, r3, #26
 8003980:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800398c:	2b00      	cmp	r3, #0
 800398e:	d109      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x520>
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	0e9b      	lsrs	r3, r3, #26
 8003996:	3301      	adds	r3, #1
 8003998:	f003 031f 	and.w	r3, r3, #31
 800399c:	2101      	movs	r1, #1
 800399e:	fa01 f303 	lsl.w	r3, r1, r3
 80039a2:	e017      	b.n	80039d4 <HAL_ADC_ConfigChannel+0x550>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039ac:	fa93 f3a3 	rbit	r3, r3
 80039b0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80039b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039b4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80039b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80039bc:	2320      	movs	r3, #32
 80039be:	e003      	b.n	80039c8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80039c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039c2:	fab3 f383 	clz	r3, r3
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	3301      	adds	r3, #1
 80039ca:	f003 031f 	and.w	r3, r3, #31
 80039ce:	2101      	movs	r1, #1
 80039d0:	fa01 f303 	lsl.w	r3, r1, r3
 80039d4:	ea42 0103 	orr.w	r1, r2, r3
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10a      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x576>
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	0e9b      	lsrs	r3, r3, #26
 80039ea:	3301      	adds	r3, #1
 80039ec:	f003 021f 	and.w	r2, r3, #31
 80039f0:	4613      	mov	r3, r2
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	4413      	add	r3, r2
 80039f6:	051b      	lsls	r3, r3, #20
 80039f8:	e018      	b.n	8003a2c <HAL_ADC_ConfigChannel+0x5a8>
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a02:	fa93 f3a3 	rbit	r3, r3
 8003a06:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003a12:	2320      	movs	r3, #32
 8003a14:	e003      	b.n	8003a1e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003a16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a18:	fab3 f383 	clz	r3, r3
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	3301      	adds	r3, #1
 8003a20:	f003 021f 	and.w	r2, r3, #31
 8003a24:	4613      	mov	r3, r2
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	4413      	add	r3, r2
 8003a2a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	e07e      	b.n	8003b2e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d107      	bne.n	8003a4c <HAL_ADC_ConfigChannel+0x5c8>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	0e9b      	lsrs	r3, r3, #26
 8003a42:	3301      	adds	r3, #1
 8003a44:	069b      	lsls	r3, r3, #26
 8003a46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a4a:	e015      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x5f4>
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a54:	fa93 f3a3 	rbit	r3, r3
 8003a58:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a5c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d101      	bne.n	8003a68 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003a64:	2320      	movs	r3, #32
 8003a66:	e003      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a6a:	fab3 f383 	clz	r3, r3
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	3301      	adds	r3, #1
 8003a72:	069b      	lsls	r3, r3, #26
 8003a74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d109      	bne.n	8003a98 <HAL_ADC_ConfigChannel+0x614>
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	0e9b      	lsrs	r3, r3, #26
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	f003 031f 	and.w	r3, r3, #31
 8003a90:	2101      	movs	r1, #1
 8003a92:	fa01 f303 	lsl.w	r3, r1, r3
 8003a96:	e017      	b.n	8003ac8 <HAL_ADC_ConfigChannel+0x644>
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	fa93 f3a3 	rbit	r3, r3
 8003aa4:	61fb      	str	r3, [r7, #28]
  return result;
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003ab0:	2320      	movs	r3, #32
 8003ab2:	e003      	b.n	8003abc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab6:	fab3 f383 	clz	r3, r3
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	3301      	adds	r3, #1
 8003abe:	f003 031f 	and.w	r3, r3, #31
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac8:	ea42 0103 	orr.w	r1, r2, r3
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10d      	bne.n	8003af4 <HAL_ADC_ConfigChannel+0x670>
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	0e9b      	lsrs	r3, r3, #26
 8003ade:	3301      	adds	r3, #1
 8003ae0:	f003 021f 	and.w	r2, r3, #31
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	4413      	add	r3, r2
 8003aea:	3b1e      	subs	r3, #30
 8003aec:	051b      	lsls	r3, r3, #20
 8003aee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003af2:	e01b      	b.n	8003b2c <HAL_ADC_ConfigChannel+0x6a8>
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	fa93 f3a3 	rbit	r3, r3
 8003b00:	613b      	str	r3, [r7, #16]
  return result;
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003b0c:	2320      	movs	r3, #32
 8003b0e:	e003      	b.n	8003b18 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	fab3 f383 	clz	r3, r3
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	3301      	adds	r3, #1
 8003b1a:	f003 021f 	and.w	r2, r3, #31
 8003b1e:	4613      	mov	r3, r2
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	4413      	add	r3, r2
 8003b24:	3b1e      	subs	r3, #30
 8003b26:	051b      	lsls	r3, r3, #20
 8003b28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b2c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b32:	4619      	mov	r1, r3
 8003b34:	f7ff f84f 	bl	8002bd6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	4b09      	ldr	r3, [pc, #36]	; (8003b64 <HAL_ADC_ConfigChannel+0x6e0>)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 80be 	beq.w	8003cc2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b4e:	d004      	beq.n	8003b5a <HAL_ADC_ConfigChannel+0x6d6>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a04      	ldr	r2, [pc, #16]	; (8003b68 <HAL_ADC_ConfigChannel+0x6e4>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d10a      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x6ec>
 8003b5a:	4b04      	ldr	r3, [pc, #16]	; (8003b6c <HAL_ADC_ConfigChannel+0x6e8>)
 8003b5c:	e009      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x6ee>
 8003b5e:	bf00      	nop
 8003b60:	407f0000 	.word	0x407f0000
 8003b64:	80080000 	.word	0x80080000
 8003b68:	50000100 	.word	0x50000100
 8003b6c:	50000300 	.word	0x50000300
 8003b70:	4b59      	ldr	r3, [pc, #356]	; (8003cd8 <HAL_ADC_ConfigChannel+0x854>)
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7fe ff44 	bl	8002a00 <LL_ADC_GetCommonPathInternalCh>
 8003b78:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a56      	ldr	r2, [pc, #344]	; (8003cdc <HAL_ADC_ConfigChannel+0x858>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d004      	beq.n	8003b90 <HAL_ADC_ConfigChannel+0x70c>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a55      	ldr	r2, [pc, #340]	; (8003ce0 <HAL_ADC_ConfigChannel+0x85c>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d13a      	bne.n	8003c06 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003b90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d134      	bne.n	8003c06 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ba4:	d005      	beq.n	8003bb2 <HAL_ADC_ConfigChannel+0x72e>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a4e      	ldr	r2, [pc, #312]	; (8003ce4 <HAL_ADC_ConfigChannel+0x860>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	f040 8085 	bne.w	8003cbc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003bba:	d004      	beq.n	8003bc6 <HAL_ADC_ConfigChannel+0x742>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a49      	ldr	r2, [pc, #292]	; (8003ce8 <HAL_ADC_ConfigChannel+0x864>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d101      	bne.n	8003bca <HAL_ADC_ConfigChannel+0x746>
 8003bc6:	4a49      	ldr	r2, [pc, #292]	; (8003cec <HAL_ADC_ConfigChannel+0x868>)
 8003bc8:	e000      	b.n	8003bcc <HAL_ADC_ConfigChannel+0x748>
 8003bca:	4a43      	ldr	r2, [pc, #268]	; (8003cd8 <HAL_ADC_ConfigChannel+0x854>)
 8003bcc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003bd0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4610      	mov	r0, r2
 8003bd8:	f7fe feff 	bl	80029da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bdc:	4b44      	ldr	r3, [pc, #272]	; (8003cf0 <HAL_ADC_ConfigChannel+0x86c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	099b      	lsrs	r3, r3, #6
 8003be2:	4a44      	ldr	r2, [pc, #272]	; (8003cf4 <HAL_ADC_ConfigChannel+0x870>)
 8003be4:	fba2 2303 	umull	r2, r3, r2, r3
 8003be8:	099b      	lsrs	r3, r3, #6
 8003bea:	1c5a      	adds	r2, r3, #1
 8003bec:	4613      	mov	r3, r2
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	4413      	add	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003bf6:	e002      	b.n	8003bfe <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1f9      	bne.n	8003bf8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c04:	e05a      	b.n	8003cbc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a3b      	ldr	r2, [pc, #236]	; (8003cf8 <HAL_ADC_ConfigChannel+0x874>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d125      	bne.n	8003c5c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d11f      	bne.n	8003c5c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a31      	ldr	r2, [pc, #196]	; (8003ce8 <HAL_ADC_ConfigChannel+0x864>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d104      	bne.n	8003c30 <HAL_ADC_ConfigChannel+0x7ac>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a34      	ldr	r2, [pc, #208]	; (8003cfc <HAL_ADC_ConfigChannel+0x878>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d047      	beq.n	8003cc0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c38:	d004      	beq.n	8003c44 <HAL_ADC_ConfigChannel+0x7c0>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a2a      	ldr	r2, [pc, #168]	; (8003ce8 <HAL_ADC_ConfigChannel+0x864>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d101      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x7c4>
 8003c44:	4a29      	ldr	r2, [pc, #164]	; (8003cec <HAL_ADC_ConfigChannel+0x868>)
 8003c46:	e000      	b.n	8003c4a <HAL_ADC_ConfigChannel+0x7c6>
 8003c48:	4a23      	ldr	r2, [pc, #140]	; (8003cd8 <HAL_ADC_ConfigChannel+0x854>)
 8003c4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c52:	4619      	mov	r1, r3
 8003c54:	4610      	mov	r0, r2
 8003c56:	f7fe fec0 	bl	80029da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c5a:	e031      	b.n	8003cc0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a27      	ldr	r2, [pc, #156]	; (8003d00 <HAL_ADC_ConfigChannel+0x87c>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d12d      	bne.n	8003cc2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d127      	bne.n	8003cc2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a1c      	ldr	r2, [pc, #112]	; (8003ce8 <HAL_ADC_ConfigChannel+0x864>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d022      	beq.n	8003cc2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c84:	d004      	beq.n	8003c90 <HAL_ADC_ConfigChannel+0x80c>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a17      	ldr	r2, [pc, #92]	; (8003ce8 <HAL_ADC_ConfigChannel+0x864>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d101      	bne.n	8003c94 <HAL_ADC_ConfigChannel+0x810>
 8003c90:	4a16      	ldr	r2, [pc, #88]	; (8003cec <HAL_ADC_ConfigChannel+0x868>)
 8003c92:	e000      	b.n	8003c96 <HAL_ADC_ConfigChannel+0x812>
 8003c94:	4a10      	ldr	r2, [pc, #64]	; (8003cd8 <HAL_ADC_ConfigChannel+0x854>)
 8003c96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c9a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	4610      	mov	r0, r2
 8003ca2:	f7fe fe9a 	bl	80029da <LL_ADC_SetCommonPathInternalCh>
 8003ca6:	e00c      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cac:	f043 0220 	orr.w	r2, r3, #32
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003cba:	e002      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cbc:	bf00      	nop
 8003cbe:	e000      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cc0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003cca:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	37d8      	adds	r7, #216	; 0xd8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	50000700 	.word	0x50000700
 8003cdc:	c3210000 	.word	0xc3210000
 8003ce0:	90c00010 	.word	0x90c00010
 8003ce4:	50000600 	.word	0x50000600
 8003ce8:	50000100 	.word	0x50000100
 8003cec:	50000300 	.word	0x50000300
 8003cf0:	20000010 	.word	0x20000010
 8003cf4:	053e2d63 	.word	0x053e2d63
 8003cf8:	c7520000 	.word	0xc7520000
 8003cfc:	50000500 	.word	0x50000500
 8003d00:	cb840000 	.word	0xcb840000

08003d04 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b088      	sub	sp, #32
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7ff f87c 	bl	8002e18 <LL_ADC_REG_IsConversionOngoing>
 8003d20:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff f89d 	bl	8002e66 <LL_ADC_INJ_IsConversionOngoing>
 8003d2c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d103      	bne.n	8003d3c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 8098 	beq.w	8003e6c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d02a      	beq.n	8003da0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	7f5b      	ldrb	r3, [r3, #29]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d126      	bne.n	8003da0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	7f1b      	ldrb	r3, [r3, #28]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d122      	bne.n	8003da0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003d5e:	e014      	b.n	8003d8a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	4a45      	ldr	r2, [pc, #276]	; (8003e78 <ADC_ConversionStop+0x174>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d90d      	bls.n	8003d84 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d6c:	f043 0210 	orr.w	r2, r3, #16
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d78:	f043 0201 	orr.w	r2, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e074      	b.n	8003e6e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	3301      	adds	r3, #1
 8003d88:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d94:	2b40      	cmp	r3, #64	; 0x40
 8003d96:	d1e3      	bne.n	8003d60 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2240      	movs	r2, #64	; 0x40
 8003d9e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d014      	beq.n	8003dd0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff f834 	bl	8002e18 <LL_ADC_REG_IsConversionOngoing>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00c      	beq.n	8003dd0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fe fff1 	bl	8002da2 <LL_ADC_IsDisableOngoing>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d104      	bne.n	8003dd0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff f810 	bl	8002df0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d014      	beq.n	8003e00 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7ff f843 	bl	8002e66 <LL_ADC_INJ_IsConversionOngoing>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00c      	beq.n	8003e00 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fe ffd9 	bl	8002da2 <LL_ADC_IsDisableOngoing>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d104      	bne.n	8003e00 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7ff f81f 	bl	8002e3e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d005      	beq.n	8003e12 <ADC_ConversionStop+0x10e>
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	2b03      	cmp	r3, #3
 8003e0a:	d105      	bne.n	8003e18 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003e0c:	230c      	movs	r3, #12
 8003e0e:	617b      	str	r3, [r7, #20]
        break;
 8003e10:	e005      	b.n	8003e1e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003e12:	2308      	movs	r3, #8
 8003e14:	617b      	str	r3, [r7, #20]
        break;
 8003e16:	e002      	b.n	8003e1e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003e18:	2304      	movs	r3, #4
 8003e1a:	617b      	str	r3, [r7, #20]
        break;
 8003e1c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003e1e:	f7fe fd71 	bl	8002904 <HAL_GetTick>
 8003e22:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e24:	e01b      	b.n	8003e5e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003e26:	f7fe fd6d 	bl	8002904 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b05      	cmp	r3, #5
 8003e32:	d914      	bls.n	8003e5e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	689a      	ldr	r2, [r3, #8]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00d      	beq.n	8003e5e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e46:	f043 0210 	orr.w	r2, r3, #16
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e52:	f043 0201 	orr.w	r2, r3, #1
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e007      	b.n	8003e6e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	4013      	ands	r3, r2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1dc      	bne.n	8003e26 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3720      	adds	r7, #32
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	a33fffff 	.word	0xa33fffff

08003e7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003e84:	2300      	movs	r3, #0
 8003e86:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7fe ff75 	bl	8002d7c <LL_ADC_IsEnabled>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d176      	bne.n	8003f86 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689a      	ldr	r2, [r3, #8]
 8003e9e:	4b3c      	ldr	r3, [pc, #240]	; (8003f90 <ADC_Enable+0x114>)
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00d      	beq.n	8003ec2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eaa:	f043 0210 	orr.w	r2, r3, #16
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eb6:	f043 0201 	orr.w	r2, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e062      	b.n	8003f88 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fe ff30 	bl	8002d2c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ed4:	d004      	beq.n	8003ee0 <ADC_Enable+0x64>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a2e      	ldr	r2, [pc, #184]	; (8003f94 <ADC_Enable+0x118>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d101      	bne.n	8003ee4 <ADC_Enable+0x68>
 8003ee0:	4b2d      	ldr	r3, [pc, #180]	; (8003f98 <ADC_Enable+0x11c>)
 8003ee2:	e000      	b.n	8003ee6 <ADC_Enable+0x6a>
 8003ee4:	4b2d      	ldr	r3, [pc, #180]	; (8003f9c <ADC_Enable+0x120>)
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7fe fd8a 	bl	8002a00 <LL_ADC_GetCommonPathInternalCh>
 8003eec:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003eee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d013      	beq.n	8003f1e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ef6:	4b2a      	ldr	r3, [pc, #168]	; (8003fa0 <ADC_Enable+0x124>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	099b      	lsrs	r3, r3, #6
 8003efc:	4a29      	ldr	r2, [pc, #164]	; (8003fa4 <ADC_Enable+0x128>)
 8003efe:	fba2 2303 	umull	r2, r3, r2, r3
 8003f02:	099b      	lsrs	r3, r3, #6
 8003f04:	1c5a      	adds	r2, r3, #1
 8003f06:	4613      	mov	r3, r2
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	4413      	add	r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003f10:	e002      	b.n	8003f18 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	3b01      	subs	r3, #1
 8003f16:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1f9      	bne.n	8003f12 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003f1e:	f7fe fcf1 	bl	8002904 <HAL_GetTick>
 8003f22:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f24:	e028      	b.n	8003f78 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fe ff26 	bl	8002d7c <LL_ADC_IsEnabled>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d104      	bne.n	8003f40 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fe fef6 	bl	8002d2c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f40:	f7fe fce0 	bl	8002904 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d914      	bls.n	8003f78 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0301 	and.w	r3, r3, #1
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d00d      	beq.n	8003f78 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f60:	f043 0210 	orr.w	r2, r3, #16
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f6c:	f043 0201 	orr.w	r2, r3, #1
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e007      	b.n	8003f88 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d1cf      	bne.n	8003f26 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	8000003f 	.word	0x8000003f
 8003f94:	50000100 	.word	0x50000100
 8003f98:	50000300 	.word	0x50000300
 8003f9c:	50000700 	.word	0x50000700
 8003fa0:	20000010 	.word	0x20000010
 8003fa4:	053e2d63 	.word	0x053e2d63

08003fa8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fe fef4 	bl	8002da2 <LL_ADC_IsDisableOngoing>
 8003fba:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7fe fedb 	bl	8002d7c <LL_ADC_IsEnabled>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d047      	beq.n	800405c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d144      	bne.n	800405c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 030d 	and.w	r3, r3, #13
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d10c      	bne.n	8003ffa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fe feb5 	bl	8002d54 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2203      	movs	r2, #3
 8003ff0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ff2:	f7fe fc87 	bl	8002904 <HAL_GetTick>
 8003ff6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ff8:	e029      	b.n	800404e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ffe:	f043 0210 	orr.w	r2, r3, #16
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800400a:	f043 0201 	orr.w	r2, r3, #1
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e023      	b.n	800405e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004016:	f7fe fc75 	bl	8002904 <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	2b02      	cmp	r3, #2
 8004022:	d914      	bls.n	800404e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00d      	beq.n	800404e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004036:	f043 0210 	orr.w	r2, r3, #16
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004042:	f043 0201 	orr.w	r2, r3, #1
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e007      	b.n	800405e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1dc      	bne.n	8004016 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004072:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004078:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800407c:	2b00      	cmp	r3, #0
 800407e:	d14b      	bne.n	8004118 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004084:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	2b00      	cmp	r3, #0
 8004098:	d021      	beq.n	80040de <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe fd5a 	bl	8002b58 <LL_ADC_REG_IsTriggerSourceSWStart>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d032      	beq.n	8004110 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d12b      	bne.n	8004110 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d11f      	bne.n	8004110 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d4:	f043 0201 	orr.w	r2, r3, #1
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	65da      	str	r2, [r3, #92]	; 0x5c
 80040dc:	e018      	b.n	8004110 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d111      	bne.n	8004110 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d105      	bne.n	8004110 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004108:	f043 0201 	orr.w	r2, r3, #1
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f7fd fe03 	bl	8001d1c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004116:	e00e      	b.n	8004136 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411c:	f003 0310 	and.w	r3, r3, #16
 8004120:	2b00      	cmp	r3, #0
 8004122:	d003      	beq.n	800412c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004124:	68f8      	ldr	r0, [r7, #12]
 8004126:	f7ff f9a2 	bl	800346e <HAL_ADC_ErrorCallback>
}
 800412a:	e004      	b.n	8004136 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	4798      	blx	r3
}
 8004136:	bf00      	nop
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b084      	sub	sp, #16
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f7fd fdb1 	bl	8001cb4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004152:	bf00      	nop
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b084      	sub	sp, #16
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004166:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004178:	f043 0204 	orr.w	r2, r3, #4
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f7ff f974 	bl	800346e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004186:	bf00      	nop
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <LL_ADC_IsEnabled>:
{
 800418e:	b480      	push	{r7}
 8004190:	b083      	sub	sp, #12
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d101      	bne.n	80041a6 <LL_ADC_IsEnabled+0x18>
 80041a2:	2301      	movs	r3, #1
 80041a4:	e000      	b.n	80041a8 <LL_ADC_IsEnabled+0x1a>
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <LL_ADC_StartCalibration>:
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80041c6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80041ca:	683a      	ldr	r2, [r7, #0]
 80041cc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80041d0:	4313      	orrs	r3, r2
 80041d2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	609a      	str	r2, [r3, #8]
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <LL_ADC_IsCalibrationOnGoing>:
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80041f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041fa:	d101      	bne.n	8004200 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80041fc:	2301      	movs	r3, #1
 80041fe:	e000      	b.n	8004202 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <LL_ADC_REG_IsConversionOngoing>:
{
 800420e:	b480      	push	{r7}
 8004210:	b083      	sub	sp, #12
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f003 0304 	and.w	r3, r3, #4
 800421e:	2b04      	cmp	r3, #4
 8004220:	d101      	bne.n	8004226 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004222:	2301      	movs	r3, #1
 8004224:	e000      	b.n	8004228 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800423e:	2300      	movs	r3, #0
 8004240:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_ADCEx_Calibration_Start+0x1c>
 800424c:	2302      	movs	r3, #2
 800424e:	e04d      	b.n	80042ec <HAL_ADCEx_Calibration_Start+0xb8>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f7ff fea5 	bl	8003fa8 <ADC_Disable>
 800425e:	4603      	mov	r3, r0
 8004260:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004262:	7bfb      	ldrb	r3, [r7, #15]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d136      	bne.n	80042d6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800426c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004270:	f023 0302 	bic.w	r3, r3, #2
 8004274:	f043 0202 	orr.w	r2, r3, #2
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6839      	ldr	r1, [r7, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f7ff ff96 	bl	80041b4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004288:	e014      	b.n	80042b4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	3301      	adds	r3, #1
 800428e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	4a18      	ldr	r2, [pc, #96]	; (80042f4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d90d      	bls.n	80042b4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800429c:	f023 0312 	bic.w	r3, r3, #18
 80042a0:	f043 0210 	orr.w	r2, r3, #16
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e01b      	b.n	80042ec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7ff ff94 	bl	80041e6 <LL_ADC_IsCalibrationOnGoing>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d1e2      	bne.n	800428a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c8:	f023 0303 	bic.w	r3, r3, #3
 80042cc:	f043 0201 	orr.w	r2, r3, #1
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80042d4:	e005      	b.n	80042e2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042da:	f043 0210 	orr.w	r2, r3, #16
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80042ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	0004de01 	.word	0x0004de01

080042f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80042f8:	b590      	push	{r4, r7, lr}
 80042fa:	b0a1      	sub	sp, #132	; 0x84
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004302:	2300      	movs	r3, #0
 8004304:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800430e:	2b01      	cmp	r3, #1
 8004310:	d101      	bne.n	8004316 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004312:	2302      	movs	r3, #2
 8004314:	e0e7      	b.n	80044e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800431e:	2300      	movs	r3, #0
 8004320:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004322:	2300      	movs	r3, #0
 8004324:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800432e:	d102      	bne.n	8004336 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004330:	4b6f      	ldr	r3, [pc, #444]	; (80044f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004332:	60bb      	str	r3, [r7, #8]
 8004334:	e009      	b.n	800434a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a6e      	ldr	r2, [pc, #440]	; (80044f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d102      	bne.n	8004346 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004340:	4b6d      	ldr	r3, [pc, #436]	; (80044f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004342:	60bb      	str	r3, [r7, #8]
 8004344:	e001      	b.n	800434a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004346:	2300      	movs	r3, #0
 8004348:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10b      	bne.n	8004368 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004354:	f043 0220 	orr.w	r2, r3, #32
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e0be      	b.n	80044e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	4618      	mov	r0, r3
 800436c:	f7ff ff4f 	bl	800420e <LL_ADC_REG_IsConversionOngoing>
 8004370:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff ff49 	bl	800420e <LL_ADC_REG_IsConversionOngoing>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	f040 80a0 	bne.w	80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004384:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004386:	2b00      	cmp	r3, #0
 8004388:	f040 809c 	bne.w	80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004394:	d004      	beq.n	80043a0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a55      	ldr	r2, [pc, #340]	; (80044f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d101      	bne.n	80043a4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80043a0:	4b56      	ldr	r3, [pc, #344]	; (80044fc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80043a2:	e000      	b.n	80043a6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80043a4:	4b56      	ldr	r3, [pc, #344]	; (8004500 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80043a6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d04b      	beq.n	8004448 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80043b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	6859      	ldr	r1, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80043c2:	035b      	lsls	r3, r3, #13
 80043c4:	430b      	orrs	r3, r1
 80043c6:	431a      	orrs	r2, r3
 80043c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043ca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80043d4:	d004      	beq.n	80043e0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a45      	ldr	r2, [pc, #276]	; (80044f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d10f      	bne.n	8004400 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80043e0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80043e4:	f7ff fed3 	bl	800418e <LL_ADC_IsEnabled>
 80043e8:	4604      	mov	r4, r0
 80043ea:	4841      	ldr	r0, [pc, #260]	; (80044f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80043ec:	f7ff fecf 	bl	800418e <LL_ADC_IsEnabled>
 80043f0:	4603      	mov	r3, r0
 80043f2:	4323      	orrs	r3, r4
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	e012      	b.n	8004426 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004400:	483c      	ldr	r0, [pc, #240]	; (80044f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004402:	f7ff fec4 	bl	800418e <LL_ADC_IsEnabled>
 8004406:	4604      	mov	r4, r0
 8004408:	483b      	ldr	r0, [pc, #236]	; (80044f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800440a:	f7ff fec0 	bl	800418e <LL_ADC_IsEnabled>
 800440e:	4603      	mov	r3, r0
 8004410:	431c      	orrs	r4, r3
 8004412:	483c      	ldr	r0, [pc, #240]	; (8004504 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004414:	f7ff febb 	bl	800418e <LL_ADC_IsEnabled>
 8004418:	4603      	mov	r3, r0
 800441a:	4323      	orrs	r3, r4
 800441c:	2b00      	cmp	r3, #0
 800441e:	bf0c      	ite	eq
 8004420:	2301      	moveq	r3, #1
 8004422:	2300      	movne	r3, #0
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d056      	beq.n	80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800442a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004432:	f023 030f 	bic.w	r3, r3, #15
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	6811      	ldr	r1, [r2, #0]
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	6892      	ldr	r2, [r2, #8]
 800443e:	430a      	orrs	r2, r1
 8004440:	431a      	orrs	r2, r3
 8004442:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004444:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004446:	e047      	b.n	80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004448:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004450:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004452:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800445c:	d004      	beq.n	8004468 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a23      	ldr	r2, [pc, #140]	; (80044f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d10f      	bne.n	8004488 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004468:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800446c:	f7ff fe8f 	bl	800418e <LL_ADC_IsEnabled>
 8004470:	4604      	mov	r4, r0
 8004472:	481f      	ldr	r0, [pc, #124]	; (80044f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004474:	f7ff fe8b 	bl	800418e <LL_ADC_IsEnabled>
 8004478:	4603      	mov	r3, r0
 800447a:	4323      	orrs	r3, r4
 800447c:	2b00      	cmp	r3, #0
 800447e:	bf0c      	ite	eq
 8004480:	2301      	moveq	r3, #1
 8004482:	2300      	movne	r3, #0
 8004484:	b2db      	uxtb	r3, r3
 8004486:	e012      	b.n	80044ae <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004488:	481a      	ldr	r0, [pc, #104]	; (80044f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800448a:	f7ff fe80 	bl	800418e <LL_ADC_IsEnabled>
 800448e:	4604      	mov	r4, r0
 8004490:	4819      	ldr	r0, [pc, #100]	; (80044f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004492:	f7ff fe7c 	bl	800418e <LL_ADC_IsEnabled>
 8004496:	4603      	mov	r3, r0
 8004498:	431c      	orrs	r4, r3
 800449a:	481a      	ldr	r0, [pc, #104]	; (8004504 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800449c:	f7ff fe77 	bl	800418e <LL_ADC_IsEnabled>
 80044a0:	4603      	mov	r3, r0
 80044a2:	4323      	orrs	r3, r4
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	bf0c      	ite	eq
 80044a8:	2301      	moveq	r3, #1
 80044aa:	2300      	movne	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d012      	beq.n	80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80044b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80044ba:	f023 030f 	bic.w	r3, r3, #15
 80044be:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80044c0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80044c2:	e009      	b.n	80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c8:	f043 0220 	orr.w	r2, r3, #32
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80044d6:	e000      	b.n	80044da <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80044d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80044e2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3784      	adds	r7, #132	; 0x84
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd90      	pop	{r4, r7, pc}
 80044ee:	bf00      	nop
 80044f0:	50000100 	.word	0x50000100
 80044f4:	50000400 	.word	0x50000400
 80044f8:	50000500 	.word	0x50000500
 80044fc:	50000300 	.word	0x50000300
 8004500:	50000700 	.word	0x50000700
 8004504:	50000600 	.word	0x50000600

08004508 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f003 0307 	and.w	r3, r3, #7
 8004516:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004518:	4b0c      	ldr	r3, [pc, #48]	; (800454c <__NVIC_SetPriorityGrouping+0x44>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004524:	4013      	ands	r3, r2
 8004526:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004530:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004534:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800453a:	4a04      	ldr	r2, [pc, #16]	; (800454c <__NVIC_SetPriorityGrouping+0x44>)
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	60d3      	str	r3, [r2, #12]
}
 8004540:	bf00      	nop
 8004542:	3714      	adds	r7, #20
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	e000ed00 	.word	0xe000ed00

08004550 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004554:	4b04      	ldr	r3, [pc, #16]	; (8004568 <__NVIC_GetPriorityGrouping+0x18>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	0a1b      	lsrs	r3, r3, #8
 800455a:	f003 0307 	and.w	r3, r3, #7
}
 800455e:	4618      	mov	r0, r3
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	e000ed00 	.word	0xe000ed00

0800456c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	4603      	mov	r3, r0
 8004574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457a:	2b00      	cmp	r3, #0
 800457c:	db0b      	blt.n	8004596 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800457e:	79fb      	ldrb	r3, [r7, #7]
 8004580:	f003 021f 	and.w	r2, r3, #31
 8004584:	4907      	ldr	r1, [pc, #28]	; (80045a4 <__NVIC_EnableIRQ+0x38>)
 8004586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458a:	095b      	lsrs	r3, r3, #5
 800458c:	2001      	movs	r0, #1
 800458e:	fa00 f202 	lsl.w	r2, r0, r2
 8004592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004596:	bf00      	nop
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	e000e100 	.word	0xe000e100

080045a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	4603      	mov	r3, r0
 80045b0:	6039      	str	r1, [r7, #0]
 80045b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	db0a      	blt.n	80045d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	490c      	ldr	r1, [pc, #48]	; (80045f4 <__NVIC_SetPriority+0x4c>)
 80045c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c6:	0112      	lsls	r2, r2, #4
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	440b      	add	r3, r1
 80045cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045d0:	e00a      	b.n	80045e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	4908      	ldr	r1, [pc, #32]	; (80045f8 <__NVIC_SetPriority+0x50>)
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	3b04      	subs	r3, #4
 80045e0:	0112      	lsls	r2, r2, #4
 80045e2:	b2d2      	uxtb	r2, r2
 80045e4:	440b      	add	r3, r1
 80045e6:	761a      	strb	r2, [r3, #24]
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr
 80045f4:	e000e100 	.word	0xe000e100
 80045f8:	e000ed00 	.word	0xe000ed00

080045fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b089      	sub	sp, #36	; 0x24
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 0307 	and.w	r3, r3, #7
 800460e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	f1c3 0307 	rsb	r3, r3, #7
 8004616:	2b04      	cmp	r3, #4
 8004618:	bf28      	it	cs
 800461a:	2304      	movcs	r3, #4
 800461c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	3304      	adds	r3, #4
 8004622:	2b06      	cmp	r3, #6
 8004624:	d902      	bls.n	800462c <NVIC_EncodePriority+0x30>
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	3b03      	subs	r3, #3
 800462a:	e000      	b.n	800462e <NVIC_EncodePriority+0x32>
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004630:	f04f 32ff 	mov.w	r2, #4294967295
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	43da      	mvns	r2, r3
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	401a      	ands	r2, r3
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004644:	f04f 31ff 	mov.w	r1, #4294967295
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	fa01 f303 	lsl.w	r3, r1, r3
 800464e:	43d9      	mvns	r1, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004654:	4313      	orrs	r3, r2
         );
}
 8004656:	4618      	mov	r0, r3
 8004658:	3724      	adds	r7, #36	; 0x24
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
	...

08004664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	3b01      	subs	r3, #1
 8004670:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004674:	d301      	bcc.n	800467a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004676:	2301      	movs	r3, #1
 8004678:	e00f      	b.n	800469a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800467a:	4a0a      	ldr	r2, [pc, #40]	; (80046a4 <SysTick_Config+0x40>)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3b01      	subs	r3, #1
 8004680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004682:	210f      	movs	r1, #15
 8004684:	f04f 30ff 	mov.w	r0, #4294967295
 8004688:	f7ff ff8e 	bl	80045a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800468c:	4b05      	ldr	r3, [pc, #20]	; (80046a4 <SysTick_Config+0x40>)
 800468e:	2200      	movs	r2, #0
 8004690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004692:	4b04      	ldr	r3, [pc, #16]	; (80046a4 <SysTick_Config+0x40>)
 8004694:	2207      	movs	r2, #7
 8004696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	e000e010 	.word	0xe000e010

080046a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7ff ff29 	bl	8004508 <__NVIC_SetPriorityGrouping>
}
 80046b6:	bf00      	nop
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b086      	sub	sp, #24
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	4603      	mov	r3, r0
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	607a      	str	r2, [r7, #4]
 80046ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80046cc:	f7ff ff40 	bl	8004550 <__NVIC_GetPriorityGrouping>
 80046d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	68b9      	ldr	r1, [r7, #8]
 80046d6:	6978      	ldr	r0, [r7, #20]
 80046d8:	f7ff ff90 	bl	80045fc <NVIC_EncodePriority>
 80046dc:	4602      	mov	r2, r0
 80046de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046e2:	4611      	mov	r1, r2
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7ff ff5f 	bl	80045a8 <__NVIC_SetPriority>
}
 80046ea:	bf00      	nop
 80046ec:	3718      	adds	r7, #24
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b082      	sub	sp, #8
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	4603      	mov	r3, r0
 80046fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004700:	4618      	mov	r0, r3
 8004702:	f7ff ff33 	bl	800456c <__NVIC_EnableIRQ>
}
 8004706:	bf00      	nop
 8004708:	3708      	adds	r7, #8
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b082      	sub	sp, #8
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7ff ffa4 	bl	8004664 <SysTick_Config>
 800471c:	4603      	mov	r3, r0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}

08004726 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	b082      	sub	sp, #8
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e014      	b.n	8004762 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	791b      	ldrb	r3, [r3, #4]
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d105      	bne.n	800474e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7fd fe21 	bl	8002390 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2202      	movs	r2, #2
 8004752:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2201      	movs	r2, #1
 800475e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
	...

0800476c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e056      	b.n	800482e <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	795b      	ldrb	r3, [r3, #5]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_DAC_Start+0x20>
 8004788:	2302      	movs	r3, #2
 800478a:	e050      	b.n	800482e <HAL_DAC_Start+0xc2>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2202      	movs	r2, #2
 8004796:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	6819      	ldr	r1, [r3, #0]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	f003 0310 	and.w	r3, r3, #16
 80047a4:	2201      	movs	r2, #1
 80047a6:	409a      	lsls	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047b0:	4b22      	ldr	r3, [pc, #136]	; (800483c <HAL_DAC_Start+0xd0>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	099b      	lsrs	r3, r3, #6
 80047b6:	4a22      	ldr	r2, [pc, #136]	; (8004840 <HAL_DAC_Start+0xd4>)
 80047b8:	fba2 2303 	umull	r2, r3, r2, r3
 80047bc:	099b      	lsrs	r3, r3, #6
 80047be:	3301      	adds	r3, #1
 80047c0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80047c2:	e002      	b.n	80047ca <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	3b01      	subs	r3, #1
 80047c8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1f9      	bne.n	80047c4 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10f      	bne.n	80047f6 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d11d      	bne.n	8004820 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0201 	orr.w	r2, r2, #1
 80047f2:	605a      	str	r2, [r3, #4]
 80047f4:	e014      	b.n	8004820 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	f003 0310 	and.w	r3, r3, #16
 8004806:	2102      	movs	r1, #2
 8004808:	fa01 f303 	lsl.w	r3, r1, r3
 800480c:	429a      	cmp	r2, r3
 800480e:	d107      	bne.n	8004820 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0202 	orr.w	r2, r2, #2
 800481e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	20000010 	.word	0x20000010
 8004840:	053e2d63 	.word	0x053e2d63

08004844 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004852:	2300      	movs	r3, #0
 8004854:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d101      	bne.n	8004860 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e018      	b.n	8004892 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d105      	bne.n	800487e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4413      	add	r3, r2
 8004878:	3308      	adds	r3, #8
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	e004      	b.n	8004888 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4413      	add	r3, r2
 8004884:	3314      	adds	r3, #20
 8004886:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	461a      	mov	r2, r3
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	371c      	adds	r7, #28
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
	...

080048a0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08a      	sub	sp, #40	; 0x28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048ac:	2300      	movs	r3, #0
 80048ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <HAL_DAC_ConfigChannel+0x1c>
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d101      	bne.n	80048c0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e19e      	b.n	8004bfe <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	795b      	ldrb	r3, [r3, #5]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d101      	bne.n	80048cc <HAL_DAC_ConfigChannel+0x2c>
 80048c8:	2302      	movs	r3, #2
 80048ca:	e198      	b.n	8004bfe <HAL_DAC_ConfigChannel+0x35e>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2201      	movs	r2, #1
 80048d0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2202      	movs	r2, #2
 80048d6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d17a      	bne.n	80049d6 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80048e0:	f7fe f810 	bl	8002904 <HAL_GetTick>
 80048e4:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d13d      	bne.n	8004968 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048ec:	e018      	b.n	8004920 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80048ee:	f7fe f809 	bl	8002904 <HAL_GetTick>
 80048f2:	4602      	mov	r2, r0
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d911      	bls.n	8004920 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004902:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	f043 0208 	orr.w	r2, r3, #8
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2203      	movs	r2, #3
 800491a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e16e      	b.n	8004bfe <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004926:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1df      	bne.n	80048ee <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004936:	641a      	str	r2, [r3, #64]	; 0x40
 8004938:	e020      	b.n	800497c <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800493a:	f7fd ffe3 	bl	8002904 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	2b01      	cmp	r3, #1
 8004946:	d90f      	bls.n	8004968 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800494e:	2b00      	cmp	r3, #0
 8004950:	da0a      	bge.n	8004968 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	f043 0208 	orr.w	r2, r3, #8
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2203      	movs	r2, #3
 8004962:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e14a      	b.n	8004bfe <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496e:	2b00      	cmp	r3, #0
 8004970:	dbe3      	blt.n	800493a <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800497a:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f003 0310 	and.w	r3, r3, #16
 8004988:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800498c:	fa01 f303 	lsl.w	r3, r1, r3
 8004990:	43db      	mvns	r3, r3
 8004992:	ea02 0103 	and.w	r1, r2, r3
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f003 0310 	and.w	r3, r3, #16
 80049a0:	409a      	lsls	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f003 0310 	and.w	r3, r3, #16
 80049b6:	21ff      	movs	r1, #255	; 0xff
 80049b8:	fa01 f303 	lsl.w	r3, r1, r3
 80049bc:	43db      	mvns	r3, r3
 80049be:	ea02 0103 	and.w	r1, r2, r3
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f003 0310 	and.w	r3, r3, #16
 80049cc:	409a      	lsls	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d11d      	bne.n	8004a1a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f003 0310 	and.w	r3, r3, #16
 80049ec:	221f      	movs	r2, #31
 80049ee:	fa02 f303 	lsl.w	r3, r2, r3
 80049f2:	43db      	mvns	r3, r3
 80049f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f6:	4013      	ands	r3, r2
 80049f8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f003 0310 	and.w	r3, r3, #16
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a18:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a20:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f003 0310 	and.w	r3, r3, #16
 8004a28:	2207      	movs	r2, #7
 8004a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2e:	43db      	mvns	r3, r3
 8004a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a32:	4013      	ands	r3, r2
 8004a34:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d102      	bne.n	8004a44 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	623b      	str	r3, [r7, #32]
 8004a42:	e00f      	b.n	8004a64 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d102      	bne.n	8004a52 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	623b      	str	r3, [r7, #32]
 8004a50:	e008      	b.n	8004a64 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d102      	bne.n	8004a60 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	623b      	str	r3, [r7, #32]
 8004a5e:	e001      	b.n	8004a64 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004a60:	2300      	movs	r3, #0
 8004a62:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	6a3a      	ldr	r2, [r7, #32]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f003 0310 	and.w	r3, r3, #16
 8004a7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a82:	43db      	mvns	r3, r3
 8004a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a86:	4013      	ands	r3, r2
 8004a88:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	791b      	ldrb	r3, [r3, #4]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d102      	bne.n	8004a98 <HAL_DAC_ConfigChannel+0x1f8>
 8004a92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a96:	e000      	b.n	8004a9a <HAL_DAC_ConfigChannel+0x1fa>
 8004a98:	2300      	movs	r3, #0
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f003 0310 	and.w	r3, r3, #16
 8004aa6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004aae:	43db      	mvns	r3, r3
 8004ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	795b      	ldrb	r3, [r3, #5]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d102      	bne.n	8004ac4 <HAL_DAC_ConfigChannel+0x224>
 8004abe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ac2:	e000      	b.n	8004ac6 <HAL_DAC_ConfigChannel+0x226>
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ace:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004ad2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d114      	bne.n	8004b06 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004adc:	f003 fddc 	bl	8008698 <HAL_RCC_GetHCLKFreq>
 8004ae0:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	4a48      	ldr	r2, [pc, #288]	; (8004c08 <HAL_DAC_ConfigChannel+0x368>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d904      	bls.n	8004af4 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004af0:	627b      	str	r3, [r7, #36]	; 0x24
 8004af2:	e00f      	b.n	8004b14 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	4a45      	ldr	r2, [pc, #276]	; (8004c0c <HAL_DAC_ConfigChannel+0x36c>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d90a      	bls.n	8004b12 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b02:	627b      	str	r3, [r7, #36]	; 0x24
 8004b04:	e006      	b.n	8004b14 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b10:	e000      	b.n	8004b14 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004b12:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f003 0310 	and.w	r3, r3, #16
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b22:	4313      	orrs	r3, r2
 8004b24:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6819      	ldr	r1, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f003 0310 	and.w	r3, r3, #16
 8004b3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b42:	43da      	mvns	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	400a      	ands	r2, r1
 8004b4a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f003 0310 	and.w	r3, r3, #16
 8004b5a:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b62:	43db      	mvns	r3, r3
 8004b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b66:	4013      	ands	r3, r2
 8004b68:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f003 0310 	and.w	r3, r3, #16
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b88:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6819      	ldr	r1, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f003 0310 	and.w	r3, r3, #16
 8004b96:	22c0      	movs	r2, #192	; 0xc0
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	43da      	mvns	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	400a      	ands	r2, r1
 8004ba4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	089b      	lsrs	r3, r3, #2
 8004bac:	f003 030f 	and.w	r3, r3, #15
 8004bb0:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	089b      	lsrs	r3, r3, #2
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f003 0310 	and.w	r3, r3, #16
 8004bd0:	f640 710f 	movw	r1, #3855	; 0xf0f
 8004bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd8:	43db      	mvns	r3, r3
 8004bda:	ea02 0103 	and.w	r1, r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f003 0310 	and.w	r3, r3, #16
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	409a      	lsls	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	661a      	str	r2, [r3, #96]	; 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004bfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3728      	adds	r7, #40	; 0x28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	09896800 	.word	0x09896800
 8004c0c:	04c4b400 	.word	0x04c4b400

08004c10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e08d      	b.n	8004d3e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	461a      	mov	r2, r3
 8004c28:	4b47      	ldr	r3, [pc, #284]	; (8004d48 <HAL_DMA_Init+0x138>)
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d80f      	bhi.n	8004c4e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	4b45      	ldr	r3, [pc, #276]	; (8004d4c <HAL_DMA_Init+0x13c>)
 8004c36:	4413      	add	r3, r2
 8004c38:	4a45      	ldr	r2, [pc, #276]	; (8004d50 <HAL_DMA_Init+0x140>)
 8004c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c3e:	091b      	lsrs	r3, r3, #4
 8004c40:	009a      	lsls	r2, r3, #2
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a42      	ldr	r2, [pc, #264]	; (8004d54 <HAL_DMA_Init+0x144>)
 8004c4a:	641a      	str	r2, [r3, #64]	; 0x40
 8004c4c:	e00e      	b.n	8004c6c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	461a      	mov	r2, r3
 8004c54:	4b40      	ldr	r3, [pc, #256]	; (8004d58 <HAL_DMA_Init+0x148>)
 8004c56:	4413      	add	r3, r2
 8004c58:	4a3d      	ldr	r2, [pc, #244]	; (8004d50 <HAL_DMA_Init+0x140>)
 8004c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5e:	091b      	lsrs	r3, r3, #4
 8004c60:	009a      	lsls	r2, r3, #2
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a3c      	ldr	r2, [pc, #240]	; (8004d5c <HAL_DMA_Init+0x14c>)
 8004c6a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c86:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004c90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ca8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
 8004cae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 fa10 	bl	80050e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ccc:	d102      	bne.n	8004cd4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cdc:	b2d2      	uxtb	r2, r2
 8004cde:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ce8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d010      	beq.n	8004d14 <HAL_DMA_Init+0x104>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	d80c      	bhi.n	8004d14 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 fa30 	bl	8005160 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004d10:	605a      	str	r2, [r3, #4]
 8004d12:	e008      	b.n	8004d26 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	40020407 	.word	0x40020407
 8004d4c:	bffdfff8 	.word	0xbffdfff8
 8004d50:	cccccccd 	.word	0xcccccccd
 8004d54:	40020000 	.word	0x40020000
 8004d58:	bffdfbf8 	.word	0xbffdfbf8
 8004d5c:	40020400 	.word	0x40020400

08004d60 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b086      	sub	sp, #24
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
 8004d6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <HAL_DMA_Start_IT+0x20>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	e066      	b.n	8004e4e <HAL_DMA_Start_IT+0xee>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d155      	bne.n	8004e40 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2202      	movs	r2, #2
 8004d98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0201 	bic.w	r2, r2, #1
 8004db0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	68b9      	ldr	r1, [r7, #8]
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 f954 	bl	8005066 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d008      	beq.n	8004dd8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f042 020e 	orr.w	r2, r2, #14
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	e00f      	b.n	8004df8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f022 0204 	bic.w	r2, r2, #4
 8004de6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 020a 	orr.w	r2, r2, #10
 8004df6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d007      	beq.n	8004e16 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e14:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d007      	beq.n	8004e2e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e2c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 0201 	orr.w	r2, r2, #1
 8004e3c:	601a      	str	r2, [r3, #0]
 8004e3e:	e005      	b.n	8004e4c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004e48:	2302      	movs	r3, #2
 8004e4a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b085      	sub	sp, #20
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d005      	beq.n	8004e7a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2204      	movs	r2, #4
 8004e72:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	73fb      	strb	r3, [r7, #15]
 8004e78:	e037      	b.n	8004eea <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 020e 	bic.w	r2, r2, #14
 8004e88:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e98:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0201 	bic.w	r2, r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eae:	f003 021f 	and.w	r2, r3, #31
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb6:	2101      	movs	r1, #1
 8004eb8:	fa01 f202 	lsl.w	r2, r1, r2
 8004ebc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ec6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00c      	beq.n	8004eea <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ede:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004ee8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3714      	adds	r7, #20
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f24:	f003 031f 	and.w	r3, r3, #31
 8004f28:	2204      	movs	r2, #4
 8004f2a:	409a      	lsls	r2, r3
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d026      	beq.n	8004f82 <HAL_DMA_IRQHandler+0x7a>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f003 0304 	and.w	r3, r3, #4
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d021      	beq.n	8004f82 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0320 	and.w	r3, r3, #32
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d107      	bne.n	8004f5c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f022 0204 	bic.w	r2, r2, #4
 8004f5a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f60:	f003 021f 	and.w	r2, r3, #31
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f68:	2104      	movs	r1, #4
 8004f6a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f6e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d071      	beq.n	800505c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004f80:	e06c      	b.n	800505c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f86:	f003 031f 	and.w	r3, r3, #31
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	409a      	lsls	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	4013      	ands	r3, r2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d02e      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d029      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10b      	bne.n	8004fc6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 020a 	bic.w	r2, r2, #10
 8004fbc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fca:	f003 021f 	and.w	r2, r3, #31
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	2102      	movs	r1, #2
 8004fd4:	fa01 f202 	lsl.w	r2, r1, r2
 8004fd8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d038      	beq.n	800505c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004ff2:	e033      	b.n	800505c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ff8:	f003 031f 	and.w	r3, r3, #31
 8004ffc:	2208      	movs	r2, #8
 8004ffe:	409a      	lsls	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	4013      	ands	r3, r2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d02a      	beq.n	800505e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	f003 0308 	and.w	r3, r3, #8
 800500e:	2b00      	cmp	r3, #0
 8005010:	d025      	beq.n	800505e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f022 020e 	bic.w	r2, r2, #14
 8005020:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005026:	f003 021f 	and.w	r2, r3, #31
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	2101      	movs	r1, #1
 8005030:	fa01 f202 	lsl.w	r2, r1, r2
 8005034:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005050:	2b00      	cmp	r3, #0
 8005052:	d004      	beq.n	800505e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800505c:	bf00      	nop
 800505e:	bf00      	nop
}
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}

08005066 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005066:	b480      	push	{r7}
 8005068:	b085      	sub	sp, #20
 800506a:	af00      	add	r7, sp, #0
 800506c:	60f8      	str	r0, [r7, #12]
 800506e:	60b9      	str	r1, [r7, #8]
 8005070:	607a      	str	r2, [r7, #4]
 8005072:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800507c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005082:	2b00      	cmp	r3, #0
 8005084:	d004      	beq.n	8005090 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800508e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005094:	f003 021f 	and.w	r2, r3, #31
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509c:	2101      	movs	r1, #1
 800509e:	fa01 f202 	lsl.w	r2, r1, r2
 80050a2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	2b10      	cmp	r3, #16
 80050b2:	d108      	bne.n	80050c6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80050c4:	e007      	b.n	80050d6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	60da      	str	r2, [r3, #12]
}
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
	...

080050e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b087      	sub	sp, #28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	4b16      	ldr	r3, [pc, #88]	; (800514c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d802      	bhi.n	80050fe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80050f8:	4b15      	ldr	r3, [pc, #84]	; (8005150 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80050fa:	617b      	str	r3, [r7, #20]
 80050fc:	e001      	b.n	8005102 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80050fe:	4b15      	ldr	r3, [pc, #84]	; (8005154 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005100:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	b2db      	uxtb	r3, r3
 800510c:	3b08      	subs	r3, #8
 800510e:	4a12      	ldr	r2, [pc, #72]	; (8005158 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005110:	fba2 2303 	umull	r2, r3, r2, r3
 8005114:	091b      	lsrs	r3, r3, #4
 8005116:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800511c:	089b      	lsrs	r3, r3, #2
 800511e:	009a      	lsls	r2, r3, #2
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	4413      	add	r3, r2
 8005124:	461a      	mov	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a0b      	ldr	r2, [pc, #44]	; (800515c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800512e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f003 031f 	and.w	r3, r3, #31
 8005136:	2201      	movs	r2, #1
 8005138:	409a      	lsls	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800513e:	bf00      	nop
 8005140:	371c      	adds	r7, #28
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	40020407 	.word	0x40020407
 8005150:	40020800 	.word	0x40020800
 8005154:	40020820 	.word	0x40020820
 8005158:	cccccccd 	.word	0xcccccccd
 800515c:	40020880 	.word	0x40020880

08005160 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	b2db      	uxtb	r3, r3
 800516e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	4b0b      	ldr	r3, [pc, #44]	; (80051a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005174:	4413      	add	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	461a      	mov	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a08      	ldr	r2, [pc, #32]	; (80051a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005182:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	3b01      	subs	r3, #1
 8005188:	f003 031f 	and.w	r3, r3, #31
 800518c:	2201      	movs	r2, #1
 800518e:	409a      	lsls	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8005194:	bf00      	nop
 8005196:	3714      	adds	r7, #20
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr
 80051a0:	1000823f 	.word	0x1000823f
 80051a4:	40020940 	.word	0x40020940

080051a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b087      	sub	sp, #28
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80051b2:	2300      	movs	r3, #0
 80051b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80051b6:	e15a      	b.n	800546e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	2101      	movs	r1, #1
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	fa01 f303 	lsl.w	r3, r1, r3
 80051c4:	4013      	ands	r3, r2
 80051c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f000 814c 	beq.w	8005468 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	f003 0303 	and.w	r3, r3, #3
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d005      	beq.n	80051e8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d130      	bne.n	800524a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	2203      	movs	r2, #3
 80051f4:	fa02 f303 	lsl.w	r3, r2, r3
 80051f8:	43db      	mvns	r3, r3
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	4013      	ands	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	68da      	ldr	r2, [r3, #12]
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	005b      	lsls	r3, r3, #1
 8005208:	fa02 f303 	lsl.w	r3, r2, r3
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	4313      	orrs	r3, r2
 8005210:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800521e:	2201      	movs	r2, #1
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	43db      	mvns	r3, r3
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	4013      	ands	r3, r2
 800522c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	091b      	lsrs	r3, r3, #4
 8005234:	f003 0201 	and.w	r2, r3, #1
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	fa02 f303 	lsl.w	r3, r2, r3
 800523e:	693a      	ldr	r2, [r7, #16]
 8005240:	4313      	orrs	r3, r2
 8005242:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f003 0303 	and.w	r3, r3, #3
 8005252:	2b03      	cmp	r3, #3
 8005254:	d017      	beq.n	8005286 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	2203      	movs	r2, #3
 8005262:	fa02 f303 	lsl.w	r3, r2, r3
 8005266:	43db      	mvns	r3, r3
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	4013      	ands	r3, r2
 800526c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	689a      	ldr	r2, [r3, #8]
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	fa02 f303 	lsl.w	r3, r2, r3
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f003 0303 	and.w	r3, r3, #3
 800528e:	2b02      	cmp	r3, #2
 8005290:	d123      	bne.n	80052da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	08da      	lsrs	r2, r3, #3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	3208      	adds	r2, #8
 800529a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800529e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f003 0307 	and.w	r3, r3, #7
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	220f      	movs	r2, #15
 80052aa:	fa02 f303 	lsl.w	r3, r2, r3
 80052ae:	43db      	mvns	r3, r3
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	4013      	ands	r3, r2
 80052b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	691a      	ldr	r2, [r3, #16]
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	f003 0307 	and.w	r3, r3, #7
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	fa02 f303 	lsl.w	r3, r2, r3
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	08da      	lsrs	r2, r3, #3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	3208      	adds	r2, #8
 80052d4:	6939      	ldr	r1, [r7, #16]
 80052d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	2203      	movs	r2, #3
 80052e6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ea:	43db      	mvns	r3, r3
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	4013      	ands	r3, r2
 80052f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f003 0203 	and.w	r2, r3, #3
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	005b      	lsls	r3, r3, #1
 80052fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 80a6 	beq.w	8005468 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800531c:	4b5b      	ldr	r3, [pc, #364]	; (800548c <HAL_GPIO_Init+0x2e4>)
 800531e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005320:	4a5a      	ldr	r2, [pc, #360]	; (800548c <HAL_GPIO_Init+0x2e4>)
 8005322:	f043 0301 	orr.w	r3, r3, #1
 8005326:	6613      	str	r3, [r2, #96]	; 0x60
 8005328:	4b58      	ldr	r3, [pc, #352]	; (800548c <HAL_GPIO_Init+0x2e4>)
 800532a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800532c:	f003 0301 	and.w	r3, r3, #1
 8005330:	60bb      	str	r3, [r7, #8]
 8005332:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005334:	4a56      	ldr	r2, [pc, #344]	; (8005490 <HAL_GPIO_Init+0x2e8>)
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	089b      	lsrs	r3, r3, #2
 800533a:	3302      	adds	r3, #2
 800533c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005340:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	220f      	movs	r2, #15
 800534c:	fa02 f303 	lsl.w	r3, r2, r3
 8005350:	43db      	mvns	r3, r3
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	4013      	ands	r3, r2
 8005356:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800535e:	d01f      	beq.n	80053a0 <HAL_GPIO_Init+0x1f8>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a4c      	ldr	r2, [pc, #304]	; (8005494 <HAL_GPIO_Init+0x2ec>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d019      	beq.n	800539c <HAL_GPIO_Init+0x1f4>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a4b      	ldr	r2, [pc, #300]	; (8005498 <HAL_GPIO_Init+0x2f0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d013      	beq.n	8005398 <HAL_GPIO_Init+0x1f0>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a4a      	ldr	r2, [pc, #296]	; (800549c <HAL_GPIO_Init+0x2f4>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d00d      	beq.n	8005394 <HAL_GPIO_Init+0x1ec>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a49      	ldr	r2, [pc, #292]	; (80054a0 <HAL_GPIO_Init+0x2f8>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d007      	beq.n	8005390 <HAL_GPIO_Init+0x1e8>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a48      	ldr	r2, [pc, #288]	; (80054a4 <HAL_GPIO_Init+0x2fc>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d101      	bne.n	800538c <HAL_GPIO_Init+0x1e4>
 8005388:	2305      	movs	r3, #5
 800538a:	e00a      	b.n	80053a2 <HAL_GPIO_Init+0x1fa>
 800538c:	2306      	movs	r3, #6
 800538e:	e008      	b.n	80053a2 <HAL_GPIO_Init+0x1fa>
 8005390:	2304      	movs	r3, #4
 8005392:	e006      	b.n	80053a2 <HAL_GPIO_Init+0x1fa>
 8005394:	2303      	movs	r3, #3
 8005396:	e004      	b.n	80053a2 <HAL_GPIO_Init+0x1fa>
 8005398:	2302      	movs	r3, #2
 800539a:	e002      	b.n	80053a2 <HAL_GPIO_Init+0x1fa>
 800539c:	2301      	movs	r3, #1
 800539e:	e000      	b.n	80053a2 <HAL_GPIO_Init+0x1fa>
 80053a0:	2300      	movs	r3, #0
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	f002 0203 	and.w	r2, r2, #3
 80053a8:	0092      	lsls	r2, r2, #2
 80053aa:	4093      	lsls	r3, r2
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053b2:	4937      	ldr	r1, [pc, #220]	; (8005490 <HAL_GPIO_Init+0x2e8>)
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	089b      	lsrs	r3, r3, #2
 80053b8:	3302      	adds	r3, #2
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80053c0:	4b39      	ldr	r3, [pc, #228]	; (80054a8 <HAL_GPIO_Init+0x300>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	43db      	mvns	r3, r3
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	4013      	ands	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d003      	beq.n	80053e4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80053e4:	4a30      	ldr	r2, [pc, #192]	; (80054a8 <HAL_GPIO_Init+0x300>)
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80053ea:	4b2f      	ldr	r3, [pc, #188]	; (80054a8 <HAL_GPIO_Init+0x300>)
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	43db      	mvns	r3, r3
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	4013      	ands	r3, r2
 80053f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4313      	orrs	r3, r2
 800540c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800540e:	4a26      	ldr	r2, [pc, #152]	; (80054a8 <HAL_GPIO_Init+0x300>)
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005414:	4b24      	ldr	r3, [pc, #144]	; (80054a8 <HAL_GPIO_Init+0x300>)
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	43db      	mvns	r3, r3
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	4013      	ands	r3, r2
 8005422:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d003      	beq.n	8005438 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	4313      	orrs	r3, r2
 8005436:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005438:	4a1b      	ldr	r2, [pc, #108]	; (80054a8 <HAL_GPIO_Init+0x300>)
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800543e:	4b1a      	ldr	r3, [pc, #104]	; (80054a8 <HAL_GPIO_Init+0x300>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	43db      	mvns	r3, r3
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	4013      	ands	r3, r2
 800544c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	4313      	orrs	r3, r2
 8005460:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005462:	4a11      	ldr	r2, [pc, #68]	; (80054a8 <HAL_GPIO_Init+0x300>)
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	3301      	adds	r3, #1
 800546c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	fa22 f303 	lsr.w	r3, r2, r3
 8005478:	2b00      	cmp	r3, #0
 800547a:	f47f ae9d 	bne.w	80051b8 <HAL_GPIO_Init+0x10>
  }
}
 800547e:	bf00      	nop
 8005480:	bf00      	nop
 8005482:	371c      	adds	r7, #28
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	40021000 	.word	0x40021000
 8005490:	40010000 	.word	0x40010000
 8005494:	48000400 	.word	0x48000400
 8005498:	48000800 	.word	0x48000800
 800549c:	48000c00 	.word	0x48000c00
 80054a0:	48001000 	.word	0x48001000
 80054a4:	48001400 	.word	0x48001400
 80054a8:	40010400 	.word	0x40010400

080054ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	460b      	mov	r3, r1
 80054b6:	807b      	strh	r3, [r7, #2]
 80054b8:	4613      	mov	r3, r2
 80054ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80054bc:	787b      	ldrb	r3, [r7, #1]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80054c2:	887a      	ldrh	r2, [r7, #2]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80054c8:	e002      	b.n	80054d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80054ca:	887a      	ldrh	r2, [r7, #2]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	4603      	mov	r3, r0
 80054e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80054e6:	4b08      	ldr	r3, [pc, #32]	; (8005508 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80054e8:	695a      	ldr	r2, [r3, #20]
 80054ea:	88fb      	ldrh	r3, [r7, #6]
 80054ec:	4013      	ands	r3, r2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d006      	beq.n	8005500 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80054f2:	4a05      	ldr	r2, [pc, #20]	; (8005508 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80054f4:	88fb      	ldrh	r3, [r7, #6]
 80054f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80054f8:	88fb      	ldrh	r3, [r7, #6]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f000 f806 	bl	800550c <HAL_GPIO_EXTI_Callback>
  }
}
 8005500:	bf00      	nop
 8005502:	3708      	adds	r7, #8
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}
 8005508:	40010400 	.word	0x40010400

0800550c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	4603      	mov	r3, r0
 8005514:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005516:	bf00      	nop
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b082      	sub	sp, #8
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e08d      	b.n	8005650 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800553a:	b2db      	uxtb	r3, r3
 800553c:	2b00      	cmp	r3, #0
 800553e:	d106      	bne.n	800554e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f7fc ff5f 	bl	800240c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2224      	movs	r2, #36	; 0x24
 8005552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f022 0201 	bic.w	r2, r2, #1
 8005564:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005572:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689a      	ldr	r2, [r3, #8]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005582:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d107      	bne.n	800559c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689a      	ldr	r2, [r3, #8]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005598:	609a      	str	r2, [r3, #8]
 800559a:	e006      	b.n	80055aa <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689a      	ldr	r2, [r3, #8]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80055a8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d108      	bne.n	80055c4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055c0:	605a      	str	r2, [r3, #4]
 80055c2:	e007      	b.n	80055d4 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	685a      	ldr	r2, [r3, #4]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055d2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	6812      	ldr	r2, [r2, #0]
 80055de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80055e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055e6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68da      	ldr	r2, [r3, #12]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80055f6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	691a      	ldr	r2, [r3, #16]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	69d9      	ldr	r1, [r3, #28]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a1a      	ldr	r2, [r3, #32]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	430a      	orrs	r2, r1
 8005620:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f042 0201 	orr.w	r2, r2, #1
 8005630:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b088      	sub	sp, #32
 800565c:	af02      	add	r7, sp, #8
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	4608      	mov	r0, r1
 8005662:	4611      	mov	r1, r2
 8005664:	461a      	mov	r2, r3
 8005666:	4603      	mov	r3, r0
 8005668:	817b      	strh	r3, [r7, #10]
 800566a:	460b      	mov	r3, r1
 800566c:	813b      	strh	r3, [r7, #8]
 800566e:	4613      	mov	r3, r2
 8005670:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005678:	b2db      	uxtb	r3, r3
 800567a:	2b20      	cmp	r3, #32
 800567c:	f040 80f9 	bne.w	8005872 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d002      	beq.n	800568c <HAL_I2C_Mem_Write+0x34>
 8005686:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005688:	2b00      	cmp	r3, #0
 800568a:	d105      	bne.n	8005698 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005692:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e0ed      	b.n	8005874 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d101      	bne.n	80056a6 <HAL_I2C_Mem_Write+0x4e>
 80056a2:	2302      	movs	r3, #2
 80056a4:	e0e6      	b.n	8005874 <HAL_I2C_Mem_Write+0x21c>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80056ae:	f7fd f929 	bl	8002904 <HAL_GetTick>
 80056b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	9300      	str	r3, [sp, #0]
 80056b8:	2319      	movs	r3, #25
 80056ba:	2201      	movs	r2, #1
 80056bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f000 fac3 	bl	8005c4c <I2C_WaitOnFlagUntilTimeout>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d001      	beq.n	80056d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e0d1      	b.n	8005874 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2221      	movs	r2, #33	; 0x21
 80056d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2240      	movs	r2, #64	; 0x40
 80056dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6a3a      	ldr	r2, [r7, #32]
 80056ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80056f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056f8:	88f8      	ldrh	r0, [r7, #6]
 80056fa:	893a      	ldrh	r2, [r7, #8]
 80056fc:	8979      	ldrh	r1, [r7, #10]
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	9301      	str	r3, [sp, #4]
 8005702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005704:	9300      	str	r3, [sp, #0]
 8005706:	4603      	mov	r3, r0
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f000 f9d3 	bl	8005ab4 <I2C_RequestMemoryWrite>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d005      	beq.n	8005720 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e0a9      	b.n	8005874 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005724:	b29b      	uxth	r3, r3
 8005726:	2bff      	cmp	r3, #255	; 0xff
 8005728:	d90e      	bls.n	8005748 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	22ff      	movs	r2, #255	; 0xff
 800572e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005734:	b2da      	uxtb	r2, r3
 8005736:	8979      	ldrh	r1, [r7, #10]
 8005738:	2300      	movs	r3, #0
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 fc47 	bl	8005fd4 <I2C_TransferConfig>
 8005746:	e00f      	b.n	8005768 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005756:	b2da      	uxtb	r2, r3
 8005758:	8979      	ldrh	r1, [r7, #10]
 800575a:	2300      	movs	r3, #0
 800575c:	9300      	str	r3, [sp, #0]
 800575e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 fc36 	bl	8005fd4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 fac6 	bl	8005cfe <I2C_WaitOnTXISFlagUntilTimeout>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d001      	beq.n	800577c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e07b      	b.n	8005874 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	781a      	ldrb	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	b29a      	uxth	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a4:	3b01      	subs	r3, #1
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d034      	beq.n	8005820 <HAL_I2C_Mem_Write+0x1c8>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d130      	bne.n	8005820 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	9300      	str	r3, [sp, #0]
 80057c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c4:	2200      	movs	r2, #0
 80057c6:	2180      	movs	r1, #128	; 0x80
 80057c8:	68f8      	ldr	r0, [r7, #12]
 80057ca:	f000 fa3f 	bl	8005c4c <I2C_WaitOnFlagUntilTimeout>
 80057ce:	4603      	mov	r3, r0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d001      	beq.n	80057d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e04d      	b.n	8005874 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057dc:	b29b      	uxth	r3, r3
 80057de:	2bff      	cmp	r3, #255	; 0xff
 80057e0:	d90e      	bls.n	8005800 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	22ff      	movs	r2, #255	; 0xff
 80057e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ec:	b2da      	uxtb	r2, r3
 80057ee:	8979      	ldrh	r1, [r7, #10]
 80057f0:	2300      	movs	r3, #0
 80057f2:	9300      	str	r3, [sp, #0]
 80057f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f000 fbeb 	bl	8005fd4 <I2C_TransferConfig>
 80057fe:	e00f      	b.n	8005820 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005804:	b29a      	uxth	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800580e:	b2da      	uxtb	r2, r3
 8005810:	8979      	ldrh	r1, [r7, #10]
 8005812:	2300      	movs	r3, #0
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f000 fbda 	bl	8005fd4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d19e      	bne.n	8005768 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800582e:	68f8      	ldr	r0, [r7, #12]
 8005830:	f000 faac 	bl	8005d8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d001      	beq.n	800583e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e01a      	b.n	8005874 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2220      	movs	r2, #32
 8005844:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	6859      	ldr	r1, [r3, #4]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	4b0a      	ldr	r3, [pc, #40]	; (800587c <HAL_I2C_Mem_Write+0x224>)
 8005852:	400b      	ands	r3, r1
 8005854:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2220      	movs	r2, #32
 800585a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800586e:	2300      	movs	r3, #0
 8005870:	e000      	b.n	8005874 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005872:	2302      	movs	r3, #2
  }
}
 8005874:	4618      	mov	r0, r3
 8005876:	3718      	adds	r7, #24
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	fe00e800 	.word	0xfe00e800

08005880 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b088      	sub	sp, #32
 8005884:	af02      	add	r7, sp, #8
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	4608      	mov	r0, r1
 800588a:	4611      	mov	r1, r2
 800588c:	461a      	mov	r2, r3
 800588e:	4603      	mov	r3, r0
 8005890:	817b      	strh	r3, [r7, #10]
 8005892:	460b      	mov	r3, r1
 8005894:	813b      	strh	r3, [r7, #8]
 8005896:	4613      	mov	r3, r2
 8005898:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b20      	cmp	r3, #32
 80058a4:	f040 80fd 	bne.w	8005aa2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d002      	beq.n	80058b4 <HAL_I2C_Mem_Read+0x34>
 80058ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d105      	bne.n	80058c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e0f1      	b.n	8005aa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d101      	bne.n	80058ce <HAL_I2C_Mem_Read+0x4e>
 80058ca:	2302      	movs	r3, #2
 80058cc:	e0ea      	b.n	8005aa4 <HAL_I2C_Mem_Read+0x224>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80058d6:	f7fd f815 	bl	8002904 <HAL_GetTick>
 80058da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	2319      	movs	r3, #25
 80058e2:	2201      	movs	r2, #1
 80058e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 f9af 	bl	8005c4c <I2C_WaitOnFlagUntilTimeout>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d001      	beq.n	80058f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e0d5      	b.n	8005aa4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2222      	movs	r2, #34	; 0x22
 80058fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2240      	movs	r2, #64	; 0x40
 8005904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6a3a      	ldr	r2, [r7, #32]
 8005912:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005918:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005920:	88f8      	ldrh	r0, [r7, #6]
 8005922:	893a      	ldrh	r2, [r7, #8]
 8005924:	8979      	ldrh	r1, [r7, #10]
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	9301      	str	r3, [sp, #4]
 800592a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	4603      	mov	r3, r0
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f000 f913 	bl	8005b5c <I2C_RequestMemoryRead>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d005      	beq.n	8005948 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e0ad      	b.n	8005aa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800594c:	b29b      	uxth	r3, r3
 800594e:	2bff      	cmp	r3, #255	; 0xff
 8005950:	d90e      	bls.n	8005970 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	22ff      	movs	r2, #255	; 0xff
 8005956:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800595c:	b2da      	uxtb	r2, r3
 800595e:	8979      	ldrh	r1, [r7, #10]
 8005960:	4b52      	ldr	r3, [pc, #328]	; (8005aac <HAL_I2C_Mem_Read+0x22c>)
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 fb33 	bl	8005fd4 <I2C_TransferConfig>
 800596e:	e00f      	b.n	8005990 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005974:	b29a      	uxth	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800597e:	b2da      	uxtb	r2, r3
 8005980:	8979      	ldrh	r1, [r7, #10]
 8005982:	4b4a      	ldr	r3, [pc, #296]	; (8005aac <HAL_I2C_Mem_Read+0x22c>)
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f000 fb22 	bl	8005fd4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005996:	2200      	movs	r2, #0
 8005998:	2104      	movs	r1, #4
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f000 f956 	bl	8005c4c <I2C_WaitOnFlagUntilTimeout>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e07c      	b.n	8005aa4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b4:	b2d2      	uxtb	r2, r2
 80059b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059bc:	1c5a      	adds	r2, r3, #1
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059c6:	3b01      	subs	r3, #1
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	3b01      	subs	r3, #1
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d034      	beq.n	8005a50 <HAL_I2C_Mem_Read+0x1d0>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d130      	bne.n	8005a50 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f4:	2200      	movs	r2, #0
 80059f6:	2180      	movs	r1, #128	; 0x80
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 f927 	bl	8005c4c <I2C_WaitOnFlagUntilTimeout>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d001      	beq.n	8005a08 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e04d      	b.n	8005aa4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2bff      	cmp	r3, #255	; 0xff
 8005a10:	d90e      	bls.n	8005a30 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	22ff      	movs	r2, #255	; 0xff
 8005a16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a1c:	b2da      	uxtb	r2, r3
 8005a1e:	8979      	ldrh	r1, [r7, #10]
 8005a20:	2300      	movs	r3, #0
 8005a22:	9300      	str	r3, [sp, #0]
 8005a24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f000 fad3 	bl	8005fd4 <I2C_TransferConfig>
 8005a2e:	e00f      	b.n	8005a50 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a34:	b29a      	uxth	r2, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a3e:	b2da      	uxtb	r2, r3
 8005a40:	8979      	ldrh	r1, [r7, #10]
 8005a42:	2300      	movs	r3, #0
 8005a44:	9300      	str	r3, [sp, #0]
 8005a46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 fac2 	bl	8005fd4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d19a      	bne.n	8005990 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f000 f994 	bl	8005d8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e01a      	b.n	8005aa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2220      	movs	r2, #32
 8005a74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	6859      	ldr	r1, [r3, #4]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	4b0b      	ldr	r3, [pc, #44]	; (8005ab0 <HAL_I2C_Mem_Read+0x230>)
 8005a82:	400b      	ands	r3, r1
 8005a84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	e000      	b.n	8005aa4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005aa2:	2302      	movs	r3, #2
  }
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3718      	adds	r7, #24
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	80002400 	.word	0x80002400
 8005ab0:	fe00e800 	.word	0xfe00e800

08005ab4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b086      	sub	sp, #24
 8005ab8:	af02      	add	r7, sp, #8
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	4608      	mov	r0, r1
 8005abe:	4611      	mov	r1, r2
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	817b      	strh	r3, [r7, #10]
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	813b      	strh	r3, [r7, #8]
 8005aca:	4613      	mov	r3, r2
 8005acc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005ace:	88fb      	ldrh	r3, [r7, #6]
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	8979      	ldrh	r1, [r7, #10]
 8005ad4:	4b20      	ldr	r3, [pc, #128]	; (8005b58 <I2C_RequestMemoryWrite+0xa4>)
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f000 fa79 	bl	8005fd4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ae2:	69fa      	ldr	r2, [r7, #28]
 8005ae4:	69b9      	ldr	r1, [r7, #24]
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f000 f909 	bl	8005cfe <I2C_WaitOnTXISFlagUntilTimeout>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d001      	beq.n	8005af6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e02c      	b.n	8005b50 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005af6:	88fb      	ldrh	r3, [r7, #6]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d105      	bne.n	8005b08 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005afc:	893b      	ldrh	r3, [r7, #8]
 8005afe:	b2da      	uxtb	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	629a      	str	r2, [r3, #40]	; 0x28
 8005b06:	e015      	b.n	8005b34 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005b08:	893b      	ldrh	r3, [r7, #8]
 8005b0a:	0a1b      	lsrs	r3, r3, #8
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	b2da      	uxtb	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b16:	69fa      	ldr	r2, [r7, #28]
 8005b18:	69b9      	ldr	r1, [r7, #24]
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f000 f8ef 	bl	8005cfe <I2C_WaitOnTXISFlagUntilTimeout>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e012      	b.n	8005b50 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005b2a:	893b      	ldrh	r3, [r7, #8]
 8005b2c:	b2da      	uxtb	r2, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	9300      	str	r3, [sp, #0]
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	2180      	movs	r1, #128	; 0x80
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f884 	bl	8005c4c <I2C_WaitOnFlagUntilTimeout>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e000      	b.n	8005b50 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3710      	adds	r7, #16
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	80002000 	.word	0x80002000

08005b5c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b086      	sub	sp, #24
 8005b60:	af02      	add	r7, sp, #8
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	4608      	mov	r0, r1
 8005b66:	4611      	mov	r1, r2
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	817b      	strh	r3, [r7, #10]
 8005b6e:	460b      	mov	r3, r1
 8005b70:	813b      	strh	r3, [r7, #8]
 8005b72:	4613      	mov	r3, r2
 8005b74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005b76:	88fb      	ldrh	r3, [r7, #6]
 8005b78:	b2da      	uxtb	r2, r3
 8005b7a:	8979      	ldrh	r1, [r7, #10]
 8005b7c:	4b20      	ldr	r3, [pc, #128]	; (8005c00 <I2C_RequestMemoryRead+0xa4>)
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	2300      	movs	r3, #0
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f000 fa26 	bl	8005fd4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b88:	69fa      	ldr	r2, [r7, #28]
 8005b8a:	69b9      	ldr	r1, [r7, #24]
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f000 f8b6 	bl	8005cfe <I2C_WaitOnTXISFlagUntilTimeout>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d001      	beq.n	8005b9c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e02c      	b.n	8005bf6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b9c:	88fb      	ldrh	r3, [r7, #6]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d105      	bne.n	8005bae <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ba2:	893b      	ldrh	r3, [r7, #8]
 8005ba4:	b2da      	uxtb	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	629a      	str	r2, [r3, #40]	; 0x28
 8005bac:	e015      	b.n	8005bda <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005bae:	893b      	ldrh	r3, [r7, #8]
 8005bb0:	0a1b      	lsrs	r3, r3, #8
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	b2da      	uxtb	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bbc:	69fa      	ldr	r2, [r7, #28]
 8005bbe:	69b9      	ldr	r1, [r7, #24]
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f000 f89c 	bl	8005cfe <I2C_WaitOnTXISFlagUntilTimeout>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e012      	b.n	8005bf6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005bd0:	893b      	ldrh	r3, [r7, #8]
 8005bd2:	b2da      	uxtb	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	2200      	movs	r2, #0
 8005be2:	2140      	movs	r1, #64	; 0x40
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	f000 f831 	bl	8005c4c <I2C_WaitOnFlagUntilTimeout>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d001      	beq.n	8005bf4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e000      	b.n	8005bf6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	80002000 	.word	0x80002000

08005c04 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d103      	bne.n	8005c22 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	f003 0301 	and.w	r3, r3, #1
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d007      	beq.n	8005c40 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	699a      	ldr	r2, [r3, #24]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f042 0201 	orr.w	r2, r2, #1
 8005c3e:	619a      	str	r2, [r3, #24]
  }
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	603b      	str	r3, [r7, #0]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c5c:	e03b      	b.n	8005cd6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	6839      	ldr	r1, [r7, #0]
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 f8d6 	bl	8005e14 <I2C_IsErrorOccurred>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d001      	beq.n	8005c72 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e041      	b.n	8005cf6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c78:	d02d      	beq.n	8005cd6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7a:	f7fc fe43 	bl	8002904 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	683a      	ldr	r2, [r7, #0]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d302      	bcc.n	8005c90 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d122      	bne.n	8005cd6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	699a      	ldr	r2, [r3, #24]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	4013      	ands	r3, r2
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	bf0c      	ite	eq
 8005ca0:	2301      	moveq	r3, #1
 8005ca2:	2300      	movne	r3, #0
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	79fb      	ldrb	r3, [r7, #7]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d113      	bne.n	8005cd6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb2:	f043 0220 	orr.w	r2, r3, #32
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e00f      	b.n	8005cf6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	699a      	ldr	r2, [r3, #24]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	4013      	ands	r3, r2
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	bf0c      	ite	eq
 8005ce6:	2301      	moveq	r3, #1
 8005ce8:	2300      	movne	r3, #0
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	461a      	mov	r2, r3
 8005cee:	79fb      	ldrb	r3, [r7, #7]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d0b4      	beq.n	8005c5e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}

08005cfe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005cfe:	b580      	push	{r7, lr}
 8005d00:	b084      	sub	sp, #16
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	60f8      	str	r0, [r7, #12]
 8005d06:	60b9      	str	r1, [r7, #8]
 8005d08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d0a:	e033      	b.n	8005d74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	68b9      	ldr	r1, [r7, #8]
 8005d10:	68f8      	ldr	r0, [r7, #12]
 8005d12:	f000 f87f 	bl	8005e14 <I2C_IsErrorOccurred>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d001      	beq.n	8005d20 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e031      	b.n	8005d84 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d26:	d025      	beq.n	8005d74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d28:	f7fc fdec 	bl	8002904 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d302      	bcc.n	8005d3e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d11a      	bne.n	8005d74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	f003 0302 	and.w	r3, r3, #2
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d013      	beq.n	8005d74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d50:	f043 0220 	orr.w	r2, r3, #32
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e007      	b.n	8005d84 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	f003 0302 	and.w	r3, r3, #2
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d1c4      	bne.n	8005d0c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d98:	e02f      	b.n	8005dfa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	68b9      	ldr	r1, [r7, #8]
 8005d9e:	68f8      	ldr	r0, [r7, #12]
 8005da0:	f000 f838 	bl	8005e14 <I2C_IsErrorOccurred>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d001      	beq.n	8005dae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e02d      	b.n	8005e0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dae:	f7fc fda9 	bl	8002904 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d302      	bcc.n	8005dc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d11a      	bne.n	8005dfa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	f003 0320 	and.w	r3, r3, #32
 8005dce:	2b20      	cmp	r3, #32
 8005dd0:	d013      	beq.n	8005dfa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd6:	f043 0220 	orr.w	r2, r3, #32
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2220      	movs	r2, #32
 8005de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e007      	b.n	8005e0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	f003 0320 	and.w	r3, r3, #32
 8005e04:	2b20      	cmp	r3, #32
 8005e06:	d1c8      	bne.n	8005d9a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
	...

08005e14 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b08a      	sub	sp, #40	; 0x28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e20:	2300      	movs	r3, #0
 8005e22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	f003 0310 	and.w	r3, r3, #16
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d068      	beq.n	8005f12 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2210      	movs	r2, #16
 8005e46:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005e48:	e049      	b.n	8005ede <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e50:	d045      	beq.n	8005ede <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005e52:	f7fc fd57 	bl	8002904 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d302      	bcc.n	8005e68 <I2C_IsErrorOccurred+0x54>
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d13a      	bne.n	8005ede <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e72:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e7a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e8a:	d121      	bne.n	8005ed0 <I2C_IsErrorOccurred+0xbc>
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e92:	d01d      	beq.n	8005ed0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005e94:	7cfb      	ldrb	r3, [r7, #19]
 8005e96:	2b20      	cmp	r3, #32
 8005e98:	d01a      	beq.n	8005ed0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685a      	ldr	r2, [r3, #4]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ea8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005eaa:	f7fc fd2b 	bl	8002904 <HAL_GetTick>
 8005eae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005eb0:	e00e      	b.n	8005ed0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005eb2:	f7fc fd27 	bl	8002904 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	2b19      	cmp	r3, #25
 8005ebe:	d907      	bls.n	8005ed0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005ec0:	6a3b      	ldr	r3, [r7, #32]
 8005ec2:	f043 0320 	orr.w	r3, r3, #32
 8005ec6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005ece:	e006      	b.n	8005ede <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	f003 0320 	and.w	r3, r3, #32
 8005eda:	2b20      	cmp	r3, #32
 8005edc:	d1e9      	bne.n	8005eb2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	f003 0320 	and.w	r3, r3, #32
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d003      	beq.n	8005ef4 <I2C_IsErrorOccurred+0xe0>
 8005eec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d0aa      	beq.n	8005e4a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d103      	bne.n	8005f04 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2220      	movs	r2, #32
 8005f02:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005f04:	6a3b      	ldr	r3, [r7, #32]
 8005f06:	f043 0304 	orr.w	r3, r3, #4
 8005f0a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00b      	beq.n	8005f3c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005f24:	6a3b      	ldr	r3, [r7, #32]
 8005f26:	f043 0301 	orr.w	r3, r3, #1
 8005f2a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00b      	beq.n	8005f5e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005f46:	6a3b      	ldr	r3, [r7, #32]
 8005f48:	f043 0308 	orr.w	r3, r3, #8
 8005f4c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f56:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d00b      	beq.n	8005f80 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005f68:	6a3b      	ldr	r3, [r7, #32]
 8005f6a:	f043 0302 	orr.w	r3, r3, #2
 8005f6e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f78:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005f80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d01c      	beq.n	8005fc2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f7ff fe3b 	bl	8005c04 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	6859      	ldr	r1, [r3, #4]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	4b0d      	ldr	r3, [pc, #52]	; (8005fd0 <I2C_IsErrorOccurred+0x1bc>)
 8005f9a:	400b      	ands	r3, r1
 8005f9c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fa2:	6a3b      	ldr	r3, [r7, #32]
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2220      	movs	r2, #32
 8005fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005fc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3728      	adds	r7, #40	; 0x28
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	fe00e800 	.word	0xfe00e800

08005fd4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b087      	sub	sp, #28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	607b      	str	r3, [r7, #4]
 8005fde:	460b      	mov	r3, r1
 8005fe0:	817b      	strh	r3, [r7, #10]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005fe6:	897b      	ldrh	r3, [r7, #10]
 8005fe8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005fec:	7a7b      	ldrb	r3, [r7, #9]
 8005fee:	041b      	lsls	r3, r3, #16
 8005ff0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ff4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ffa:	6a3b      	ldr	r3, [r7, #32]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006002:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	6a3b      	ldr	r3, [r7, #32]
 800600c:	0d5b      	lsrs	r3, r3, #21
 800600e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006012:	4b08      	ldr	r3, [pc, #32]	; (8006034 <I2C_TransferConfig+0x60>)
 8006014:	430b      	orrs	r3, r1
 8006016:	43db      	mvns	r3, r3
 8006018:	ea02 0103 	and.w	r1, r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	430a      	orrs	r2, r1
 8006024:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006026:	bf00      	nop
 8006028:	371c      	adds	r7, #28
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	03ff63ff 	.word	0x03ff63ff

08006038 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006048:	b2db      	uxtb	r3, r3
 800604a:	2b20      	cmp	r3, #32
 800604c:	d138      	bne.n	80060c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006054:	2b01      	cmp	r3, #1
 8006056:	d101      	bne.n	800605c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006058:	2302      	movs	r3, #2
 800605a:	e032      	b.n	80060c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2224      	movs	r2, #36	; 0x24
 8006068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f022 0201 	bic.w	r2, r2, #1
 800607a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800608a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	6819      	ldr	r1, [r3, #0]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	430a      	orrs	r2, r1
 800609a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f042 0201 	orr.w	r2, r2, #1
 80060aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2220      	movs	r2, #32
 80060b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80060bc:	2300      	movs	r3, #0
 80060be:	e000      	b.n	80060c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80060c0:	2302      	movs	r3, #2
  }
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b085      	sub	sp, #20
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
 80060d6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b20      	cmp	r3, #32
 80060e2:	d139      	bne.n	8006158 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d101      	bne.n	80060f2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80060ee:	2302      	movs	r3, #2
 80060f0:	e033      	b.n	800615a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2224      	movs	r2, #36	; 0x24
 80060fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f022 0201 	bic.w	r2, r2, #1
 8006110:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006120:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	021b      	lsls	r3, r3, #8
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	4313      	orrs	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f042 0201 	orr.w	r2, r2, #1
 8006142:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2220      	movs	r2, #32
 8006148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006154:	2300      	movs	r3, #0
 8006156:	e000      	b.n	800615a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006158:	2302      	movs	r3, #2
  }
}
 800615a:	4618      	mov	r0, r3
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr

08006166 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006166:	b580      	push	{r7, lr}
 8006168:	b084      	sub	sp, #16
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d101      	bne.n	8006178 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e0c0      	b.n	80062fa <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b00      	cmp	r3, #0
 8006182:	d106      	bne.n	8006192 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f007 fcc7 	bl	800db20 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2203      	movs	r2, #3
 8006196:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4618      	mov	r0, r3
 80061a0:	f003 faf3 	bl	800978a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061a4:	2300      	movs	r3, #0
 80061a6:	73fb      	strb	r3, [r7, #15]
 80061a8:	e03e      	b.n	8006228 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80061aa:	7bfa      	ldrb	r2, [r7, #15]
 80061ac:	6879      	ldr	r1, [r7, #4]
 80061ae:	4613      	mov	r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	4413      	add	r3, r2
 80061b4:	00db      	lsls	r3, r3, #3
 80061b6:	440b      	add	r3, r1
 80061b8:	3311      	adds	r3, #17
 80061ba:	2201      	movs	r2, #1
 80061bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80061be:	7bfa      	ldrb	r2, [r7, #15]
 80061c0:	6879      	ldr	r1, [r7, #4]
 80061c2:	4613      	mov	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	00db      	lsls	r3, r3, #3
 80061ca:	440b      	add	r3, r1
 80061cc:	3310      	adds	r3, #16
 80061ce:	7bfa      	ldrb	r2, [r7, #15]
 80061d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80061d2:	7bfa      	ldrb	r2, [r7, #15]
 80061d4:	6879      	ldr	r1, [r7, #4]
 80061d6:	4613      	mov	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	00db      	lsls	r3, r3, #3
 80061de:	440b      	add	r3, r1
 80061e0:	3313      	adds	r3, #19
 80061e2:	2200      	movs	r2, #0
 80061e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80061e6:	7bfa      	ldrb	r2, [r7, #15]
 80061e8:	6879      	ldr	r1, [r7, #4]
 80061ea:	4613      	mov	r3, r2
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	4413      	add	r3, r2
 80061f0:	00db      	lsls	r3, r3, #3
 80061f2:	440b      	add	r3, r1
 80061f4:	3320      	adds	r3, #32
 80061f6:	2200      	movs	r2, #0
 80061f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80061fa:	7bfa      	ldrb	r2, [r7, #15]
 80061fc:	6879      	ldr	r1, [r7, #4]
 80061fe:	4613      	mov	r3, r2
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	4413      	add	r3, r2
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	440b      	add	r3, r1
 8006208:	3324      	adds	r3, #36	; 0x24
 800620a:	2200      	movs	r2, #0
 800620c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800620e:	7bfb      	ldrb	r3, [r7, #15]
 8006210:	6879      	ldr	r1, [r7, #4]
 8006212:	1c5a      	adds	r2, r3, #1
 8006214:	4613      	mov	r3, r2
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	4413      	add	r3, r2
 800621a:	00db      	lsls	r3, r3, #3
 800621c:	440b      	add	r3, r1
 800621e:	2200      	movs	r2, #0
 8006220:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006222:	7bfb      	ldrb	r3, [r7, #15]
 8006224:	3301      	adds	r3, #1
 8006226:	73fb      	strb	r3, [r7, #15]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	791b      	ldrb	r3, [r3, #4]
 800622c:	7bfa      	ldrb	r2, [r7, #15]
 800622e:	429a      	cmp	r2, r3
 8006230:	d3bb      	bcc.n	80061aa <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006232:	2300      	movs	r3, #0
 8006234:	73fb      	strb	r3, [r7, #15]
 8006236:	e044      	b.n	80062c2 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006238:	7bfa      	ldrb	r2, [r7, #15]
 800623a:	6879      	ldr	r1, [r7, #4]
 800623c:	4613      	mov	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4413      	add	r3, r2
 8006242:	00db      	lsls	r3, r3, #3
 8006244:	440b      	add	r3, r1
 8006246:	f203 1351 	addw	r3, r3, #337	; 0x151
 800624a:	2200      	movs	r2, #0
 800624c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800624e:	7bfa      	ldrb	r2, [r7, #15]
 8006250:	6879      	ldr	r1, [r7, #4]
 8006252:	4613      	mov	r3, r2
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	4413      	add	r3, r2
 8006258:	00db      	lsls	r3, r3, #3
 800625a:	440b      	add	r3, r1
 800625c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006260:	7bfa      	ldrb	r2, [r7, #15]
 8006262:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006264:	7bfa      	ldrb	r2, [r7, #15]
 8006266:	6879      	ldr	r1, [r7, #4]
 8006268:	4613      	mov	r3, r2
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4413      	add	r3, r2
 800626e:	00db      	lsls	r3, r3, #3
 8006270:	440b      	add	r3, r1
 8006272:	f203 1353 	addw	r3, r3, #339	; 0x153
 8006276:	2200      	movs	r2, #0
 8006278:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800627a:	7bfa      	ldrb	r2, [r7, #15]
 800627c:	6879      	ldr	r1, [r7, #4]
 800627e:	4613      	mov	r3, r2
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	4413      	add	r3, r2
 8006284:	00db      	lsls	r3, r3, #3
 8006286:	440b      	add	r3, r1
 8006288:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800628c:	2200      	movs	r2, #0
 800628e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006290:	7bfa      	ldrb	r2, [r7, #15]
 8006292:	6879      	ldr	r1, [r7, #4]
 8006294:	4613      	mov	r3, r2
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	4413      	add	r3, r2
 800629a:	00db      	lsls	r3, r3, #3
 800629c:	440b      	add	r3, r1
 800629e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80062a2:	2200      	movs	r2, #0
 80062a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80062a6:	7bfa      	ldrb	r2, [r7, #15]
 80062a8:	6879      	ldr	r1, [r7, #4]
 80062aa:	4613      	mov	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4413      	add	r3, r2
 80062b0:	00db      	lsls	r3, r3, #3
 80062b2:	440b      	add	r3, r1
 80062b4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80062b8:	2200      	movs	r2, #0
 80062ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	3301      	adds	r3, #1
 80062c0:	73fb      	strb	r3, [r7, #15]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	791b      	ldrb	r3, [r3, #4]
 80062c6:	7bfa      	ldrb	r2, [r7, #15]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d3b5      	bcc.n	8006238 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6818      	ldr	r0, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	3304      	adds	r3, #4
 80062d4:	e893 0006 	ldmia.w	r3, {r1, r2}
 80062d8:	f003 fa72 	bl	80097c0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	7a9b      	ldrb	r3, [r3, #10]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d102      	bne.n	80062f8 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f001 fc41 	bl	8007b7a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3710      	adds	r7, #16
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}

08006302 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006302:	b580      	push	{r7, lr}
 8006304:	b082      	sub	sp, #8
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8006310:	2b01      	cmp	r3, #1
 8006312:	d101      	bne.n	8006318 <HAL_PCD_Start+0x16>
 8006314:	2302      	movs	r3, #2
 8006316:	e012      	b.n	800633e <HAL_PCD_Start+0x3c>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  __HAL_PCD_ENABLE(hpcd);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4618      	mov	r0, r3
 8006326:	f003 fa19 	bl	800975c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4618      	mov	r0, r3
 8006330:	f005 fcd9 	bl	800bce6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 800633c:	2300      	movs	r3, #0
}
 800633e:	4618      	mov	r0, r3
 8006340:	3708      	adds	r7, #8
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}

08006346 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006346:	b580      	push	{r7, lr}
 8006348:	b084      	sub	sp, #16
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4618      	mov	r0, r3
 8006354:	f005 fcde 	bl	800bd14 <USB_ReadInterrupts>
 8006358:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006360:	2b00      	cmp	r3, #0
 8006362:	d003      	beq.n	800636c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 fb04 	bl	8006972 <PCD_EP_ISR_Handler>

    return;
 800636a:	e110      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006372:	2b00      	cmp	r3, #0
 8006374:	d013      	beq.n	800639e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800637e:	b29a      	uxth	r2, r3
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006388:	b292      	uxth	r2, r2
 800638a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f007 fc5f 	bl	800dc52 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006394:	2100      	movs	r1, #0
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f8fc 	bl	8006594 <HAL_PCD_SetAddress>

    return;
 800639c:	e0f7      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00c      	beq.n	80063c2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80063b0:	b29a      	uxth	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80063ba:	b292      	uxth	r2, r2
 80063bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80063c0:	e0e5      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00c      	beq.n	80063e6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063de:	b292      	uxth	r2, r2
 80063e0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80063e4:	e0d3      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d034      	beq.n	800645a <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 0204 	bic.w	r2, r2, #4
 8006402:	b292      	uxth	r2, r2
 8006404:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006410:	b29a      	uxth	r2, r3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f022 0208 	bic.w	r2, r2, #8
 800641a:	b292      	uxth	r2, r2
 800641c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 32c8 	ldrb.w	r3, [r3, #712]	; 0x2c8
 8006426:	2b01      	cmp	r3, #1
 8006428:	d107      	bne.n	800643a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006432:	2100      	movs	r1, #0
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f007 fdff 	bl	800e038 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f007 fc42 	bl	800dcc4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006448:	b29a      	uxth	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006452:	b292      	uxth	r2, r2
 8006454:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8006458:	e099      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006460:	2b00      	cmp	r3, #0
 8006462:	d027      	beq.n	80064b4 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800646c:	b29a      	uxth	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0208 	orr.w	r2, r2, #8
 8006476:	b292      	uxth	r2, r2
 8006478:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006484:	b29a      	uxth	r2, r3
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800648e:	b292      	uxth	r2, r2
 8006490:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800649c:	b29a      	uxth	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f042 0204 	orr.w	r2, r2, #4
 80064a6:	b292      	uxth	r2, r2
 80064a8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f007 fbef 	bl	800dc90 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80064b2:	e06c      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d040      	beq.n	8006540 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064d0:	b292      	uxth	r2, r2
 80064d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 32c8 	ldrb.w	r3, [r3, #712]	; 0x2c8
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d12b      	bne.n	8006538 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 0204 	orr.w	r2, r2, #4
 80064f2:	b292      	uxth	r2, r2
 80064f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006500:	b29a      	uxth	r2, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f042 0208 	orr.w	r2, r2, #8
 800650a:	b292      	uxth	r2, r2
 800650c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006520:	b29b      	uxth	r3, r3
 8006522:	089b      	lsrs	r3, r3, #2
 8006524:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800652e:	2101      	movs	r1, #1
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f007 fd81 	bl	800e038 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8006536:	e02a      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f007 fba9 	bl	800dc90 <HAL_PCD_SuspendCallback>
    return;
 800653e:	e026      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00f      	beq.n	800656a <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006552:	b29a      	uxth	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800655c:	b292      	uxth	r2, r2
 800655e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f007 fb67 	bl	800dc36 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006568:	e011      	b.n	800658e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00c      	beq.n	800658e <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800657c:	b29a      	uxth	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006586:	b292      	uxth	r2, r2
 8006588:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800658c:	bf00      	nop
  }
}
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	460b      	mov	r3, r1
 800659e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d101      	bne.n	80065ae <HAL_PCD_SetAddress+0x1a>
 80065aa:	2302      	movs	r3, #2
 80065ac:	e012      	b.n	80065d4 <HAL_PCD_SetAddress+0x40>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  hpcd->USB_Address = address;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	78fa      	ldrb	r2, [r7, #3]
 80065ba:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	78fa      	ldrb	r2, [r7, #3]
 80065c2:	4611      	mov	r1, r2
 80065c4:	4618      	mov	r0, r3
 80065c6:	f005 fb7a 	bl	800bcbe <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3708      	adds	r7, #8
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	4608      	mov	r0, r1
 80065e6:	4611      	mov	r1, r2
 80065e8:	461a      	mov	r2, r3
 80065ea:	4603      	mov	r3, r0
 80065ec:	70fb      	strb	r3, [r7, #3]
 80065ee:	460b      	mov	r3, r1
 80065f0:	803b      	strh	r3, [r7, #0]
 80065f2:	4613      	mov	r3, r2
 80065f4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80065f6:	2300      	movs	r3, #0
 80065f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80065fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	da0e      	bge.n	8006620 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006602:	78fb      	ldrb	r3, [r7, #3]
 8006604:	f003 0207 	and.w	r2, r3, #7
 8006608:	4613      	mov	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4413      	add	r3, r2
 800660e:	00db      	lsls	r3, r3, #3
 8006610:	3310      	adds	r3, #16
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	4413      	add	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2201      	movs	r2, #1
 800661c:	705a      	strb	r2, [r3, #1]
 800661e:	e00e      	b.n	800663e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006620:	78fb      	ldrb	r3, [r7, #3]
 8006622:	f003 0207 	and.w	r2, r3, #7
 8006626:	4613      	mov	r3, r2
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	4413      	add	r3, r2
 800662c:	00db      	lsls	r3, r3, #3
 800662e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	4413      	add	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800663e:	78fb      	ldrb	r3, [r7, #3]
 8006640:	f003 0307 	and.w	r3, r3, #7
 8006644:	b2da      	uxtb	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800664a:	883a      	ldrh	r2, [r7, #0]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	78ba      	ldrb	r2, [r7, #2]
 8006654:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006656:	78bb      	ldrb	r3, [r7, #2]
 8006658:	2b02      	cmp	r3, #2
 800665a:	d102      	bne.n	8006662 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8006668:	2b01      	cmp	r3, #1
 800666a:	d101      	bne.n	8006670 <HAL_PCD_EP_Open+0x94>
 800666c:	2302      	movs	r3, #2
 800666e:	e00e      	b.n	800668e <HAL_PCD_EP_Open+0xb2>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68f9      	ldr	r1, [r7, #12]
 800667e:	4618      	mov	r0, r3
 8006680:	f003 f8bc 	bl	80097fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return ret;
 800668c:	7afb      	ldrb	r3, [r7, #11]
}
 800668e:	4618      	mov	r0, r3
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b084      	sub	sp, #16
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
 800669e:	460b      	mov	r3, r1
 80066a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80066a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	da0e      	bge.n	80066c8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066aa:	78fb      	ldrb	r3, [r7, #3]
 80066ac:	f003 0207 	and.w	r2, r3, #7
 80066b0:	4613      	mov	r3, r2
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4413      	add	r3, r2
 80066b6:	00db      	lsls	r3, r3, #3
 80066b8:	3310      	adds	r3, #16
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	4413      	add	r3, r2
 80066be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2201      	movs	r2, #1
 80066c4:	705a      	strb	r2, [r3, #1]
 80066c6:	e00e      	b.n	80066e6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066c8:	78fb      	ldrb	r3, [r7, #3]
 80066ca:	f003 0207 	and.w	r2, r3, #7
 80066ce:	4613      	mov	r3, r2
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	4413      	add	r3, r2
 80066d4:	00db      	lsls	r3, r3, #3
 80066d6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	4413      	add	r3, r2
 80066de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80066e6:	78fb      	ldrb	r3, [r7, #3]
 80066e8:	f003 0307 	and.w	r3, r3, #7
 80066ec:	b2da      	uxtb	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d101      	bne.n	8006700 <HAL_PCD_EP_Close+0x6a>
 80066fc:	2302      	movs	r3, #2
 80066fe:	e00e      	b.n	800671e <HAL_PCD_EP_Close+0x88>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68f9      	ldr	r1, [r7, #12]
 800670e:	4618      	mov	r0, r3
 8006710:	f003 fc38 	bl	8009f84 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	4618      	mov	r0, r3
 8006720:	3710      	adds	r7, #16
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}

08006726 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006726:	b580      	push	{r7, lr}
 8006728:	b086      	sub	sp, #24
 800672a:	af00      	add	r7, sp, #0
 800672c:	60f8      	str	r0, [r7, #12]
 800672e:	607a      	str	r2, [r7, #4]
 8006730:	603b      	str	r3, [r7, #0]
 8006732:	460b      	mov	r3, r1
 8006734:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006736:	7afb      	ldrb	r3, [r7, #11]
 8006738:	f003 0207 	and.w	r2, r3, #7
 800673c:	4613      	mov	r3, r2
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	4413      	add	r3, r2
 8006742:	00db      	lsls	r3, r3, #3
 8006744:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	4413      	add	r3, r2
 800674c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	683a      	ldr	r2, [r7, #0]
 8006758:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	2200      	movs	r2, #0
 800675e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	2200      	movs	r2, #0
 8006764:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006766:	7afb      	ldrb	r3, [r7, #11]
 8006768:	f003 0307 	and.w	r3, r3, #7
 800676c:	b2da      	uxtb	r2, r3
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6979      	ldr	r1, [r7, #20]
 8006778:	4618      	mov	r0, r3
 800677a:	f003 fdf0 	bl	800a35e <USB_EPStartXfer>

  return HAL_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3718      	adds	r7, #24
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	460b      	mov	r3, r1
 8006792:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006794:	78fb      	ldrb	r3, [r7, #3]
 8006796:	f003 0207 	and.w	r2, r3, #7
 800679a:	6879      	ldr	r1, [r7, #4]
 800679c:	4613      	mov	r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4413      	add	r3, r2
 80067a2:	00db      	lsls	r3, r3, #3
 80067a4:	440b      	add	r3, r1
 80067a6:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80067aa:	681b      	ldr	r3, [r3, #0]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	607a      	str	r2, [r7, #4]
 80067c2:	603b      	str	r3, [r7, #0]
 80067c4:	460b      	mov	r3, r1
 80067c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067c8:	7afb      	ldrb	r3, [r7, #11]
 80067ca:	f003 0207 	and.w	r2, r3, #7
 80067ce:	4613      	mov	r3, r2
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	4413      	add	r3, r2
 80067d4:	00db      	lsls	r3, r3, #3
 80067d6:	3310      	adds	r3, #16
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	4413      	add	r3, r2
 80067dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	683a      	ldr	r2, [r7, #0]
 80067e8:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	683a      	ldr	r2, [r7, #0]
 80067f6:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	2200      	movs	r2, #0
 80067fc:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	2201      	movs	r2, #1
 8006802:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006804:	7afb      	ldrb	r3, [r7, #11]
 8006806:	f003 0307 	and.w	r3, r3, #7
 800680a:	b2da      	uxtb	r2, r3
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	6979      	ldr	r1, [r7, #20]
 8006816:	4618      	mov	r0, r3
 8006818:	f003 fda1 	bl	800a35e <USB_EPStartXfer>

  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b084      	sub	sp, #16
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
 800682e:	460b      	mov	r3, r1
 8006830:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006832:	78fb      	ldrb	r3, [r7, #3]
 8006834:	f003 0307 	and.w	r3, r3, #7
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	7912      	ldrb	r2, [r2, #4]
 800683c:	4293      	cmp	r3, r2
 800683e:	d901      	bls.n	8006844 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e03e      	b.n	80068c2 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006844:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006848:	2b00      	cmp	r3, #0
 800684a:	da0e      	bge.n	800686a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800684c:	78fb      	ldrb	r3, [r7, #3]
 800684e:	f003 0207 	and.w	r2, r3, #7
 8006852:	4613      	mov	r3, r2
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	4413      	add	r3, r2
 8006858:	00db      	lsls	r3, r3, #3
 800685a:	3310      	adds	r3, #16
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	4413      	add	r3, r2
 8006860:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2201      	movs	r2, #1
 8006866:	705a      	strb	r2, [r3, #1]
 8006868:	e00c      	b.n	8006884 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800686a:	78fa      	ldrb	r2, [r7, #3]
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	4413      	add	r3, r2
 800687c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2201      	movs	r2, #1
 8006888:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800688a:	78fb      	ldrb	r3, [r7, #3]
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	b2da      	uxtb	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800689c:	2b01      	cmp	r3, #1
 800689e:	d101      	bne.n	80068a4 <HAL_PCD_EP_SetStall+0x7e>
 80068a0:	2302      	movs	r3, #2
 80068a2:	e00e      	b.n	80068c2 <HAL_PCD_EP_SetStall+0x9c>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68f9      	ldr	r1, [r7, #12]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f005 f904 	bl	800bac0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 80068c0:	2300      	movs	r3, #0
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3710      	adds	r7, #16
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b084      	sub	sp, #16
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
 80068d2:	460b      	mov	r3, r1
 80068d4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80068d6:	78fb      	ldrb	r3, [r7, #3]
 80068d8:	f003 030f 	and.w	r3, r3, #15
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	7912      	ldrb	r2, [r2, #4]
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d901      	bls.n	80068e8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e040      	b.n	800696a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80068e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	da0e      	bge.n	800690e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80068f0:	78fb      	ldrb	r3, [r7, #3]
 80068f2:	f003 0207 	and.w	r2, r3, #7
 80068f6:	4613      	mov	r3, r2
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4413      	add	r3, r2
 80068fc:	00db      	lsls	r3, r3, #3
 80068fe:	3310      	adds	r3, #16
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	4413      	add	r3, r2
 8006904:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2201      	movs	r2, #1
 800690a:	705a      	strb	r2, [r3, #1]
 800690c:	e00e      	b.n	800692c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800690e:	78fb      	ldrb	r3, [r7, #3]
 8006910:	f003 0207 	and.w	r2, r3, #7
 8006914:	4613      	mov	r3, r2
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	4413      	add	r3, r2
 800691a:	00db      	lsls	r3, r3, #3
 800691c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	4413      	add	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006932:	78fb      	ldrb	r3, [r7, #3]
 8006934:	f003 0307 	and.w	r3, r3, #7
 8006938:	b2da      	uxtb	r2, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8006944:	2b01      	cmp	r3, #1
 8006946:	d101      	bne.n	800694c <HAL_PCD_EP_ClrStall+0x82>
 8006948:	2302      	movs	r3, #2
 800694a:	e00e      	b.n	800696a <HAL_PCD_EP_ClrStall+0xa0>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68f9      	ldr	r1, [r7, #12]
 800695a:	4618      	mov	r0, r3
 800695c:	f005 f901 	bl	800bb62 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	3710      	adds	r7, #16
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006972:	b580      	push	{r7, lr}
 8006974:	b096      	sub	sp, #88	; 0x58
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800697a:	e3ae      	b.n	80070da <PCD_EP_ISR_Handler+0x768>
  {
    wIstr = hpcd->Instance->ISTR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006984:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006988:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800698c:	b2db      	uxtb	r3, r3
 800698e:	f003 030f 	and.w	r3, r3, #15
 8006992:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8006996:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800699a:	2b00      	cmp	r3, #0
 800699c:	f040 8170 	bne.w	8006c80 <PCD_EP_ISR_Handler+0x30e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80069a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80069a4:	f003 0310 	and.w	r3, r3, #16
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d14d      	bne.n	8006a48 <PCD_EP_ISR_Handler+0xd6>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	881b      	ldrh	r3, [r3, #0]
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80069b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069bc:	81fb      	strh	r3, [r7, #14]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	89fb      	ldrh	r3, [r7, #14]
 80069c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3310      	adds	r3, #16
 80069d4:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069de:	b29b      	uxth	r3, r3
 80069e0:	461a      	mov	r2, r3
 80069e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	00db      	lsls	r3, r3, #3
 80069e8:	4413      	add	r3, r2
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	6812      	ldr	r2, [r2, #0]
 80069ee:	4413      	add	r3, r2
 80069f0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80069f4:	881b      	ldrh	r3, [r3, #0]
 80069f6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80069fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069fc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80069fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a00:	695a      	ldr	r2, [r3, #20]
 8006a02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	441a      	add	r2, r3
 8006a08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a0a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f007 f8f7 	bl	800dc02 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	7b1b      	ldrb	r3, [r3, #12]
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f000 835d 	beq.w	80070da <PCD_EP_ISR_Handler+0x768>
 8006a20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a22:	699b      	ldr	r3, [r3, #24]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f040 8358 	bne.w	80070da <PCD_EP_ISR_Handler+0x768>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	7b1b      	ldrb	r3, [r3, #12]
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006a34:	b2da      	uxtb	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	b292      	uxth	r2, r2
 8006a3c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	731a      	strb	r2, [r3, #12]
 8006a46:	e348      	b.n	80070da <PCD_EP_ISR_Handler+0x768>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006a4e:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	881b      	ldrh	r3, [r3, #0]
 8006a56:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006a5a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006a5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d032      	beq.n	8006acc <PCD_EP_ISR_Handler+0x15a>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	461a      	mov	r2, r3
 8006a72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a74:	781b      	ldrb	r3, [r3, #0]
 8006a76:	00db      	lsls	r3, r3, #3
 8006a78:	4413      	add	r3, r2
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6812      	ldr	r2, [r2, #0]
 8006a7e:	4413      	add	r3, r2
 8006a80:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006a84:	881b      	ldrh	r3, [r3, #0]
 8006a86:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006a8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a8c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6818      	ldr	r0, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f503 7126 	add.w	r1, r3, #664	; 0x298
 8006a98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a9a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006a9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a9e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	f005 f989 	bl	800bdb8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	881b      	ldrh	r3, [r3, #0]
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	823b      	strh	r3, [r7, #16]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	8a3a      	ldrh	r2, [r7, #16]
 8006abc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ac0:	b292      	uxth	r2, r2
 8006ac2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f007 f86f 	bl	800dba8 <HAL_PCD_SetupStageCallback>
 8006aca:	e306      	b.n	80070da <PCD_EP_ISR_Handler+0x768>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006acc:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f280 8302 	bge.w	80070da <PCD_EP_ISR_Handler+0x768>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	83fb      	strh	r3, [r7, #30]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	8bfa      	ldrh	r2, [r7, #30]
 8006aec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006af0:	b292      	uxth	r2, r2
 8006af2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	461a      	mov	r2, r3
 8006b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	00db      	lsls	r3, r3, #3
 8006b06:	4413      	add	r3, r2
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	6812      	ldr	r2, [r2, #0]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006b12:	881b      	ldrh	r3, [r3, #0]
 8006b14:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006b18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b1a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006b1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b1e:	69db      	ldr	r3, [r3, #28]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d019      	beq.n	8006b58 <PCD_EP_ISR_Handler+0x1e6>
 8006b24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b26:	695b      	ldr	r3, [r3, #20]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d015      	beq.n	8006b58 <PCD_EP_ISR_Handler+0x1e6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6818      	ldr	r0, [r3, #0]
 8006b30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b32:	6959      	ldr	r1, [r3, #20]
 8006b34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b36:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006b38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b3a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	f005 f93b 	bl	800bdb8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b44:	695a      	ldr	r2, [r3, #20]
 8006b46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b48:	69db      	ldr	r3, [r3, #28]
 8006b4a:	441a      	add	r2, r3
 8006b4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b4e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006b50:	2100      	movs	r1, #0
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f007 f83a 	bl	800dbcc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	881b      	ldrh	r3, [r3, #0]
 8006b5e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006b62:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006b66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f040 82b5 	bne.w	80070da <PCD_EP_ISR_Handler+0x768>
 8006b70:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006b74:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006b78:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006b7c:	f000 82ad 	beq.w	80070da <PCD_EP_ISR_Handler+0x768>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	61bb      	str	r3, [r7, #24]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	461a      	mov	r2, r3
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	4413      	add	r3, r2
 8006b96:	61bb      	str	r3, [r7, #24]
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006b9e:	617b      	str	r3, [r7, #20]
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	881b      	ldrh	r3, [r3, #0]
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006baa:	b29a      	uxth	r2, r3
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	801a      	strh	r2, [r3, #0]
 8006bb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	2b3e      	cmp	r3, #62	; 0x3e
 8006bb6:	d91d      	bls.n	8006bf4 <PCD_EP_ISR_Handler+0x282>
 8006bb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	095b      	lsrs	r3, r3, #5
 8006bbe:	647b      	str	r3, [r7, #68]	; 0x44
 8006bc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	f003 031f 	and.w	r3, r3, #31
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d102      	bne.n	8006bd2 <PCD_EP_ISR_Handler+0x260>
 8006bcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	647b      	str	r3, [r7, #68]	; 0x44
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	881b      	ldrh	r3, [r3, #0]
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	029b      	lsls	r3, r3, #10
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	4313      	orrs	r3, r2
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006be8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	801a      	strh	r2, [r3, #0]
 8006bf2:	e026      	b.n	8006c42 <PCD_EP_ISR_Handler+0x2d0>
 8006bf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bf6:	691b      	ldr	r3, [r3, #16]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10a      	bne.n	8006c12 <PCD_EP_ISR_Handler+0x2a0>
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	881b      	ldrh	r3, [r3, #0]
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	801a      	strh	r2, [r3, #0]
 8006c10:	e017      	b.n	8006c42 <PCD_EP_ISR_Handler+0x2d0>
 8006c12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	085b      	lsrs	r3, r3, #1
 8006c18:	647b      	str	r3, [r7, #68]	; 0x44
 8006c1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d002      	beq.n	8006c2c <PCD_EP_ISR_Handler+0x2ba>
 8006c26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c28:	3301      	adds	r3, #1
 8006c2a:	647b      	str	r3, [r7, #68]	; 0x44
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	881b      	ldrh	r3, [r3, #0]
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	029b      	lsls	r3, r3, #10
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	b29a      	uxth	r2, r3
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c52:	827b      	strh	r3, [r7, #18]
 8006c54:	8a7b      	ldrh	r3, [r7, #18]
 8006c56:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006c5a:	827b      	strh	r3, [r7, #18]
 8006c5c:	8a7b      	ldrh	r3, [r7, #18]
 8006c5e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006c62:	827b      	strh	r3, [r7, #18]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	8a7b      	ldrh	r3, [r7, #18]
 8006c6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	8013      	strh	r3, [r2, #0]
 8006c7e:	e22c      	b.n	80070da <PCD_EP_ISR_Handler+0x768>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	461a      	mov	r2, r3
 8006c86:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	4413      	add	r3, r2
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006c94:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	f280 80f6 	bge.w	8006e8a <PCD_EP_ISR_Handler+0x518>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	4413      	add	r3, r2
 8006cac:	881b      	ldrh	r3, [r3, #0]
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	4413      	add	r3, r2
 8006cc8:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8006ccc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006cd0:	b292      	uxth	r2, r2
 8006cd2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006cd4:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8006cd8:	4613      	mov	r3, r2
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	4413      	add	r3, r2
 8006cde:	00db      	lsls	r3, r3, #3
 8006ce0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006cea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006cec:	7b1b      	ldrb	r3, [r3, #12]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d123      	bne.n	8006d3a <PCD_EP_ISR_Handler+0x3c8>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	00db      	lsls	r3, r3, #3
 8006d04:	4413      	add	r3, r2
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	6812      	ldr	r2, [r2, #0]
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006d10:	881b      	ldrh	r3, [r3, #0]
 8006d12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d16:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8006d1a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f000 808e 	beq.w	8006e40 <PCD_EP_ISR_Handler+0x4ce>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6818      	ldr	r0, [r3, #0]
 8006d28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d2a:	6959      	ldr	r1, [r3, #20]
 8006d2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d2e:	88da      	ldrh	r2, [r3, #6]
 8006d30:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006d34:	f005 f840 	bl	800bdb8 <USB_ReadPMA>
 8006d38:	e082      	b.n	8006e40 <PCD_EP_ISR_Handler+0x4ce>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006d3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d3c:	78db      	ldrb	r3, [r3, #3]
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d10a      	bne.n	8006d58 <PCD_EP_ISR_Handler+0x3e6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006d42:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006d46:	461a      	mov	r2, r3
 8006d48:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f9d3 	bl	80070f6 <HAL_PCD_EP_DB_Receive>
 8006d50:	4603      	mov	r3, r0
 8006d52:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8006d56:	e073      	b.n	8006e40 <PCD_EP_ISR_Handler+0x4ce>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	4413      	add	r3, r2
 8006d66:	881b      	ldrh	r3, [r3, #0]
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d72:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	441a      	add	r2, r3
 8006d84:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006d88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d94:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	461a      	mov	r2, r3
 8006da2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006da4:	781b      	ldrb	r3, [r3, #0]
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	4413      	add	r3, r2
 8006daa:	881b      	ldrh	r3, [r3, #0]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d022      	beq.n	8006dfc <PCD_EP_ISR_Handler+0x48a>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	00db      	lsls	r3, r3, #3
 8006dc8:	4413      	add	r3, r2
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	6812      	ldr	r2, [r2, #0]
 8006dce:	4413      	add	r3, r2
 8006dd0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006dd4:	881b      	ldrh	r3, [r3, #0]
 8006dd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006dda:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8006dde:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d02c      	beq.n	8006e40 <PCD_EP_ISR_Handler+0x4ce>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6818      	ldr	r0, [r3, #0]
 8006dea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006dec:	6959      	ldr	r1, [r3, #20]
 8006dee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006df0:	891a      	ldrh	r2, [r3, #8]
 8006df2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006df6:	f004 ffdf 	bl	800bdb8 <USB_ReadPMA>
 8006dfa:	e021      	b.n	8006e40 <PCD_EP_ISR_Handler+0x4ce>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	461a      	mov	r2, r3
 8006e08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	00db      	lsls	r3, r3, #3
 8006e0e:	4413      	add	r3, r2
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	6812      	ldr	r2, [r2, #0]
 8006e14:	4413      	add	r3, r2
 8006e16:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006e1a:	881b      	ldrh	r3, [r3, #0]
 8006e1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e20:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8006e24:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d009      	beq.n	8006e40 <PCD_EP_ISR_Handler+0x4ce>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6818      	ldr	r0, [r3, #0]
 8006e30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e32:	6959      	ldr	r1, [r3, #20]
 8006e34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e36:	895a      	ldrh	r2, [r3, #10]
 8006e38:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006e3c:	f004 ffbc 	bl	800bdb8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006e40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e42:	69da      	ldr	r2, [r3, #28]
 8006e44:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006e48:	441a      	add	r2, r3
 8006e4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e4c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006e4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e50:	695a      	ldr	r2, [r3, #20]
 8006e52:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006e56:	441a      	add	r2, r3
 8006e58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e5a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006e5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e5e:	699b      	ldr	r3, [r3, #24]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d005      	beq.n	8006e70 <PCD_EP_ISR_Handler+0x4fe>
 8006e64:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8006e68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d206      	bcs.n	8006e7e <PCD_EP_ISR_Handler+0x50c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006e70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	4619      	mov	r1, r3
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f006 fea8 	bl	800dbcc <HAL_PCD_DataOutStageCallback>
 8006e7c:	e005      	b.n	8006e8a <PCD_EP_ISR_Handler+0x518>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006e84:	4618      	mov	r0, r3
 8006e86:	f003 fa6a 	bl	800a35e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006e8a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f000 8121 	beq.w	80070da <PCD_EP_ISR_Handler+0x768>
      {
        ep = &hpcd->IN_ep[epindex];
 8006e98:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4413      	add	r3, r2
 8006ea2:	00db      	lsls	r3, r3, #3
 8006ea4:	3310      	adds	r3, #16
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4413      	add	r3, r2
 8006eba:	881b      	ldrh	r3, [r3, #0]
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ec6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	441a      	add	r2, r3
 8006ed8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006edc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ee0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006ee8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006eea:	78db      	ldrb	r3, [r3, #3]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	f040 80a2 	bne.w	8007036 <PCD_EP_ISR_Handler+0x6c4>
        {
          ep->xfer_len = 0U;
 8006ef2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006ef8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006efa:	7b1b      	ldrb	r3, [r3, #12]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 8093 	beq.w	8007028 <PCD_EP_ISR_Handler+0x6b6>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006f02:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d046      	beq.n	8006f9c <PCD_EP_ISR_Handler+0x62a>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f10:	785b      	ldrb	r3, [r3, #1]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d126      	bne.n	8006f64 <PCD_EP_ISR_Handler+0x5f2>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	627b      	str	r3, [r7, #36]	; 0x24
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	461a      	mov	r2, r3
 8006f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2a:	4413      	add	r3, r2
 8006f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8006f2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	00da      	lsls	r2, r3, #3
 8006f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f36:	4413      	add	r3, r2
 8006f38:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006f3c:	623b      	str	r3, [r7, #32]
 8006f3e:	6a3b      	ldr	r3, [r7, #32]
 8006f40:	881b      	ldrh	r3, [r3, #0]
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	6a3b      	ldr	r3, [r7, #32]
 8006f4c:	801a      	strh	r2, [r3, #0]
 8006f4e:	6a3b      	ldr	r3, [r7, #32]
 8006f50:	881b      	ldrh	r3, [r3, #0]
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f5c:	b29a      	uxth	r2, r3
 8006f5e:	6a3b      	ldr	r3, [r7, #32]
 8006f60:	801a      	strh	r2, [r3, #0]
 8006f62:	e061      	b.n	8007028 <PCD_EP_ISR_Handler+0x6b6>
 8006f64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f66:	785b      	ldrb	r3, [r3, #1]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d15d      	bne.n	8007028 <PCD_EP_ISR_Handler+0x6b6>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f80:	4413      	add	r3, r2
 8006f82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f86:	781b      	ldrb	r3, [r3, #0]
 8006f88:	00da      	lsls	r2, r3, #3
 8006f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006f92:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f96:	2200      	movs	r2, #0
 8006f98:	801a      	strh	r2, [r3, #0]
 8006f9a:	e045      	b.n	8007028 <PCD_EP_ISR_Handler+0x6b6>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006fa4:	785b      	ldrb	r3, [r3, #1]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d126      	bne.n	8006ff8 <PCD_EP_ISR_Handler+0x686>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	637b      	str	r3, [r7, #52]	; 0x34
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	461a      	mov	r2, r3
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fbe:	4413      	add	r3, r2
 8006fc0:	637b      	str	r3, [r7, #52]	; 0x34
 8006fc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	00da      	lsls	r2, r3, #3
 8006fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fca:	4413      	add	r3, r2
 8006fcc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006fd0:	633b      	str	r3, [r7, #48]	; 0x30
 8006fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd4:	881b      	ldrh	r3, [r3, #0]
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe0:	801a      	strh	r2, [r3, #0]
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe4:	881b      	ldrh	r3, [r3, #0]
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ff0:	b29a      	uxth	r2, r3
 8006ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff4:	801a      	strh	r2, [r3, #0]
 8006ff6:	e017      	b.n	8007028 <PCD_EP_ISR_Handler+0x6b6>
 8006ff8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ffa:	785b      	ldrb	r3, [r3, #1]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d113      	bne.n	8007028 <PCD_EP_ISR_Handler+0x6b6>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007008:	b29b      	uxth	r3, r3
 800700a:	461a      	mov	r2, r3
 800700c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800700e:	4413      	add	r3, r2
 8007010:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007012:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	00da      	lsls	r2, r3, #3
 8007018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800701a:	4413      	add	r3, r2
 800701c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007020:	63bb      	str	r3, [r7, #56]	; 0x38
 8007022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007024:	2200      	movs	r2, #0
 8007026:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007028:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	4619      	mov	r1, r3
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f006 fde7 	bl	800dc02 <HAL_PCD_DataInStageCallback>
 8007034:	e051      	b.n	80070da <PCD_EP_ISR_Handler+0x768>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007036:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800703a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800703e:	2b00      	cmp	r3, #0
 8007040:	d144      	bne.n	80070cc <PCD_EP_ISR_Handler+0x75a>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800704a:	b29b      	uxth	r3, r3
 800704c:	461a      	mov	r2, r3
 800704e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	00db      	lsls	r3, r3, #3
 8007054:	4413      	add	r3, r2
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	6812      	ldr	r2, [r2, #0]
 800705a:	4413      	add	r3, r2
 800705c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007060:	881b      	ldrh	r3, [r3, #0]
 8007062:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007066:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 800706a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800706c:	699a      	ldr	r2, [r3, #24]
 800706e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007072:	429a      	cmp	r2, r3
 8007074:	d907      	bls.n	8007086 <PCD_EP_ISR_Handler+0x714>
            {
              ep->xfer_len -= TxPctSize;
 8007076:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007078:	699a      	ldr	r2, [r3, #24]
 800707a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800707e:	1ad2      	subs	r2, r2, r3
 8007080:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007082:	619a      	str	r2, [r3, #24]
 8007084:	e002      	b.n	800708c <PCD_EP_ISR_Handler+0x71a>
            }
            else
            {
              ep->xfer_len = 0U;
 8007086:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007088:	2200      	movs	r2, #0
 800708a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800708c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d106      	bne.n	80070a2 <PCD_EP_ISR_Handler+0x730>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007094:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	4619      	mov	r1, r3
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f006 fdb1 	bl	800dc02 <HAL_PCD_DataInStageCallback>
 80070a0:	e01b      	b.n	80070da <PCD_EP_ISR_Handler+0x768>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80070a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070a4:	695a      	ldr	r2, [r3, #20]
 80070a6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80070aa:	441a      	add	r2, r3
 80070ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070ae:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80070b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070b2:	69da      	ldr	r2, [r3, #28]
 80070b4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80070b8:	441a      	add	r2, r3
 80070ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070bc:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80070c4:	4618      	mov	r0, r3
 80070c6:	f003 f94a 	bl	800a35e <USB_EPStartXfer>
 80070ca:	e006      	b.n	80070da <PCD_EP_ISR_Handler+0x768>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80070cc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80070d0:	461a      	mov	r2, r3
 80070d2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f917 	bl	8007308 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	b21b      	sxth	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f6ff ac48 	blt.w	800697c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3758      	adds	r7, #88	; 0x58
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b088      	sub	sp, #32
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	60f8      	str	r0, [r7, #12]
 80070fe:	60b9      	str	r1, [r7, #8]
 8007100:	4613      	mov	r3, r2
 8007102:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007104:	88fb      	ldrh	r3, [r7, #6]
 8007106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d07c      	beq.n	8007208 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007116:	b29b      	uxth	r3, r3
 8007118:	461a      	mov	r2, r3
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	00db      	lsls	r3, r3, #3
 8007120:	4413      	add	r3, r2
 8007122:	68fa      	ldr	r2, [r7, #12]
 8007124:	6812      	ldr	r2, [r2, #0]
 8007126:	4413      	add	r3, r2
 8007128:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800712c:	881b      	ldrh	r3, [r3, #0]
 800712e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007132:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	699a      	ldr	r2, [r3, #24]
 8007138:	8b7b      	ldrh	r3, [r7, #26]
 800713a:	429a      	cmp	r2, r3
 800713c:	d306      	bcc.n	800714c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	699a      	ldr	r2, [r3, #24]
 8007142:	8b7b      	ldrh	r3, [r7, #26]
 8007144:	1ad2      	subs	r2, r2, r3
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	619a      	str	r2, [r3, #24]
 800714a:	e002      	b.n	8007152 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	2200      	movs	r2, #0
 8007150:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d123      	bne.n	80071a2 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	461a      	mov	r2, r3
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4413      	add	r3, r2
 8007168:	881b      	ldrh	r3, [r3, #0]
 800716a:	b29b      	uxth	r3, r3
 800716c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007174:	833b      	strh	r3, [r7, #24]
 8007176:	8b3b      	ldrh	r3, [r7, #24]
 8007178:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800717c:	833b      	strh	r3, [r7, #24]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	009b      	lsls	r3, r3, #2
 800718a:	441a      	add	r2, r3
 800718c:	8b3b      	ldrh	r3, [r7, #24]
 800718e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007192:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007196:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800719a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800719e:	b29b      	uxth	r3, r3
 80071a0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80071a2:	88fb      	ldrh	r3, [r7, #6]
 80071a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d01f      	beq.n	80071ec <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	461a      	mov	r2, r3
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	4413      	add	r3, r2
 80071ba:	881b      	ldrh	r3, [r3, #0]
 80071bc:	b29b      	uxth	r3, r3
 80071be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c6:	82fb      	strh	r3, [r7, #22]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	461a      	mov	r2, r3
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	009b      	lsls	r3, r3, #2
 80071d4:	441a      	add	r2, r3
 80071d6:	8afb      	ldrh	r3, [r7, #22]
 80071d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80071e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80071ec:	8b7b      	ldrh	r3, [r7, #26]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	f000 8085 	beq.w	80072fe <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6818      	ldr	r0, [r3, #0]
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	6959      	ldr	r1, [r3, #20]
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	891a      	ldrh	r2, [r3, #8]
 8007200:	8b7b      	ldrh	r3, [r7, #26]
 8007202:	f004 fdd9 	bl	800bdb8 <USB_ReadPMA>
 8007206:	e07a      	b.n	80072fe <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007210:	b29b      	uxth	r3, r3
 8007212:	461a      	mov	r2, r3
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	00db      	lsls	r3, r3, #3
 800721a:	4413      	add	r3, r2
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	6812      	ldr	r2, [r2, #0]
 8007220:	4413      	add	r3, r2
 8007222:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007226:	881b      	ldrh	r3, [r3, #0]
 8007228:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800722c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	699a      	ldr	r2, [r3, #24]
 8007232:	8b7b      	ldrh	r3, [r7, #26]
 8007234:	429a      	cmp	r2, r3
 8007236:	d306      	bcc.n	8007246 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	699a      	ldr	r2, [r3, #24]
 800723c:	8b7b      	ldrh	r3, [r7, #26]
 800723e:	1ad2      	subs	r2, r2, r3
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	619a      	str	r2, [r3, #24]
 8007244:	e002      	b.n	800724c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	2200      	movs	r2, #0
 800724a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d123      	bne.n	800729c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	461a      	mov	r2, r3
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	4413      	add	r3, r2
 8007262:	881b      	ldrh	r3, [r3, #0]
 8007264:	b29b      	uxth	r3, r3
 8007266:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800726a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800726e:	83fb      	strh	r3, [r7, #30]
 8007270:	8bfb      	ldrh	r3, [r7, #30]
 8007272:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007276:	83fb      	strh	r3, [r7, #30]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	461a      	mov	r2, r3
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	781b      	ldrb	r3, [r3, #0]
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	441a      	add	r2, r3
 8007286:	8bfb      	ldrh	r3, [r7, #30]
 8007288:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800728c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007290:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007298:	b29b      	uxth	r3, r3
 800729a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800729c:	88fb      	ldrh	r3, [r7, #6]
 800729e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d11f      	bne.n	80072e6 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	461a      	mov	r2, r3
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	4413      	add	r3, r2
 80072b4:	881b      	ldrh	r3, [r3, #0]
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c0:	83bb      	strh	r3, [r7, #28]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	461a      	mov	r2, r3
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	441a      	add	r2, r3
 80072d0:	8bbb      	ldrh	r3, [r7, #28]
 80072d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072de:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80072e6:	8b7b      	ldrh	r3, [r7, #26]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d008      	beq.n	80072fe <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6818      	ldr	r0, [r3, #0]
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	6959      	ldr	r1, [r3, #20]
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	895a      	ldrh	r2, [r3, #10]
 80072f8:	8b7b      	ldrh	r3, [r7, #26]
 80072fa:	f004 fd5d 	bl	800bdb8 <USB_ReadPMA>
    }
  }

  return count;
 80072fe:	8b7b      	ldrh	r3, [r7, #26]
}
 8007300:	4618      	mov	r0, r3
 8007302:	3720      	adds	r7, #32
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b0a4      	sub	sp, #144	; 0x90
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	4613      	mov	r3, r2
 8007314:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007316:	88fb      	ldrh	r3, [r7, #6]
 8007318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800731c:	2b00      	cmp	r3, #0
 800731e:	f000 81db 	beq.w	80076d8 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800732a:	b29b      	uxth	r3, r3
 800732c:	461a      	mov	r2, r3
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	00db      	lsls	r3, r3, #3
 8007334:	4413      	add	r3, r2
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	6812      	ldr	r2, [r2, #0]
 800733a:	4413      	add	r3, r2
 800733c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007340:	881b      	ldrh	r3, [r3, #0]
 8007342:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007346:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	699a      	ldr	r2, [r3, #24]
 800734e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007352:	429a      	cmp	r2, r3
 8007354:	d907      	bls.n	8007366 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	699a      	ldr	r2, [r3, #24]
 800735a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800735e:	1ad2      	subs	r2, r2, r3
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	619a      	str	r2, [r3, #24]
 8007364:	e002      	b.n	800736c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	2200      	movs	r2, #0
 800736a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	699b      	ldr	r3, [r3, #24]
 8007370:	2b00      	cmp	r3, #0
 8007372:	f040 80b9 	bne.w	80074e8 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	785b      	ldrb	r3, [r3, #1]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d126      	bne.n	80073cc <HAL_PCD_EP_DB_Transmit+0xc4>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800738c:	b29b      	uxth	r3, r3
 800738e:	461a      	mov	r2, r3
 8007390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007392:	4413      	add	r3, r2
 8007394:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	00da      	lsls	r2, r3, #3
 800739c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800739e:	4413      	add	r3, r2
 80073a0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80073a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80073a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a8:	881b      	ldrh	r3, [r3, #0]
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073b0:	b29a      	uxth	r2, r3
 80073b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b4:	801a      	strh	r2, [r3, #0]
 80073b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073c4:	b29a      	uxth	r2, r3
 80073c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c8:	801a      	strh	r2, [r3, #0]
 80073ca:	e01a      	b.n	8007402 <HAL_PCD_EP_DB_Transmit+0xfa>
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	785b      	ldrb	r3, [r3, #1]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d116      	bne.n	8007402 <HAL_PCD_EP_DB_Transmit+0xfa>
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	637b      	str	r3, [r7, #52]	; 0x34
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	461a      	mov	r2, r3
 80073e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073e8:	4413      	add	r3, r2
 80073ea:	637b      	str	r3, [r7, #52]	; 0x34
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	781b      	ldrb	r3, [r3, #0]
 80073f0:	00da      	lsls	r2, r3, #3
 80073f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f4:	4413      	add	r3, r2
 80073f6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80073fa:	633b      	str	r3, [r7, #48]	; 0x30
 80073fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fe:	2200      	movs	r2, #0
 8007400:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	627b      	str	r3, [r7, #36]	; 0x24
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	785b      	ldrb	r3, [r3, #1]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d126      	bne.n	800745e <HAL_PCD_EP_DB_Transmit+0x156>
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	61fb      	str	r3, [r7, #28]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800741e:	b29b      	uxth	r3, r3
 8007420:	461a      	mov	r2, r3
 8007422:	69fb      	ldr	r3, [r7, #28]
 8007424:	4413      	add	r3, r2
 8007426:	61fb      	str	r3, [r7, #28]
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	00da      	lsls	r2, r3, #3
 800742e:	69fb      	ldr	r3, [r7, #28]
 8007430:	4413      	add	r3, r2
 8007432:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007436:	61bb      	str	r3, [r7, #24]
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	881b      	ldrh	r3, [r3, #0]
 800743c:	b29b      	uxth	r3, r3
 800743e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007442:	b29a      	uxth	r2, r3
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	801a      	strh	r2, [r3, #0]
 8007448:	69bb      	ldr	r3, [r7, #24]
 800744a:	881b      	ldrh	r3, [r3, #0]
 800744c:	b29b      	uxth	r3, r3
 800744e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007452:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007456:	b29a      	uxth	r2, r3
 8007458:	69bb      	ldr	r3, [r7, #24]
 800745a:	801a      	strh	r2, [r3, #0]
 800745c:	e017      	b.n	800748e <HAL_PCD_EP_DB_Transmit+0x186>
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	785b      	ldrb	r3, [r3, #1]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d113      	bne.n	800748e <HAL_PCD_EP_DB_Transmit+0x186>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800746e:	b29b      	uxth	r3, r3
 8007470:	461a      	mov	r2, r3
 8007472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007474:	4413      	add	r3, r2
 8007476:	627b      	str	r3, [r7, #36]	; 0x24
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	00da      	lsls	r2, r3, #3
 800747e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007480:	4413      	add	r3, r2
 8007482:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007486:	623b      	str	r3, [r7, #32]
 8007488:	6a3b      	ldr	r3, [r7, #32]
 800748a:	2200      	movs	r2, #0
 800748c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	4619      	mov	r1, r3
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f006 fbb4 	bl	800dc02 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800749a:	88fb      	ldrh	r3, [r7, #6]
 800749c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f000 82fa 	beq.w	8007a9a <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	009b      	lsls	r3, r3, #2
 80074b2:	4413      	add	r3, r2
 80074b4:	881b      	ldrh	r3, [r3, #0]
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074c0:	82fb      	strh	r3, [r7, #22]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	461a      	mov	r2, r3
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	441a      	add	r2, r3
 80074d0:	8afb      	ldrh	r3, [r7, #22]
 80074d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80074de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	8013      	strh	r3, [r2, #0]
 80074e6:	e2d8      	b.n	8007a9a <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80074e8:	88fb      	ldrh	r3, [r7, #6]
 80074ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d021      	beq.n	8007536 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	461a      	mov	r2, r3
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	4413      	add	r3, r2
 8007500:	881b      	ldrh	r3, [r3, #0]
 8007502:	b29b      	uxth	r3, r3
 8007504:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007508:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800750c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	461a      	mov	r2, r3
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	781b      	ldrb	r3, [r3, #0]
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	441a      	add	r2, r3
 800751e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007522:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007526:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800752a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800752e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007532:	b29b      	uxth	r3, r3
 8007534:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800753c:	2b01      	cmp	r3, #1
 800753e:	f040 82ac 	bne.w	8007a9a <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	695a      	ldr	r2, [r3, #20]
 8007546:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800754a:	441a      	add	r2, r3
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	69da      	ldr	r2, [r3, #28]
 8007554:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007558:	441a      	add	r2, r3
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	6a1a      	ldr	r2, [r3, #32]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	429a      	cmp	r2, r3
 8007568:	d30b      	bcc.n	8007582 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	6a1a      	ldr	r2, [r3, #32]
 8007576:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800757a:	1ad2      	subs	r2, r2, r3
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	621a      	str	r2, [r3, #32]
 8007580:	e017      	b.n	80075b2 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	6a1b      	ldr	r3, [r3, #32]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d108      	bne.n	800759c <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 800758a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800758e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800759a:	e00a      	b.n	80075b2 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	2200      	movs	r2, #0
 80075b0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	785b      	ldrb	r3, [r3, #1]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d165      	bne.n	8007686 <HAL_PCD_EP_DB_Transmit+0x37e>
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	461a      	mov	r2, r3
 80075cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075ce:	4413      	add	r3, r2
 80075d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	00da      	lsls	r2, r3, #3
 80075d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075da:	4413      	add	r3, r2
 80075dc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80075e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80075e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e4:	881b      	ldrh	r3, [r3, #0]
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075ec:	b29a      	uxth	r2, r3
 80075ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f0:	801a      	strh	r2, [r3, #0]
 80075f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075f6:	2b3e      	cmp	r3, #62	; 0x3e
 80075f8:	d91d      	bls.n	8007636 <HAL_PCD_EP_DB_Transmit+0x32e>
 80075fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075fe:	095b      	lsrs	r3, r3, #5
 8007600:	64bb      	str	r3, [r7, #72]	; 0x48
 8007602:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007606:	f003 031f 	and.w	r3, r3, #31
 800760a:	2b00      	cmp	r3, #0
 800760c:	d102      	bne.n	8007614 <HAL_PCD_EP_DB_Transmit+0x30c>
 800760e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007610:	3b01      	subs	r3, #1
 8007612:	64bb      	str	r3, [r7, #72]	; 0x48
 8007614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007616:	881b      	ldrh	r3, [r3, #0]
 8007618:	b29a      	uxth	r2, r3
 800761a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800761c:	b29b      	uxth	r3, r3
 800761e:	029b      	lsls	r3, r3, #10
 8007620:	b29b      	uxth	r3, r3
 8007622:	4313      	orrs	r3, r2
 8007624:	b29b      	uxth	r3, r3
 8007626:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800762a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800762e:	b29a      	uxth	r2, r3
 8007630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007632:	801a      	strh	r2, [r3, #0]
 8007634:	e044      	b.n	80076c0 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8007636:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10a      	bne.n	8007654 <HAL_PCD_EP_DB_Transmit+0x34c>
 800763e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007640:	881b      	ldrh	r3, [r3, #0]
 8007642:	b29b      	uxth	r3, r3
 8007644:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007648:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800764c:	b29a      	uxth	r2, r3
 800764e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007650:	801a      	strh	r2, [r3, #0]
 8007652:	e035      	b.n	80076c0 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8007654:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007658:	085b      	lsrs	r3, r3, #1
 800765a:	64bb      	str	r3, [r7, #72]	; 0x48
 800765c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007660:	f003 0301 	and.w	r3, r3, #1
 8007664:	2b00      	cmp	r3, #0
 8007666:	d002      	beq.n	800766e <HAL_PCD_EP_DB_Transmit+0x366>
 8007668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800766a:	3301      	adds	r3, #1
 800766c:	64bb      	str	r3, [r7, #72]	; 0x48
 800766e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007670:	881b      	ldrh	r3, [r3, #0]
 8007672:	b29a      	uxth	r2, r3
 8007674:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007676:	b29b      	uxth	r3, r3
 8007678:	029b      	lsls	r3, r3, #10
 800767a:	b29b      	uxth	r3, r3
 800767c:	4313      	orrs	r3, r2
 800767e:	b29a      	uxth	r2, r3
 8007680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007682:	801a      	strh	r2, [r3, #0]
 8007684:	e01c      	b.n	80076c0 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	785b      	ldrb	r3, [r3, #1]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d118      	bne.n	80076c0 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	647b      	str	r3, [r7, #68]	; 0x44
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800769c:	b29b      	uxth	r3, r3
 800769e:	461a      	mov	r2, r3
 80076a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076a2:	4413      	add	r3, r2
 80076a4:	647b      	str	r3, [r7, #68]	; 0x44
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	00da      	lsls	r2, r3, #3
 80076ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076ae:	4413      	add	r3, r2
 80076b0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80076b4:	643b      	str	r3, [r7, #64]	; 0x40
 80076b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076be:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6818      	ldr	r0, [r3, #0]
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	6959      	ldr	r1, [r3, #20]
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	891a      	ldrh	r2, [r3, #8]
 80076cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	f004 fb2f 	bl	800bd34 <USB_WritePMA>
 80076d6:	e1e0      	b.n	8007a9a <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	461a      	mov	r2, r3
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	00db      	lsls	r3, r3, #3
 80076ea:	4413      	add	r3, r2
 80076ec:	68fa      	ldr	r2, [r7, #12]
 80076ee:	6812      	ldr	r2, [r2, #0]
 80076f0:	4413      	add	r3, r2
 80076f2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80076f6:	881b      	ldrh	r3, [r3, #0]
 80076f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076fc:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	699a      	ldr	r2, [r3, #24]
 8007704:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007708:	429a      	cmp	r2, r3
 800770a:	d307      	bcc.n	800771c <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	699a      	ldr	r2, [r3, #24]
 8007710:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007714:	1ad2      	subs	r2, r2, r3
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	619a      	str	r2, [r3, #24]
 800771a:	e002      	b.n	8007722 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2200      	movs	r2, #0
 8007720:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	2b00      	cmp	r3, #0
 8007728:	f040 80c0 	bne.w	80078ac <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	785b      	ldrb	r3, [r3, #1]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d126      	bne.n	8007782 <HAL_PCD_EP_DB_Transmit+0x47a>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	67fb      	str	r3, [r7, #124]	; 0x7c
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007742:	b29b      	uxth	r3, r3
 8007744:	461a      	mov	r2, r3
 8007746:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007748:	4413      	add	r3, r2
 800774a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	00da      	lsls	r2, r3, #3
 8007752:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007754:	4413      	add	r3, r2
 8007756:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800775a:	67bb      	str	r3, [r7, #120]	; 0x78
 800775c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800775e:	881b      	ldrh	r3, [r3, #0]
 8007760:	b29b      	uxth	r3, r3
 8007762:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007766:	b29a      	uxth	r2, r3
 8007768:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800776a:	801a      	strh	r2, [r3, #0]
 800776c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800776e:	881b      	ldrh	r3, [r3, #0]
 8007770:	b29b      	uxth	r3, r3
 8007772:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007776:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800777a:	b29a      	uxth	r2, r3
 800777c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800777e:	801a      	strh	r2, [r3, #0]
 8007780:	e01a      	b.n	80077b8 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	785b      	ldrb	r3, [r3, #1]
 8007786:	2b01      	cmp	r3, #1
 8007788:	d116      	bne.n	80077b8 <HAL_PCD_EP_DB_Transmit+0x4b0>
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	667b      	str	r3, [r7, #100]	; 0x64
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007798:	b29b      	uxth	r3, r3
 800779a:	461a      	mov	r2, r3
 800779c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800779e:	4413      	add	r3, r2
 80077a0:	667b      	str	r3, [r7, #100]	; 0x64
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	00da      	lsls	r2, r3, #3
 80077a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80077aa:	4413      	add	r3, r2
 80077ac:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80077b0:	663b      	str	r3, [r7, #96]	; 0x60
 80077b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077b4:	2200      	movs	r2, #0
 80077b6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	677b      	str	r3, [r7, #116]	; 0x74
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	785b      	ldrb	r3, [r3, #1]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d12b      	bne.n	800781e <HAL_PCD_EP_DB_Transmit+0x516>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	461a      	mov	r2, r3
 80077d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077da:	4413      	add	r3, r2
 80077dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	00da      	lsls	r2, r3, #3
 80077e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077e6:	4413      	add	r3, r2
 80077e8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80077ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80077f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80077f4:	881b      	ldrh	r3, [r3, #0]
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077fc:	b29a      	uxth	r2, r3
 80077fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007802:	801a      	strh	r2, [r3, #0]
 8007804:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007808:	881b      	ldrh	r3, [r3, #0]
 800780a:	b29b      	uxth	r3, r3
 800780c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007810:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007814:	b29a      	uxth	r2, r3
 8007816:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800781a:	801a      	strh	r2, [r3, #0]
 800781c:	e017      	b.n	800784e <HAL_PCD_EP_DB_Transmit+0x546>
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	785b      	ldrb	r3, [r3, #1]
 8007822:	2b01      	cmp	r3, #1
 8007824:	d113      	bne.n	800784e <HAL_PCD_EP_DB_Transmit+0x546>
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800782e:	b29b      	uxth	r3, r3
 8007830:	461a      	mov	r2, r3
 8007832:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007834:	4413      	add	r3, r2
 8007836:	677b      	str	r3, [r7, #116]	; 0x74
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	00da      	lsls	r2, r3, #3
 800783e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007840:	4413      	add	r3, r2
 8007842:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007846:	673b      	str	r3, [r7, #112]	; 0x70
 8007848:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800784a:	2200      	movs	r2, #0
 800784c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	4619      	mov	r1, r3
 8007854:	68f8      	ldr	r0, [r7, #12]
 8007856:	f006 f9d4 	bl	800dc02 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800785a:	88fb      	ldrh	r3, [r7, #6]
 800785c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007860:	2b00      	cmp	r3, #0
 8007862:	f040 811a 	bne.w	8007a9a <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	461a      	mov	r2, r3
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	4413      	add	r3, r2
 8007874:	881b      	ldrh	r3, [r3, #0]
 8007876:	b29b      	uxth	r3, r3
 8007878:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800787c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007880:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	461a      	mov	r2, r3
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	441a      	add	r2, r3
 8007892:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8007896:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800789a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800789e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80078a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	8013      	strh	r3, [r2, #0]
 80078aa:	e0f6      	b.n	8007a9a <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80078ac:	88fb      	ldrh	r3, [r7, #6]
 80078ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d121      	bne.n	80078fa <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	461a      	mov	r2, r3
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	4413      	add	r3, r2
 80078c4:	881b      	ldrh	r3, [r3, #0]
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078d0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	461a      	mov	r2, r3
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	441a      	add	r2, r3
 80078e2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80078e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80078f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007900:	2b01      	cmp	r3, #1
 8007902:	f040 80ca 	bne.w	8007a9a <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	695a      	ldr	r2, [r3, #20]
 800790a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800790e:	441a      	add	r2, r3
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	69da      	ldr	r2, [r3, #28]
 8007918:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800791c:	441a      	add	r2, r3
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	6a1a      	ldr	r2, [r3, #32]
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	429a      	cmp	r2, r3
 800792c:	d30b      	bcc.n	8007946 <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	6a1a      	ldr	r2, [r3, #32]
 800793a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800793e:	1ad2      	subs	r2, r2, r3
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	621a      	str	r2, [r3, #32]
 8007944:	e017      	b.n	8007976 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d108      	bne.n	8007960 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 800794e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007952:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	2200      	movs	r2, #0
 800795a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800795e:	e00a      	b.n	8007976 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2200      	movs	r2, #0
 800796c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	657b      	str	r3, [r7, #84]	; 0x54
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	785b      	ldrb	r3, [r3, #1]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d165      	bne.n	8007a50 <HAL_PCD_EP_DB_Transmit+0x748>
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	65fb      	str	r3, [r7, #92]	; 0x5c
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007992:	b29b      	uxth	r3, r3
 8007994:	461a      	mov	r2, r3
 8007996:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007998:	4413      	add	r3, r2
 800799a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	00da      	lsls	r2, r3, #3
 80079a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079a4:	4413      	add	r3, r2
 80079a6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80079aa:	65bb      	str	r3, [r7, #88]	; 0x58
 80079ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80079ae:	881b      	ldrh	r3, [r3, #0]
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079b6:	b29a      	uxth	r2, r3
 80079b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80079ba:	801a      	strh	r2, [r3, #0]
 80079bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80079c0:	2b3e      	cmp	r3, #62	; 0x3e
 80079c2:	d91d      	bls.n	8007a00 <HAL_PCD_EP_DB_Transmit+0x6f8>
 80079c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80079c8:	095b      	lsrs	r3, r3, #5
 80079ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80079cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80079d0:	f003 031f 	and.w	r3, r3, #31
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d102      	bne.n	80079de <HAL_PCD_EP_DB_Transmit+0x6d6>
 80079d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80079da:	3b01      	subs	r3, #1
 80079dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80079de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80079e0:	881b      	ldrh	r3, [r3, #0]
 80079e2:	b29a      	uxth	r2, r3
 80079e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	029b      	lsls	r3, r3, #10
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	4313      	orrs	r3, r2
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80079fc:	801a      	strh	r2, [r3, #0]
 80079fe:	e041      	b.n	8007a84 <HAL_PCD_EP_DB_Transmit+0x77c>
 8007a00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d10a      	bne.n	8007a1e <HAL_PCD_EP_DB_Transmit+0x716>
 8007a08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a0a:	881b      	ldrh	r3, [r3, #0]
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a16:	b29a      	uxth	r2, r3
 8007a18:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a1a:	801a      	strh	r2, [r3, #0]
 8007a1c:	e032      	b.n	8007a84 <HAL_PCD_EP_DB_Transmit+0x77c>
 8007a1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a22:	085b      	lsrs	r3, r3, #1
 8007a24:	66bb      	str	r3, [r7, #104]	; 0x68
 8007a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a2a:	f003 0301 	and.w	r3, r3, #1
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d002      	beq.n	8007a38 <HAL_PCD_EP_DB_Transmit+0x730>
 8007a32:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007a34:	3301      	adds	r3, #1
 8007a36:	66bb      	str	r3, [r7, #104]	; 0x68
 8007a38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a3a:	881b      	ldrh	r3, [r3, #0]
 8007a3c:	b29a      	uxth	r2, r3
 8007a3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	029b      	lsls	r3, r3, #10
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	4313      	orrs	r3, r2
 8007a48:	b29a      	uxth	r2, r3
 8007a4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a4c:	801a      	strh	r2, [r3, #0]
 8007a4e:	e019      	b.n	8007a84 <HAL_PCD_EP_DB_Transmit+0x77c>
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	785b      	ldrb	r3, [r3, #1]
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d115      	bne.n	8007a84 <HAL_PCD_EP_DB_Transmit+0x77c>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	461a      	mov	r2, r3
 8007a64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a66:	4413      	add	r3, r2
 8007a68:	657b      	str	r3, [r7, #84]	; 0x54
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	00da      	lsls	r2, r3, #3
 8007a70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a72:	4413      	add	r3, r2
 8007a74:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007a78:	653b      	str	r3, [r7, #80]	; 0x50
 8007a7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a7e:	b29a      	uxth	r2, r3
 8007a80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a82:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6818      	ldr	r0, [r3, #0]
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	6959      	ldr	r1, [r3, #20]
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	895a      	ldrh	r2, [r3, #10]
 8007a90:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	f004 f94d 	bl	800bd34 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	009b      	lsls	r3, r3, #2
 8007aa6:	4413      	add	r3, r2
 8007aa8:	881b      	ldrh	r3, [r3, #0]
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ab0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ab4:	82bb      	strh	r3, [r7, #20]
 8007ab6:	8abb      	ldrh	r3, [r7, #20]
 8007ab8:	f083 0310 	eor.w	r3, r3, #16
 8007abc:	82bb      	strh	r3, [r7, #20]
 8007abe:	8abb      	ldrh	r3, [r7, #20]
 8007ac0:	f083 0320 	eor.w	r3, r3, #32
 8007ac4:	82bb      	strh	r3, [r7, #20]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	461a      	mov	r2, r3
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	441a      	add	r2, r3
 8007ad4:	8abb      	ldrh	r3, [r7, #20]
 8007ad6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ada:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ade:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ae2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3790      	adds	r7, #144	; 0x90
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	607b      	str	r3, [r7, #4]
 8007afe:	460b      	mov	r3, r1
 8007b00:	817b      	strh	r3, [r7, #10]
 8007b02:	4613      	mov	r3, r2
 8007b04:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007b06:	897b      	ldrh	r3, [r7, #10]
 8007b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d00b      	beq.n	8007b2a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b12:	897b      	ldrh	r3, [r7, #10]
 8007b14:	f003 0207 	and.w	r2, r3, #7
 8007b18:	4613      	mov	r3, r2
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	4413      	add	r3, r2
 8007b1e:	00db      	lsls	r3, r3, #3
 8007b20:	3310      	adds	r3, #16
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	4413      	add	r3, r2
 8007b26:	617b      	str	r3, [r7, #20]
 8007b28:	e009      	b.n	8007b3e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007b2a:	897a      	ldrh	r2, [r7, #10]
 8007b2c:	4613      	mov	r3, r2
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	4413      	add	r3, r2
 8007b32:	00db      	lsls	r3, r3, #3
 8007b34:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	4413      	add	r3, r2
 8007b3c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007b3e:	893b      	ldrh	r3, [r7, #8]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d107      	bne.n	8007b54 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	2200      	movs	r2, #0
 8007b48:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	80da      	strh	r2, [r3, #6]
 8007b52:	e00b      	b.n	8007b6c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	2201      	movs	r2, #1
 8007b58:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	b29a      	uxth	r2, r3
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	0c1b      	lsrs	r3, r3, #16
 8007b66:	b29a      	uxth	r2, r3
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	371c      	adds	r7, #28
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr

08007b7a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007b7a:	b480      	push	{r7}
 8007b7c:	b085      	sub	sp, #20
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	f043 0301 	orr.w	r3, r3, #1
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007bb2:	b29b      	uxth	r3, r3
 8007bb4:	f043 0302 	orr.w	r3, r3, #2
 8007bb8:	b29a      	uxth	r2, r3
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
	...

08007bd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d141      	bne.n	8007c62 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007bde:	4b4b      	ldr	r3, [pc, #300]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bea:	d131      	bne.n	8007c50 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007bec:	4b47      	ldr	r3, [pc, #284]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bf2:	4a46      	ldr	r2, [pc, #280]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007bf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bf8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007bfc:	4b43      	ldr	r3, [pc, #268]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007c04:	4a41      	ldr	r2, [pc, #260]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007c0c:	4b40      	ldr	r3, [pc, #256]	; (8007d10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2232      	movs	r2, #50	; 0x32
 8007c12:	fb02 f303 	mul.w	r3, r2, r3
 8007c16:	4a3f      	ldr	r2, [pc, #252]	; (8007d14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007c18:	fba2 2303 	umull	r2, r3, r2, r3
 8007c1c:	0c9b      	lsrs	r3, r3, #18
 8007c1e:	3301      	adds	r3, #1
 8007c20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007c22:	e002      	b.n	8007c2a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	3b01      	subs	r3, #1
 8007c28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007c2a:	4b38      	ldr	r3, [pc, #224]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c36:	d102      	bne.n	8007c3e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1f2      	bne.n	8007c24 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007c3e:	4b33      	ldr	r3, [pc, #204]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c40:	695b      	ldr	r3, [r3, #20]
 8007c42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c4a:	d158      	bne.n	8007cfe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	e057      	b.n	8007d00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c50:	4b2e      	ldr	r3, [pc, #184]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c56:	4a2d      	ldr	r2, [pc, #180]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007c60:	e04d      	b.n	8007cfe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c68:	d141      	bne.n	8007cee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c6a:	4b28      	ldr	r3, [pc, #160]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c76:	d131      	bne.n	8007cdc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c78:	4b24      	ldr	r3, [pc, #144]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c7e:	4a23      	ldr	r2, [pc, #140]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007c88:	4b20      	ldr	r3, [pc, #128]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007c90:	4a1e      	ldr	r2, [pc, #120]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c96:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007c98:	4b1d      	ldr	r3, [pc, #116]	; (8007d10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2232      	movs	r2, #50	; 0x32
 8007c9e:	fb02 f303 	mul.w	r3, r2, r3
 8007ca2:	4a1c      	ldr	r2, [pc, #112]	; (8007d14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca8:	0c9b      	lsrs	r3, r3, #18
 8007caa:	3301      	adds	r3, #1
 8007cac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cae:	e002      	b.n	8007cb6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cb6:	4b15      	ldr	r3, [pc, #84]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cb8:	695b      	ldr	r3, [r3, #20]
 8007cba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cc2:	d102      	bne.n	8007cca <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1f2      	bne.n	8007cb0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007cca:	4b10      	ldr	r3, [pc, #64]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ccc:	695b      	ldr	r3, [r3, #20]
 8007cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cd6:	d112      	bne.n	8007cfe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	e011      	b.n	8007d00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007cdc:	4b0b      	ldr	r3, [pc, #44]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ce2:	4a0a      	ldr	r2, [pc, #40]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ce8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007cec:	e007      	b.n	8007cfe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007cee:	4b07      	ldr	r3, [pc, #28]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007cf6:	4a05      	ldr	r2, [pc, #20]	; (8007d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cf8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007cfc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3714      	adds	r7, #20
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr
 8007d0c:	40007000 	.word	0x40007000
 8007d10:	20000010 	.word	0x20000010
 8007d14:	431bde83 	.word	0x431bde83

08007d18 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007d1c:	4b05      	ldr	r3, [pc, #20]	; (8007d34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	4a04      	ldr	r2, [pc, #16]	; (8007d34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007d22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d26:	6093      	str	r3, [r2, #8]
}
 8007d28:	bf00      	nop
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	40007000 	.word	0x40007000

08007d38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b088      	sub	sp, #32
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d101      	bne.n	8007d4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	e2fe      	b.n	8008348 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 0301 	and.w	r3, r3, #1
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d075      	beq.n	8007e42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d56:	4b97      	ldr	r3, [pc, #604]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007d58:	689b      	ldr	r3, [r3, #8]
 8007d5a:	f003 030c 	and.w	r3, r3, #12
 8007d5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d60:	4b94      	ldr	r3, [pc, #592]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007d62:	68db      	ldr	r3, [r3, #12]
 8007d64:	f003 0303 	and.w	r3, r3, #3
 8007d68:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	2b0c      	cmp	r3, #12
 8007d6e:	d102      	bne.n	8007d76 <HAL_RCC_OscConfig+0x3e>
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	2b03      	cmp	r3, #3
 8007d74:	d002      	beq.n	8007d7c <HAL_RCC_OscConfig+0x44>
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	2b08      	cmp	r3, #8
 8007d7a:	d10b      	bne.n	8007d94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d7c:	4b8d      	ldr	r3, [pc, #564]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d05b      	beq.n	8007e40 <HAL_RCC_OscConfig+0x108>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d157      	bne.n	8007e40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e2d9      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d9c:	d106      	bne.n	8007dac <HAL_RCC_OscConfig+0x74>
 8007d9e:	4b85      	ldr	r3, [pc, #532]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a84      	ldr	r2, [pc, #528]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007da4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007da8:	6013      	str	r3, [r2, #0]
 8007daa:	e01d      	b.n	8007de8 <HAL_RCC_OscConfig+0xb0>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007db4:	d10c      	bne.n	8007dd0 <HAL_RCC_OscConfig+0x98>
 8007db6:	4b7f      	ldr	r3, [pc, #508]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a7e      	ldr	r2, [pc, #504]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007dbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007dc0:	6013      	str	r3, [r2, #0]
 8007dc2:	4b7c      	ldr	r3, [pc, #496]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a7b      	ldr	r2, [pc, #492]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007dcc:	6013      	str	r3, [r2, #0]
 8007dce:	e00b      	b.n	8007de8 <HAL_RCC_OscConfig+0xb0>
 8007dd0:	4b78      	ldr	r3, [pc, #480]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a77      	ldr	r2, [pc, #476]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007dda:	6013      	str	r3, [r2, #0]
 8007ddc:	4b75      	ldr	r3, [pc, #468]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a74      	ldr	r2, [pc, #464]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007de2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007de6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d013      	beq.n	8007e18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007df0:	f7fa fd88 	bl	8002904 <HAL_GetTick>
 8007df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007df6:	e008      	b.n	8007e0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007df8:	f7fa fd84 	bl	8002904 <HAL_GetTick>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	2b64      	cmp	r3, #100	; 0x64
 8007e04:	d901      	bls.n	8007e0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007e06:	2303      	movs	r3, #3
 8007e08:	e29e      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e0a:	4b6a      	ldr	r3, [pc, #424]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d0f0      	beq.n	8007df8 <HAL_RCC_OscConfig+0xc0>
 8007e16:	e014      	b.n	8007e42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e18:	f7fa fd74 	bl	8002904 <HAL_GetTick>
 8007e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e1e:	e008      	b.n	8007e32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e20:	f7fa fd70 	bl	8002904 <HAL_GetTick>
 8007e24:	4602      	mov	r2, r0
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	2b64      	cmp	r3, #100	; 0x64
 8007e2c:	d901      	bls.n	8007e32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e28a      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e32:	4b60      	ldr	r3, [pc, #384]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1f0      	bne.n	8007e20 <HAL_RCC_OscConfig+0xe8>
 8007e3e:	e000      	b.n	8007e42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d075      	beq.n	8007f3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e4e:	4b59      	ldr	r3, [pc, #356]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	f003 030c 	and.w	r3, r3, #12
 8007e56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e58:	4b56      	ldr	r3, [pc, #344]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007e5a:	68db      	ldr	r3, [r3, #12]
 8007e5c:	f003 0303 	and.w	r3, r3, #3
 8007e60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	2b0c      	cmp	r3, #12
 8007e66:	d102      	bne.n	8007e6e <HAL_RCC_OscConfig+0x136>
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	d002      	beq.n	8007e74 <HAL_RCC_OscConfig+0x13c>
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	2b04      	cmp	r3, #4
 8007e72:	d11f      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e74:	4b4f      	ldr	r3, [pc, #316]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d005      	beq.n	8007e8c <HAL_RCC_OscConfig+0x154>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d101      	bne.n	8007e8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e25d      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e8c:	4b49      	ldr	r3, [pc, #292]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	691b      	ldr	r3, [r3, #16]
 8007e98:	061b      	lsls	r3, r3, #24
 8007e9a:	4946      	ldr	r1, [pc, #280]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007ea0:	4b45      	ldr	r3, [pc, #276]	; (8007fb8 <HAL_RCC_OscConfig+0x280>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7fa fce1 	bl	800286c <HAL_InitTick>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d043      	beq.n	8007f38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e249      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d023      	beq.n	8007f04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007ebc:	4b3d      	ldr	r3, [pc, #244]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a3c      	ldr	r2, [pc, #240]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ec6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ec8:	f7fa fd1c 	bl	8002904 <HAL_GetTick>
 8007ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ece:	e008      	b.n	8007ee2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ed0:	f7fa fd18 	bl	8002904 <HAL_GetTick>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	1ad3      	subs	r3, r2, r3
 8007eda:	2b02      	cmp	r3, #2
 8007edc:	d901      	bls.n	8007ee2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007ede:	2303      	movs	r3, #3
 8007ee0:	e232      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ee2:	4b34      	ldr	r3, [pc, #208]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d0f0      	beq.n	8007ed0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007eee:	4b31      	ldr	r3, [pc, #196]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	061b      	lsls	r3, r3, #24
 8007efc:	492d      	ldr	r1, [pc, #180]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007efe:	4313      	orrs	r3, r2
 8007f00:	604b      	str	r3, [r1, #4]
 8007f02:	e01a      	b.n	8007f3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f04:	4b2b      	ldr	r3, [pc, #172]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a2a      	ldr	r2, [pc, #168]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007f0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f10:	f7fa fcf8 	bl	8002904 <HAL_GetTick>
 8007f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f16:	e008      	b.n	8007f2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f18:	f7fa fcf4 	bl	8002904 <HAL_GetTick>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	1ad3      	subs	r3, r2, r3
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	d901      	bls.n	8007f2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	e20e      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f2a:	4b22      	ldr	r3, [pc, #136]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1f0      	bne.n	8007f18 <HAL_RCC_OscConfig+0x1e0>
 8007f36:	e000      	b.n	8007f3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 0308 	and.w	r3, r3, #8
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d041      	beq.n	8007fca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	695b      	ldr	r3, [r3, #20]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d01c      	beq.n	8007f88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007f4e:	4b19      	ldr	r3, [pc, #100]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007f50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007f54:	4a17      	ldr	r2, [pc, #92]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007f56:	f043 0301 	orr.w	r3, r3, #1
 8007f5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f5e:	f7fa fcd1 	bl	8002904 <HAL_GetTick>
 8007f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007f64:	e008      	b.n	8007f78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f66:	f7fa fccd 	bl	8002904 <HAL_GetTick>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	1ad3      	subs	r3, r2, r3
 8007f70:	2b02      	cmp	r3, #2
 8007f72:	d901      	bls.n	8007f78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007f74:	2303      	movs	r3, #3
 8007f76:	e1e7      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007f78:	4b0e      	ldr	r3, [pc, #56]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007f7e:	f003 0302 	and.w	r3, r3, #2
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0ef      	beq.n	8007f66 <HAL_RCC_OscConfig+0x22e>
 8007f86:	e020      	b.n	8007fca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f88:	4b0a      	ldr	r3, [pc, #40]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007f8e:	4a09      	ldr	r2, [pc, #36]	; (8007fb4 <HAL_RCC_OscConfig+0x27c>)
 8007f90:	f023 0301 	bic.w	r3, r3, #1
 8007f94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f98:	f7fa fcb4 	bl	8002904 <HAL_GetTick>
 8007f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007f9e:	e00d      	b.n	8007fbc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fa0:	f7fa fcb0 	bl	8002904 <HAL_GetTick>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	1ad3      	subs	r3, r2, r3
 8007faa:	2b02      	cmp	r3, #2
 8007fac:	d906      	bls.n	8007fbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e1ca      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
 8007fb2:	bf00      	nop
 8007fb4:	40021000 	.word	0x40021000
 8007fb8:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fbc:	4b8c      	ldr	r3, [pc, #560]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8007fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007fc2:	f003 0302 	and.w	r3, r3, #2
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d1ea      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f003 0304 	and.w	r3, r3, #4
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f000 80a6 	beq.w	8008124 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007fdc:	4b84      	ldr	r3, [pc, #528]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8007fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <HAL_RCC_OscConfig+0x2b4>
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e000      	b.n	8007fee <HAL_RCC_OscConfig+0x2b6>
 8007fec:	2300      	movs	r3, #0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d00d      	beq.n	800800e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ff2:	4b7f      	ldr	r3, [pc, #508]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8007ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ff6:	4a7e      	ldr	r2, [pc, #504]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8007ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ffc:	6593      	str	r3, [r2, #88]	; 0x58
 8007ffe:	4b7c      	ldr	r3, [pc, #496]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008006:	60fb      	str	r3, [r7, #12]
 8008008:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800800a:	2301      	movs	r3, #1
 800800c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800800e:	4b79      	ldr	r3, [pc, #484]	; (80081f4 <HAL_RCC_OscConfig+0x4bc>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008016:	2b00      	cmp	r3, #0
 8008018:	d118      	bne.n	800804c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800801a:	4b76      	ldr	r3, [pc, #472]	; (80081f4 <HAL_RCC_OscConfig+0x4bc>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a75      	ldr	r2, [pc, #468]	; (80081f4 <HAL_RCC_OscConfig+0x4bc>)
 8008020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008024:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008026:	f7fa fc6d 	bl	8002904 <HAL_GetTick>
 800802a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800802c:	e008      	b.n	8008040 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800802e:	f7fa fc69 	bl	8002904 <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	2b02      	cmp	r3, #2
 800803a:	d901      	bls.n	8008040 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e183      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008040:	4b6c      	ldr	r3, [pc, #432]	; (80081f4 <HAL_RCC_OscConfig+0x4bc>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008048:	2b00      	cmp	r3, #0
 800804a:	d0f0      	beq.n	800802e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	2b01      	cmp	r3, #1
 8008052:	d108      	bne.n	8008066 <HAL_RCC_OscConfig+0x32e>
 8008054:	4b66      	ldr	r3, [pc, #408]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800805a:	4a65      	ldr	r2, [pc, #404]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 800805c:	f043 0301 	orr.w	r3, r3, #1
 8008060:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008064:	e024      	b.n	80080b0 <HAL_RCC_OscConfig+0x378>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	2b05      	cmp	r3, #5
 800806c:	d110      	bne.n	8008090 <HAL_RCC_OscConfig+0x358>
 800806e:	4b60      	ldr	r3, [pc, #384]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008074:	4a5e      	ldr	r2, [pc, #376]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008076:	f043 0304 	orr.w	r3, r3, #4
 800807a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800807e:	4b5c      	ldr	r3, [pc, #368]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008084:	4a5a      	ldr	r2, [pc, #360]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008086:	f043 0301 	orr.w	r3, r3, #1
 800808a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800808e:	e00f      	b.n	80080b0 <HAL_RCC_OscConfig+0x378>
 8008090:	4b57      	ldr	r3, [pc, #348]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008096:	4a56      	ldr	r2, [pc, #344]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008098:	f023 0301 	bic.w	r3, r3, #1
 800809c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80080a0:	4b53      	ldr	r3, [pc, #332]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 80080a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080a6:	4a52      	ldr	r2, [pc, #328]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 80080a8:	f023 0304 	bic.w	r3, r3, #4
 80080ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d016      	beq.n	80080e6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080b8:	f7fa fc24 	bl	8002904 <HAL_GetTick>
 80080bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080be:	e00a      	b.n	80080d6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080c0:	f7fa fc20 	bl	8002904 <HAL_GetTick>
 80080c4:	4602      	mov	r2, r0
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	1ad3      	subs	r3, r2, r3
 80080ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d901      	bls.n	80080d6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80080d2:	2303      	movs	r3, #3
 80080d4:	e138      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080d6:	4b46      	ldr	r3, [pc, #280]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 80080d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080dc:	f003 0302 	and.w	r3, r3, #2
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d0ed      	beq.n	80080c0 <HAL_RCC_OscConfig+0x388>
 80080e4:	e015      	b.n	8008112 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080e6:	f7fa fc0d 	bl	8002904 <HAL_GetTick>
 80080ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80080ec:	e00a      	b.n	8008104 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080ee:	f7fa fc09 	bl	8002904 <HAL_GetTick>
 80080f2:	4602      	mov	r2, r0
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d901      	bls.n	8008104 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008100:	2303      	movs	r3, #3
 8008102:	e121      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008104:	4b3a      	ldr	r3, [pc, #232]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800810a:	f003 0302 	and.w	r3, r3, #2
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1ed      	bne.n	80080ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008112:	7ffb      	ldrb	r3, [r7, #31]
 8008114:	2b01      	cmp	r3, #1
 8008116:	d105      	bne.n	8008124 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008118:	4b35      	ldr	r3, [pc, #212]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 800811a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800811c:	4a34      	ldr	r2, [pc, #208]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 800811e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008122:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0320 	and.w	r3, r3, #32
 800812c:	2b00      	cmp	r3, #0
 800812e:	d03c      	beq.n	80081aa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	699b      	ldr	r3, [r3, #24]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d01c      	beq.n	8008172 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008138:	4b2d      	ldr	r3, [pc, #180]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 800813a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800813e:	4a2c      	ldr	r2, [pc, #176]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008140:	f043 0301 	orr.w	r3, r3, #1
 8008144:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008148:	f7fa fbdc 	bl	8002904 <HAL_GetTick>
 800814c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800814e:	e008      	b.n	8008162 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008150:	f7fa fbd8 	bl	8002904 <HAL_GetTick>
 8008154:	4602      	mov	r2, r0
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	1ad3      	subs	r3, r2, r3
 800815a:	2b02      	cmp	r3, #2
 800815c:	d901      	bls.n	8008162 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800815e:	2303      	movs	r3, #3
 8008160:	e0f2      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008162:	4b23      	ldr	r3, [pc, #140]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008164:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008168:	f003 0302 	and.w	r3, r3, #2
 800816c:	2b00      	cmp	r3, #0
 800816e:	d0ef      	beq.n	8008150 <HAL_RCC_OscConfig+0x418>
 8008170:	e01b      	b.n	80081aa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008172:	4b1f      	ldr	r3, [pc, #124]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 8008174:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008178:	4a1d      	ldr	r2, [pc, #116]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 800817a:	f023 0301 	bic.w	r3, r3, #1
 800817e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008182:	f7fa fbbf 	bl	8002904 <HAL_GetTick>
 8008186:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008188:	e008      	b.n	800819c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800818a:	f7fa fbbb 	bl	8002904 <HAL_GetTick>
 800818e:	4602      	mov	r2, r0
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	1ad3      	subs	r3, r2, r3
 8008194:	2b02      	cmp	r3, #2
 8008196:	d901      	bls.n	800819c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008198:	2303      	movs	r3, #3
 800819a:	e0d5      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800819c:	4b14      	ldr	r3, [pc, #80]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 800819e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80081a2:	f003 0302 	and.w	r3, r3, #2
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d1ef      	bne.n	800818a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	69db      	ldr	r3, [r3, #28]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 80c9 	beq.w	8008346 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80081b4:	4b0e      	ldr	r3, [pc, #56]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	f003 030c 	and.w	r3, r3, #12
 80081bc:	2b0c      	cmp	r3, #12
 80081be:	f000 8083 	beq.w	80082c8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	69db      	ldr	r3, [r3, #28]
 80081c6:	2b02      	cmp	r3, #2
 80081c8:	d15e      	bne.n	8008288 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081ca:	4b09      	ldr	r3, [pc, #36]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a08      	ldr	r2, [pc, #32]	; (80081f0 <HAL_RCC_OscConfig+0x4b8>)
 80081d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80081d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081d6:	f7fa fb95 	bl	8002904 <HAL_GetTick>
 80081da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081dc:	e00c      	b.n	80081f8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081de:	f7fa fb91 	bl	8002904 <HAL_GetTick>
 80081e2:	4602      	mov	r2, r0
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	1ad3      	subs	r3, r2, r3
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	d905      	bls.n	80081f8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80081ec:	2303      	movs	r3, #3
 80081ee:	e0ab      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
 80081f0:	40021000 	.word	0x40021000
 80081f4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081f8:	4b55      	ldr	r3, [pc, #340]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008200:	2b00      	cmp	r3, #0
 8008202:	d1ec      	bne.n	80081de <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008204:	4b52      	ldr	r3, [pc, #328]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 8008206:	68da      	ldr	r2, [r3, #12]
 8008208:	4b52      	ldr	r3, [pc, #328]	; (8008354 <HAL_RCC_OscConfig+0x61c>)
 800820a:	4013      	ands	r3, r2
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	6a11      	ldr	r1, [r2, #32]
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008214:	3a01      	subs	r2, #1
 8008216:	0112      	lsls	r2, r2, #4
 8008218:	4311      	orrs	r1, r2
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800821e:	0212      	lsls	r2, r2, #8
 8008220:	4311      	orrs	r1, r2
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008226:	0852      	lsrs	r2, r2, #1
 8008228:	3a01      	subs	r2, #1
 800822a:	0552      	lsls	r2, r2, #21
 800822c:	4311      	orrs	r1, r2
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008232:	0852      	lsrs	r2, r2, #1
 8008234:	3a01      	subs	r2, #1
 8008236:	0652      	lsls	r2, r2, #25
 8008238:	4311      	orrs	r1, r2
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800823e:	06d2      	lsls	r2, r2, #27
 8008240:	430a      	orrs	r2, r1
 8008242:	4943      	ldr	r1, [pc, #268]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 8008244:	4313      	orrs	r3, r2
 8008246:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008248:	4b41      	ldr	r3, [pc, #260]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a40      	ldr	r2, [pc, #256]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 800824e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008252:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008254:	4b3e      	ldr	r3, [pc, #248]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	4a3d      	ldr	r2, [pc, #244]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 800825a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800825e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008260:	f7fa fb50 	bl	8002904 <HAL_GetTick>
 8008264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008266:	e008      	b.n	800827a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008268:	f7fa fb4c 	bl	8002904 <HAL_GetTick>
 800826c:	4602      	mov	r2, r0
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	2b02      	cmp	r3, #2
 8008274:	d901      	bls.n	800827a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008276:	2303      	movs	r3, #3
 8008278:	e066      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800827a:	4b35      	ldr	r3, [pc, #212]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008282:	2b00      	cmp	r3, #0
 8008284:	d0f0      	beq.n	8008268 <HAL_RCC_OscConfig+0x530>
 8008286:	e05e      	b.n	8008346 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008288:	4b31      	ldr	r3, [pc, #196]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a30      	ldr	r2, [pc, #192]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 800828e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008292:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008294:	f7fa fb36 	bl	8002904 <HAL_GetTick>
 8008298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800829a:	e008      	b.n	80082ae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800829c:	f7fa fb32 	bl	8002904 <HAL_GetTick>
 80082a0:	4602      	mov	r2, r0
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	1ad3      	subs	r3, r2, r3
 80082a6:	2b02      	cmp	r3, #2
 80082a8:	d901      	bls.n	80082ae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e04c      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082ae:	4b28      	ldr	r3, [pc, #160]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d1f0      	bne.n	800829c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80082ba:	4b25      	ldr	r3, [pc, #148]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 80082bc:	68da      	ldr	r2, [r3, #12]
 80082be:	4924      	ldr	r1, [pc, #144]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 80082c0:	4b25      	ldr	r3, [pc, #148]	; (8008358 <HAL_RCC_OscConfig+0x620>)
 80082c2:	4013      	ands	r3, r2
 80082c4:	60cb      	str	r3, [r1, #12]
 80082c6:	e03e      	b.n	8008346 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	69db      	ldr	r3, [r3, #28]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d101      	bne.n	80082d4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e039      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80082d4:	4b1e      	ldr	r3, [pc, #120]	; (8008350 <HAL_RCC_OscConfig+0x618>)
 80082d6:	68db      	ldr	r3, [r3, #12]
 80082d8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	f003 0203 	and.w	r2, r3, #3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6a1b      	ldr	r3, [r3, #32]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d12c      	bne.n	8008342 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f2:	3b01      	subs	r3, #1
 80082f4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082f6:	429a      	cmp	r2, r3
 80082f8:	d123      	bne.n	8008342 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008304:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008306:	429a      	cmp	r2, r3
 8008308:	d11b      	bne.n	8008342 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008314:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008316:	429a      	cmp	r2, r3
 8008318:	d113      	bne.n	8008342 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008324:	085b      	lsrs	r3, r3, #1
 8008326:	3b01      	subs	r3, #1
 8008328:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800832a:	429a      	cmp	r2, r3
 800832c:	d109      	bne.n	8008342 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008338:	085b      	lsrs	r3, r3, #1
 800833a:	3b01      	subs	r3, #1
 800833c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800833e:	429a      	cmp	r2, r3
 8008340:	d001      	beq.n	8008346 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	e000      	b.n	8008348 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3720      	adds	r7, #32
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}
 8008350:	40021000 	.word	0x40021000
 8008354:	019f800c 	.word	0x019f800c
 8008358:	feeefffc 	.word	0xfeeefffc

0800835c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008366:	2300      	movs	r3, #0
 8008368:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d101      	bne.n	8008374 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008370:	2301      	movs	r3, #1
 8008372:	e11e      	b.n	80085b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008374:	4b91      	ldr	r3, [pc, #580]	; (80085bc <HAL_RCC_ClockConfig+0x260>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 030f 	and.w	r3, r3, #15
 800837c:	683a      	ldr	r2, [r7, #0]
 800837e:	429a      	cmp	r2, r3
 8008380:	d910      	bls.n	80083a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008382:	4b8e      	ldr	r3, [pc, #568]	; (80085bc <HAL_RCC_ClockConfig+0x260>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f023 020f 	bic.w	r2, r3, #15
 800838a:	498c      	ldr	r1, [pc, #560]	; (80085bc <HAL_RCC_ClockConfig+0x260>)
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	4313      	orrs	r3, r2
 8008390:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008392:	4b8a      	ldr	r3, [pc, #552]	; (80085bc <HAL_RCC_ClockConfig+0x260>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f003 030f 	and.w	r3, r3, #15
 800839a:	683a      	ldr	r2, [r7, #0]
 800839c:	429a      	cmp	r2, r3
 800839e:	d001      	beq.n	80083a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	e106      	b.n	80085b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 0301 	and.w	r3, r3, #1
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d073      	beq.n	8008498 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	2b03      	cmp	r3, #3
 80083b6:	d129      	bne.n	800840c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80083b8:	4b81      	ldr	r3, [pc, #516]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d101      	bne.n	80083c8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e0f4      	b.n	80085b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80083c8:	f000 f972 	bl	80086b0 <RCC_GetSysClockFreqFromPLLSource>
 80083cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	4a7c      	ldr	r2, [pc, #496]	; (80085c4 <HAL_RCC_ClockConfig+0x268>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d93f      	bls.n	8008456 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80083d6:	4b7a      	ldr	r3, [pc, #488]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d009      	beq.n	80083f6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d033      	beq.n	8008456 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d12f      	bne.n	8008456 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80083f6:	4b72      	ldr	r3, [pc, #456]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80083f8:	689b      	ldr	r3, [r3, #8]
 80083fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80083fe:	4a70      	ldr	r2, [pc, #448]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008400:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008404:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008406:	2380      	movs	r3, #128	; 0x80
 8008408:	617b      	str	r3, [r7, #20]
 800840a:	e024      	b.n	8008456 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	2b02      	cmp	r3, #2
 8008412:	d107      	bne.n	8008424 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008414:	4b6a      	ldr	r3, [pc, #424]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800841c:	2b00      	cmp	r3, #0
 800841e:	d109      	bne.n	8008434 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	e0c6      	b.n	80085b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008424:	4b66      	ldr	r3, [pc, #408]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800842c:	2b00      	cmp	r3, #0
 800842e:	d101      	bne.n	8008434 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	e0be      	b.n	80085b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008434:	f000 f8ce 	bl	80085d4 <HAL_RCC_GetSysClockFreq>
 8008438:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	4a61      	ldr	r2, [pc, #388]	; (80085c4 <HAL_RCC_ClockConfig+0x268>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d909      	bls.n	8008456 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008442:	4b5f      	ldr	r3, [pc, #380]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800844a:	4a5d      	ldr	r2, [pc, #372]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 800844c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008450:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008452:	2380      	movs	r3, #128	; 0x80
 8008454:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008456:	4b5a      	ldr	r3, [pc, #360]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	f023 0203 	bic.w	r2, r3, #3
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	4957      	ldr	r1, [pc, #348]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008464:	4313      	orrs	r3, r2
 8008466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008468:	f7fa fa4c 	bl	8002904 <HAL_GetTick>
 800846c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800846e:	e00a      	b.n	8008486 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008470:	f7fa fa48 	bl	8002904 <HAL_GetTick>
 8008474:	4602      	mov	r2, r0
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	1ad3      	subs	r3, r2, r3
 800847a:	f241 3288 	movw	r2, #5000	; 0x1388
 800847e:	4293      	cmp	r3, r2
 8008480:	d901      	bls.n	8008486 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008482:	2303      	movs	r3, #3
 8008484:	e095      	b.n	80085b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008486:	4b4e      	ldr	r3, [pc, #312]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	f003 020c 	and.w	r2, r3, #12
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	009b      	lsls	r3, r3, #2
 8008494:	429a      	cmp	r2, r3
 8008496:	d1eb      	bne.n	8008470 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 0302 	and.w	r3, r3, #2
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d023      	beq.n	80084ec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f003 0304 	and.w	r3, r3, #4
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d005      	beq.n	80084bc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084b0:	4b43      	ldr	r3, [pc, #268]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	4a42      	ldr	r2, [pc, #264]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80084b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80084ba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f003 0308 	and.w	r3, r3, #8
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d007      	beq.n	80084d8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80084c8:	4b3d      	ldr	r3, [pc, #244]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80084d0:	4a3b      	ldr	r2, [pc, #236]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80084d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80084d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80084d8:	4b39      	ldr	r3, [pc, #228]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	4936      	ldr	r1, [pc, #216]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80084e6:	4313      	orrs	r3, r2
 80084e8:	608b      	str	r3, [r1, #8]
 80084ea:	e008      	b.n	80084fe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	2b80      	cmp	r3, #128	; 0x80
 80084f0:	d105      	bne.n	80084fe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80084f2:	4b33      	ldr	r3, [pc, #204]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	4a32      	ldr	r2, [pc, #200]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 80084f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084fc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80084fe:	4b2f      	ldr	r3, [pc, #188]	; (80085bc <HAL_RCC_ClockConfig+0x260>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 030f 	and.w	r3, r3, #15
 8008506:	683a      	ldr	r2, [r7, #0]
 8008508:	429a      	cmp	r2, r3
 800850a:	d21d      	bcs.n	8008548 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800850c:	4b2b      	ldr	r3, [pc, #172]	; (80085bc <HAL_RCC_ClockConfig+0x260>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f023 020f 	bic.w	r2, r3, #15
 8008514:	4929      	ldr	r1, [pc, #164]	; (80085bc <HAL_RCC_ClockConfig+0x260>)
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	4313      	orrs	r3, r2
 800851a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800851c:	f7fa f9f2 	bl	8002904 <HAL_GetTick>
 8008520:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008522:	e00a      	b.n	800853a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008524:	f7fa f9ee 	bl	8002904 <HAL_GetTick>
 8008528:	4602      	mov	r2, r0
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	1ad3      	subs	r3, r2, r3
 800852e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008532:	4293      	cmp	r3, r2
 8008534:	d901      	bls.n	800853a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008536:	2303      	movs	r3, #3
 8008538:	e03b      	b.n	80085b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800853a:	4b20      	ldr	r3, [pc, #128]	; (80085bc <HAL_RCC_ClockConfig+0x260>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 030f 	and.w	r3, r3, #15
 8008542:	683a      	ldr	r2, [r7, #0]
 8008544:	429a      	cmp	r2, r3
 8008546:	d1ed      	bne.n	8008524 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f003 0304 	and.w	r3, r3, #4
 8008550:	2b00      	cmp	r3, #0
 8008552:	d008      	beq.n	8008566 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008554:	4b1a      	ldr	r3, [pc, #104]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	4917      	ldr	r1, [pc, #92]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008562:	4313      	orrs	r3, r2
 8008564:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 0308 	and.w	r3, r3, #8
 800856e:	2b00      	cmp	r3, #0
 8008570:	d009      	beq.n	8008586 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008572:	4b13      	ldr	r3, [pc, #76]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008574:	689b      	ldr	r3, [r3, #8]
 8008576:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	691b      	ldr	r3, [r3, #16]
 800857e:	00db      	lsls	r3, r3, #3
 8008580:	490f      	ldr	r1, [pc, #60]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 8008582:	4313      	orrs	r3, r2
 8008584:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008586:	f000 f825 	bl	80085d4 <HAL_RCC_GetSysClockFreq>
 800858a:	4602      	mov	r2, r0
 800858c:	4b0c      	ldr	r3, [pc, #48]	; (80085c0 <HAL_RCC_ClockConfig+0x264>)
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	091b      	lsrs	r3, r3, #4
 8008592:	f003 030f 	and.w	r3, r3, #15
 8008596:	490c      	ldr	r1, [pc, #48]	; (80085c8 <HAL_RCC_ClockConfig+0x26c>)
 8008598:	5ccb      	ldrb	r3, [r1, r3]
 800859a:	f003 031f 	and.w	r3, r3, #31
 800859e:	fa22 f303 	lsr.w	r3, r2, r3
 80085a2:	4a0a      	ldr	r2, [pc, #40]	; (80085cc <HAL_RCC_ClockConfig+0x270>)
 80085a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80085a6:	4b0a      	ldr	r3, [pc, #40]	; (80085d0 <HAL_RCC_ClockConfig+0x274>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7fa f95e 	bl	800286c <HAL_InitTick>
 80085b0:	4603      	mov	r3, r0
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3718      	adds	r7, #24
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop
 80085bc:	40022000 	.word	0x40022000
 80085c0:	40021000 	.word	0x40021000
 80085c4:	04c4b400 	.word	0x04c4b400
 80085c8:	08012028 	.word	0x08012028
 80085cc:	20000010 	.word	0x20000010
 80085d0:	20000014 	.word	0x20000014

080085d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b087      	sub	sp, #28
 80085d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80085da:	4b2c      	ldr	r3, [pc, #176]	; (800868c <HAL_RCC_GetSysClockFreq+0xb8>)
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f003 030c 	and.w	r3, r3, #12
 80085e2:	2b04      	cmp	r3, #4
 80085e4:	d102      	bne.n	80085ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80085e6:	4b2a      	ldr	r3, [pc, #168]	; (8008690 <HAL_RCC_GetSysClockFreq+0xbc>)
 80085e8:	613b      	str	r3, [r7, #16]
 80085ea:	e047      	b.n	800867c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80085ec:	4b27      	ldr	r3, [pc, #156]	; (800868c <HAL_RCC_GetSysClockFreq+0xb8>)
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	f003 030c 	and.w	r3, r3, #12
 80085f4:	2b08      	cmp	r3, #8
 80085f6:	d102      	bne.n	80085fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80085f8:	4b26      	ldr	r3, [pc, #152]	; (8008694 <HAL_RCC_GetSysClockFreq+0xc0>)
 80085fa:	613b      	str	r3, [r7, #16]
 80085fc:	e03e      	b.n	800867c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80085fe:	4b23      	ldr	r3, [pc, #140]	; (800868c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	f003 030c 	and.w	r3, r3, #12
 8008606:	2b0c      	cmp	r3, #12
 8008608:	d136      	bne.n	8008678 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800860a:	4b20      	ldr	r3, [pc, #128]	; (800868c <HAL_RCC_GetSysClockFreq+0xb8>)
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	f003 0303 	and.w	r3, r3, #3
 8008612:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008614:	4b1d      	ldr	r3, [pc, #116]	; (800868c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	091b      	lsrs	r3, r3, #4
 800861a:	f003 030f 	and.w	r3, r3, #15
 800861e:	3301      	adds	r3, #1
 8008620:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2b03      	cmp	r3, #3
 8008626:	d10c      	bne.n	8008642 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008628:	4a1a      	ldr	r2, [pc, #104]	; (8008694 <HAL_RCC_GetSysClockFreq+0xc0>)
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008630:	4a16      	ldr	r2, [pc, #88]	; (800868c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008632:	68d2      	ldr	r2, [r2, #12]
 8008634:	0a12      	lsrs	r2, r2, #8
 8008636:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800863a:	fb02 f303 	mul.w	r3, r2, r3
 800863e:	617b      	str	r3, [r7, #20]
      break;
 8008640:	e00c      	b.n	800865c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008642:	4a13      	ldr	r2, [pc, #76]	; (8008690 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	fbb2 f3f3 	udiv	r3, r2, r3
 800864a:	4a10      	ldr	r2, [pc, #64]	; (800868c <HAL_RCC_GetSysClockFreq+0xb8>)
 800864c:	68d2      	ldr	r2, [r2, #12]
 800864e:	0a12      	lsrs	r2, r2, #8
 8008650:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008654:	fb02 f303 	mul.w	r3, r2, r3
 8008658:	617b      	str	r3, [r7, #20]
      break;
 800865a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800865c:	4b0b      	ldr	r3, [pc, #44]	; (800868c <HAL_RCC_GetSysClockFreq+0xb8>)
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	0e5b      	lsrs	r3, r3, #25
 8008662:	f003 0303 	and.w	r3, r3, #3
 8008666:	3301      	adds	r3, #1
 8008668:	005b      	lsls	r3, r3, #1
 800866a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	fbb2 f3f3 	udiv	r3, r2, r3
 8008674:	613b      	str	r3, [r7, #16]
 8008676:	e001      	b.n	800867c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008678:	2300      	movs	r3, #0
 800867a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800867c:	693b      	ldr	r3, [r7, #16]
}
 800867e:	4618      	mov	r0, r3
 8008680:	371c      	adds	r7, #28
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr
 800868a:	bf00      	nop
 800868c:	40021000 	.word	0x40021000
 8008690:	00f42400 	.word	0x00f42400
 8008694:	007a1200 	.word	0x007a1200

08008698 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008698:	b480      	push	{r7}
 800869a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800869c:	4b03      	ldr	r3, [pc, #12]	; (80086ac <HAL_RCC_GetHCLKFreq+0x14>)
 800869e:	681b      	ldr	r3, [r3, #0]
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr
 80086aa:	bf00      	nop
 80086ac:	20000010 	.word	0x20000010

080086b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80086b6:	4b1e      	ldr	r3, [pc, #120]	; (8008730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80086b8:	68db      	ldr	r3, [r3, #12]
 80086ba:	f003 0303 	and.w	r3, r3, #3
 80086be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80086c0:	4b1b      	ldr	r3, [pc, #108]	; (8008730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	091b      	lsrs	r3, r3, #4
 80086c6:	f003 030f 	and.w	r3, r3, #15
 80086ca:	3301      	adds	r3, #1
 80086cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	2b03      	cmp	r3, #3
 80086d2:	d10c      	bne.n	80086ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086d4:	4a17      	ldr	r2, [pc, #92]	; (8008734 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086dc:	4a14      	ldr	r2, [pc, #80]	; (8008730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80086de:	68d2      	ldr	r2, [r2, #12]
 80086e0:	0a12      	lsrs	r2, r2, #8
 80086e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80086e6:	fb02 f303 	mul.w	r3, r2, r3
 80086ea:	617b      	str	r3, [r7, #20]
    break;
 80086ec:	e00c      	b.n	8008708 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086ee:	4a12      	ldr	r2, [pc, #72]	; (8008738 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086f6:	4a0e      	ldr	r2, [pc, #56]	; (8008730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80086f8:	68d2      	ldr	r2, [r2, #12]
 80086fa:	0a12      	lsrs	r2, r2, #8
 80086fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008700:	fb02 f303 	mul.w	r3, r2, r3
 8008704:	617b      	str	r3, [r7, #20]
    break;
 8008706:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008708:	4b09      	ldr	r3, [pc, #36]	; (8008730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800870a:	68db      	ldr	r3, [r3, #12]
 800870c:	0e5b      	lsrs	r3, r3, #25
 800870e:	f003 0303 	and.w	r3, r3, #3
 8008712:	3301      	adds	r3, #1
 8008714:	005b      	lsls	r3, r3, #1
 8008716:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008718:	697a      	ldr	r2, [r7, #20]
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008720:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008722:	687b      	ldr	r3, [r7, #4]
}
 8008724:	4618      	mov	r0, r3
 8008726:	371c      	adds	r7, #28
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr
 8008730:	40021000 	.word	0x40021000
 8008734:	007a1200 	.word	0x007a1200
 8008738:	00f42400 	.word	0x00f42400

0800873c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b086      	sub	sp, #24
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008744:	2300      	movs	r3, #0
 8008746:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008748:	2300      	movs	r3, #0
 800874a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008754:	2b00      	cmp	r3, #0
 8008756:	f000 8098 	beq.w	800888a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800875a:	2300      	movs	r3, #0
 800875c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800875e:	4b43      	ldr	r3, [pc, #268]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008766:	2b00      	cmp	r3, #0
 8008768:	d10d      	bne.n	8008786 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800876a:	4b40      	ldr	r3, [pc, #256]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800876c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800876e:	4a3f      	ldr	r2, [pc, #252]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008774:	6593      	str	r3, [r2, #88]	; 0x58
 8008776:	4b3d      	ldr	r3, [pc, #244]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800877a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800877e:	60bb      	str	r3, [r7, #8]
 8008780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008782:	2301      	movs	r3, #1
 8008784:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008786:	4b3a      	ldr	r3, [pc, #232]	; (8008870 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a39      	ldr	r2, [pc, #228]	; (8008870 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800878c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008790:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008792:	f7fa f8b7 	bl	8002904 <HAL_GetTick>
 8008796:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008798:	e009      	b.n	80087ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800879a:	f7fa f8b3 	bl	8002904 <HAL_GetTick>
 800879e:	4602      	mov	r2, r0
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	1ad3      	subs	r3, r2, r3
 80087a4:	2b02      	cmp	r3, #2
 80087a6:	d902      	bls.n	80087ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	74fb      	strb	r3, [r7, #19]
        break;
 80087ac:	e005      	b.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087ae:	4b30      	ldr	r3, [pc, #192]	; (8008870 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d0ef      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80087ba:	7cfb      	ldrb	r3, [r7, #19]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d159      	bne.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80087c0:	4b2a      	ldr	r3, [pc, #168]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80087c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d01e      	beq.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087d6:	697a      	ldr	r2, [r7, #20]
 80087d8:	429a      	cmp	r2, r3
 80087da:	d019      	beq.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80087dc:	4b23      	ldr	r3, [pc, #140]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80087de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80087e8:	4b20      	ldr	r3, [pc, #128]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80087ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087ee:	4a1f      	ldr	r2, [pc, #124]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80087f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80087f8:	4b1c      	ldr	r3, [pc, #112]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80087fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087fe:	4a1b      	ldr	r2, [pc, #108]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008808:	4a18      	ldr	r2, [pc, #96]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	f003 0301 	and.w	r3, r3, #1
 8008816:	2b00      	cmp	r3, #0
 8008818:	d016      	beq.n	8008848 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800881a:	f7fa f873 	bl	8002904 <HAL_GetTick>
 800881e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008820:	e00b      	b.n	800883a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008822:	f7fa f86f 	bl	8002904 <HAL_GetTick>
 8008826:	4602      	mov	r2, r0
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	1ad3      	subs	r3, r2, r3
 800882c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008830:	4293      	cmp	r3, r2
 8008832:	d902      	bls.n	800883a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	74fb      	strb	r3, [r7, #19]
            break;
 8008838:	e006      	b.n	8008848 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800883a:	4b0c      	ldr	r3, [pc, #48]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800883c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008840:	f003 0302 	and.w	r3, r3, #2
 8008844:	2b00      	cmp	r3, #0
 8008846:	d0ec      	beq.n	8008822 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008848:	7cfb      	ldrb	r3, [r7, #19]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d10b      	bne.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800884e:	4b07      	ldr	r3, [pc, #28]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008854:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800885c:	4903      	ldr	r1, [pc, #12]	; (800886c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800885e:	4313      	orrs	r3, r2
 8008860:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008864:	e008      	b.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008866:	7cfb      	ldrb	r3, [r7, #19]
 8008868:	74bb      	strb	r3, [r7, #18]
 800886a:	e005      	b.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800886c:	40021000 	.word	0x40021000
 8008870:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008874:	7cfb      	ldrb	r3, [r7, #19]
 8008876:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008878:	7c7b      	ldrb	r3, [r7, #17]
 800887a:	2b01      	cmp	r3, #1
 800887c:	d105      	bne.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800887e:	4ba7      	ldr	r3, [pc, #668]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008882:	4aa6      	ldr	r2, [pc, #664]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008884:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008888:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 0301 	and.w	r3, r3, #1
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00a      	beq.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008896:	4ba1      	ldr	r3, [pc, #644]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800889c:	f023 0203 	bic.w	r2, r3, #3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	499d      	ldr	r1, [pc, #628]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088a6:	4313      	orrs	r3, r2
 80088a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00a      	beq.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80088b8:	4b98      	ldr	r3, [pc, #608]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088be:	f023 020c 	bic.w	r2, r3, #12
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	4995      	ldr	r1, [pc, #596]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088c8:	4313      	orrs	r3, r2
 80088ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f003 0304 	and.w	r3, r3, #4
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00a      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80088da:	4b90      	ldr	r3, [pc, #576]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	498c      	ldr	r1, [pc, #560]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088ea:	4313      	orrs	r3, r2
 80088ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 0308 	and.w	r3, r3, #8
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00a      	beq.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80088fc:	4b87      	ldr	r3, [pc, #540]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008902:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	691b      	ldr	r3, [r3, #16]
 800890a:	4984      	ldr	r1, [pc, #528]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800890c:	4313      	orrs	r3, r2
 800890e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f003 0310 	and.w	r3, r3, #16
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00a      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800891e:	4b7f      	ldr	r3, [pc, #508]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008924:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	695b      	ldr	r3, [r3, #20]
 800892c:	497b      	ldr	r1, [pc, #492]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800892e:	4313      	orrs	r3, r2
 8008930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f003 0320 	and.w	r3, r3, #32
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00a      	beq.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008940:	4b76      	ldr	r3, [pc, #472]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008946:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	699b      	ldr	r3, [r3, #24]
 800894e:	4973      	ldr	r1, [pc, #460]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008950:	4313      	orrs	r3, r2
 8008952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00a      	beq.n	8008978 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008962:	4b6e      	ldr	r3, [pc, #440]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008968:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	69db      	ldr	r3, [r3, #28]
 8008970:	496a      	ldr	r1, [pc, #424]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008972:	4313      	orrs	r3, r2
 8008974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008980:	2b00      	cmp	r3, #0
 8008982:	d00a      	beq.n	800899a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008984:	4b65      	ldr	r3, [pc, #404]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800898a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6a1b      	ldr	r3, [r3, #32]
 8008992:	4962      	ldr	r1, [pc, #392]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008994:	4313      	orrs	r3, r2
 8008996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00a      	beq.n	80089bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80089a6:	4b5d      	ldr	r3, [pc, #372]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b4:	4959      	ldr	r1, [pc, #356]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089b6:	4313      	orrs	r3, r2
 80089b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00a      	beq.n	80089de <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80089c8:	4b54      	ldr	r3, [pc, #336]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80089ce:	f023 0203 	bic.w	r2, r3, #3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089d6:	4951      	ldr	r1, [pc, #324]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089d8:	4313      	orrs	r3, r2
 80089da:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00a      	beq.n	8008a00 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80089ea:	4b4c      	ldr	r3, [pc, #304]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089f8:	4948      	ldr	r1, [pc, #288]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089fa:	4313      	orrs	r3, r2
 80089fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d015      	beq.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008a0c:	4b43      	ldr	r3, [pc, #268]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a12:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a1a:	4940      	ldr	r1, [pc, #256]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a2a:	d105      	bne.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a2c:	4b3b      	ldr	r3, [pc, #236]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	4a3a      	ldr	r2, [pc, #232]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a36:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d015      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008a44:	4b35      	ldr	r3, [pc, #212]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a4a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a52:	4932      	ldr	r1, [pc, #200]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a54:	4313      	orrs	r3, r2
 8008a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a62:	d105      	bne.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a64:	4b2d      	ldr	r3, [pc, #180]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a66:	68db      	ldr	r3, [r3, #12]
 8008a68:	4a2c      	ldr	r2, [pc, #176]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a6e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d015      	beq.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008a7c:	4b27      	ldr	r3, [pc, #156]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a82:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a8a:	4924      	ldr	r1, [pc, #144]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a96:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008a9a:	d105      	bne.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a9c:	4b1f      	ldr	r3, [pc, #124]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a9e:	68db      	ldr	r3, [r3, #12]
 8008aa0:	4a1e      	ldr	r2, [pc, #120]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008aa2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008aa6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d015      	beq.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008ab4:	4b19      	ldr	r3, [pc, #100]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008aba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ac2:	4916      	ldr	r1, [pc, #88]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ace:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008ad2:	d105      	bne.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ad4:	4b11      	ldr	r3, [pc, #68]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	4a10      	ldr	r2, [pc, #64]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ada:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ade:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d019      	beq.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008aec:	4b0b      	ldr	r3, [pc, #44]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008af2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008afa:	4908      	ldr	r1, [pc, #32]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008afc:	4313      	orrs	r3, r2
 8008afe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008b0a:	d109      	bne.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b0c:	4b03      	ldr	r3, [pc, #12]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	4a02      	ldr	r2, [pc, #8]	; (8008b1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b16:	60d3      	str	r3, [r2, #12]
 8008b18:	e002      	b.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8008b1a:	bf00      	nop
 8008b1c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d015      	beq.n	8008b58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008b2c:	4b29      	ldr	r3, [pc, #164]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b32:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b3a:	4926      	ldr	r1, [pc, #152]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b4a:	d105      	bne.n	8008b58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008b4c:	4b21      	ldr	r3, [pc, #132]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	4a20      	ldr	r2, [pc, #128]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b56:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d015      	beq.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008b64:	4b1b      	ldr	r3, [pc, #108]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b6a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b72:	4918      	ldr	r1, [pc, #96]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b74:	4313      	orrs	r3, r2
 8008b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b82:	d105      	bne.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008b84:	4b13      	ldr	r3, [pc, #76]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	4a12      	ldr	r2, [pc, #72]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b8e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d015      	beq.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008b9c:	4b0d      	ldr	r3, [pc, #52]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008b9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008ba2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008baa:	490a      	ldr	r1, [pc, #40]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008bac:	4313      	orrs	r3, r2
 8008bae:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bb6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008bba:	d105      	bne.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008bbc:	4b05      	ldr	r3, [pc, #20]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	4a04      	ldr	r2, [pc, #16]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008bc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008bc6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008bc8:	7cbb      	ldrb	r3, [r7, #18]
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3718      	adds	r7, #24
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
 8008bd2:	bf00      	nop
 8008bd4:	40021000 	.word	0x40021000

08008bd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d101      	bne.n	8008bea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008be6:	2301      	movs	r3, #1
 8008be8:	e049      	b.n	8008c7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d106      	bne.n	8008c04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7f9 fc5e 	bl	80024c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2202      	movs	r2, #2
 8008c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681a      	ldr	r2, [r3, #0]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	3304      	adds	r3, #4
 8008c14:	4619      	mov	r1, r3
 8008c16:	4610      	mov	r0, r2
 8008c18:	f000 fb74 	bl	8009304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2201      	movs	r2, #1
 8008c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2201      	movs	r2, #1
 8008c58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2201      	movs	r2, #1
 8008c68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3708      	adds	r7, #8
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
	...

08008c88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d001      	beq.n	8008ca0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e054      	b.n	8008d4a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2202      	movs	r2, #2
 8008ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68da      	ldr	r2, [r3, #12]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f042 0201 	orr.w	r2, r2, #1
 8008cb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a26      	ldr	r2, [pc, #152]	; (8008d58 <HAL_TIM_Base_Start_IT+0xd0>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d022      	beq.n	8008d08 <HAL_TIM_Base_Start_IT+0x80>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cca:	d01d      	beq.n	8008d08 <HAL_TIM_Base_Start_IT+0x80>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a22      	ldr	r2, [pc, #136]	; (8008d5c <HAL_TIM_Base_Start_IT+0xd4>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d018      	beq.n	8008d08 <HAL_TIM_Base_Start_IT+0x80>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a21      	ldr	r2, [pc, #132]	; (8008d60 <HAL_TIM_Base_Start_IT+0xd8>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d013      	beq.n	8008d08 <HAL_TIM_Base_Start_IT+0x80>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a1f      	ldr	r2, [pc, #124]	; (8008d64 <HAL_TIM_Base_Start_IT+0xdc>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d00e      	beq.n	8008d08 <HAL_TIM_Base_Start_IT+0x80>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a1e      	ldr	r2, [pc, #120]	; (8008d68 <HAL_TIM_Base_Start_IT+0xe0>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d009      	beq.n	8008d08 <HAL_TIM_Base_Start_IT+0x80>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a1c      	ldr	r2, [pc, #112]	; (8008d6c <HAL_TIM_Base_Start_IT+0xe4>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d004      	beq.n	8008d08 <HAL_TIM_Base_Start_IT+0x80>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a1b      	ldr	r2, [pc, #108]	; (8008d70 <HAL_TIM_Base_Start_IT+0xe8>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d115      	bne.n	8008d34 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	689a      	ldr	r2, [r3, #8]
 8008d0e:	4b19      	ldr	r3, [pc, #100]	; (8008d74 <HAL_TIM_Base_Start_IT+0xec>)
 8008d10:	4013      	ands	r3, r2
 8008d12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2b06      	cmp	r3, #6
 8008d18:	d015      	beq.n	8008d46 <HAL_TIM_Base_Start_IT+0xbe>
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d20:	d011      	beq.n	8008d46 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	681a      	ldr	r2, [r3, #0]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f042 0201 	orr.w	r2, r2, #1
 8008d30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d32:	e008      	b.n	8008d46 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f042 0201 	orr.w	r2, r2, #1
 8008d42:	601a      	str	r2, [r3, #0]
 8008d44:	e000      	b.n	8008d48 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3714      	adds	r7, #20
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop
 8008d58:	40012c00 	.word	0x40012c00
 8008d5c:	40000400 	.word	0x40000400
 8008d60:	40000800 	.word	0x40000800
 8008d64:	40000c00 	.word	0x40000c00
 8008d68:	40013400 	.word	0x40013400
 8008d6c:	40014000 	.word	0x40014000
 8008d70:	40015000 	.word	0x40015000
 8008d74:	00010007 	.word	0x00010007

08008d78 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	68da      	ldr	r2, [r3, #12]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f022 0201 	bic.w	r2, r2, #1
 8008d8e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	6a1a      	ldr	r2, [r3, #32]
 8008d96:	f241 1311 	movw	r3, #4369	; 0x1111
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d10f      	bne.n	8008dc0 <HAL_TIM_Base_Stop_IT+0x48>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	6a1a      	ldr	r2, [r3, #32]
 8008da6:	f244 4344 	movw	r3, #17476	; 0x4444
 8008daa:	4013      	ands	r3, r2
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d107      	bne.n	8008dc0 <HAL_TIM_Base_Stop_IT+0x48>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f022 0201 	bic.w	r2, r2, #1
 8008dbe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	370c      	adds	r7, #12
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd4:	4770      	bx	lr

08008dd6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b084      	sub	sp, #16
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	68db      	ldr	r3, [r3, #12]
 8008de4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	f003 0302 	and.w	r3, r3, #2
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d020      	beq.n	8008e3a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d01b      	beq.n	8008e3a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f06f 0202 	mvn.w	r2, #2
 8008e0a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	699b      	ldr	r3, [r3, #24]
 8008e18:	f003 0303 	and.w	r3, r3, #3
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d003      	beq.n	8008e28 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 fa51 	bl	80092c8 <HAL_TIM_IC_CaptureCallback>
 8008e26:	e005      	b.n	8008e34 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 fa43 	bl	80092b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 fa54 	bl	80092dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	f003 0304 	and.w	r3, r3, #4
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d020      	beq.n	8008e86 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f003 0304 	and.w	r3, r3, #4
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d01b      	beq.n	8008e86 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f06f 0204 	mvn.w	r2, #4
 8008e56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2202      	movs	r2, #2
 8008e5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d003      	beq.n	8008e74 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 fa2b 	bl	80092c8 <HAL_TIM_IC_CaptureCallback>
 8008e72:	e005      	b.n	8008e80 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 fa1d 	bl	80092b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 fa2e 	bl	80092dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	f003 0308 	and.w	r3, r3, #8
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d020      	beq.n	8008ed2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f003 0308 	and.w	r3, r3, #8
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d01b      	beq.n	8008ed2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f06f 0208 	mvn.w	r2, #8
 8008ea2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2204      	movs	r2, #4
 8008ea8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	69db      	ldr	r3, [r3, #28]
 8008eb0:	f003 0303 	and.w	r3, r3, #3
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d003      	beq.n	8008ec0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f000 fa05 	bl	80092c8 <HAL_TIM_IC_CaptureCallback>
 8008ebe:	e005      	b.n	8008ecc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 f9f7 	bl	80092b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f000 fa08 	bl	80092dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	f003 0310 	and.w	r3, r3, #16
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d020      	beq.n	8008f1e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f003 0310 	and.w	r3, r3, #16
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d01b      	beq.n	8008f1e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f06f 0210 	mvn.w	r2, #16
 8008eee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2208      	movs	r2, #8
 8008ef4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	69db      	ldr	r3, [r3, #28]
 8008efc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d003      	beq.n	8008f0c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 f9df 	bl	80092c8 <HAL_TIM_IC_CaptureCallback>
 8008f0a:	e005      	b.n	8008f18 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 f9d1 	bl	80092b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 f9e2 	bl	80092dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	f003 0301 	and.w	r3, r3, #1
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00c      	beq.n	8008f42 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d007      	beq.n	8008f42 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f06f 0201 	mvn.w	r2, #1
 8008f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f000 f9af 	bl	80092a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d104      	bne.n	8008f56 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d00c      	beq.n	8008f70 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d007      	beq.n	8008f70 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8008f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 fbba 	bl	80096e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d00c      	beq.n	8008f94 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d007      	beq.n	8008f94 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fbb2 	bl	80096f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d00c      	beq.n	8008fb8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d007      	beq.n	8008fb8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f99c 	bl	80092f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	f003 0320 	and.w	r3, r3, #32
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d00c      	beq.n	8008fdc <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f003 0320 	and.w	r3, r3, #32
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d007      	beq.n	8008fdc <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f06f 0220 	mvn.w	r2, #32
 8008fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 fb7a 	bl	80096d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d00c      	beq.n	8009000 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d007      	beq.n	8009000 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8008ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 fb86 	bl	800970c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009006:	2b00      	cmp	r3, #0
 8009008:	d00c      	beq.n	8009024 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009010:	2b00      	cmp	r3, #0
 8009012:	d007      	beq.n	8009024 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800901c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 fb7e 	bl	8009720 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00c      	beq.n	8009048 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009034:	2b00      	cmp	r3, #0
 8009036:	d007      	beq.n	8009048 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8009040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 fb76 	bl	8009734 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800904e:	2b00      	cmp	r3, #0
 8009050:	d00c      	beq.n	800906c <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009058:	2b00      	cmp	r3, #0
 800905a:	d007      	beq.n	800906c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8009064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f000 fb6e 	bl	8009748 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800906c:	bf00      	nop
 800906e:	3710      	adds	r7, #16
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800907e:	2300      	movs	r3, #0
 8009080:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009088:	2b01      	cmp	r3, #1
 800908a:	d101      	bne.n	8009090 <HAL_TIM_ConfigClockSource+0x1c>
 800908c:	2302      	movs	r3, #2
 800908e:	e0f6      	b.n	800927e <HAL_TIM_ConfigClockSource+0x20a>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2202      	movs	r2, #2
 800909c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80090ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80090b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80090ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68ba      	ldr	r2, [r7, #8]
 80090c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a6f      	ldr	r2, [pc, #444]	; (8009288 <HAL_TIM_ConfigClockSource+0x214>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	f000 80c1 	beq.w	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 80090d0:	4a6d      	ldr	r2, [pc, #436]	; (8009288 <HAL_TIM_ConfigClockSource+0x214>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	f200 80c6 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 80090d8:	4a6c      	ldr	r2, [pc, #432]	; (800928c <HAL_TIM_ConfigClockSource+0x218>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	f000 80b9 	beq.w	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 80090e0:	4a6a      	ldr	r2, [pc, #424]	; (800928c <HAL_TIM_ConfigClockSource+0x218>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	f200 80be 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 80090e8:	4a69      	ldr	r2, [pc, #420]	; (8009290 <HAL_TIM_ConfigClockSource+0x21c>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	f000 80b1 	beq.w	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 80090f0:	4a67      	ldr	r2, [pc, #412]	; (8009290 <HAL_TIM_ConfigClockSource+0x21c>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	f200 80b6 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 80090f8:	4a66      	ldr	r2, [pc, #408]	; (8009294 <HAL_TIM_ConfigClockSource+0x220>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	f000 80a9 	beq.w	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 8009100:	4a64      	ldr	r2, [pc, #400]	; (8009294 <HAL_TIM_ConfigClockSource+0x220>)
 8009102:	4293      	cmp	r3, r2
 8009104:	f200 80ae 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009108:	4a63      	ldr	r2, [pc, #396]	; (8009298 <HAL_TIM_ConfigClockSource+0x224>)
 800910a:	4293      	cmp	r3, r2
 800910c:	f000 80a1 	beq.w	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 8009110:	4a61      	ldr	r2, [pc, #388]	; (8009298 <HAL_TIM_ConfigClockSource+0x224>)
 8009112:	4293      	cmp	r3, r2
 8009114:	f200 80a6 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009118:	4a60      	ldr	r2, [pc, #384]	; (800929c <HAL_TIM_ConfigClockSource+0x228>)
 800911a:	4293      	cmp	r3, r2
 800911c:	f000 8099 	beq.w	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 8009120:	4a5e      	ldr	r2, [pc, #376]	; (800929c <HAL_TIM_ConfigClockSource+0x228>)
 8009122:	4293      	cmp	r3, r2
 8009124:	f200 809e 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009128:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800912c:	f000 8091 	beq.w	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 8009130:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009134:	f200 8096 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009138:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800913c:	f000 8089 	beq.w	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 8009140:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009144:	f200 808e 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009148:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800914c:	d03e      	beq.n	80091cc <HAL_TIM_ConfigClockSource+0x158>
 800914e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009152:	f200 8087 	bhi.w	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800915a:	f000 8086 	beq.w	800926a <HAL_TIM_ConfigClockSource+0x1f6>
 800915e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009162:	d87f      	bhi.n	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009164:	2b70      	cmp	r3, #112	; 0x70
 8009166:	d01a      	beq.n	800919e <HAL_TIM_ConfigClockSource+0x12a>
 8009168:	2b70      	cmp	r3, #112	; 0x70
 800916a:	d87b      	bhi.n	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 800916c:	2b60      	cmp	r3, #96	; 0x60
 800916e:	d050      	beq.n	8009212 <HAL_TIM_ConfigClockSource+0x19e>
 8009170:	2b60      	cmp	r3, #96	; 0x60
 8009172:	d877      	bhi.n	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009174:	2b50      	cmp	r3, #80	; 0x50
 8009176:	d03c      	beq.n	80091f2 <HAL_TIM_ConfigClockSource+0x17e>
 8009178:	2b50      	cmp	r3, #80	; 0x50
 800917a:	d873      	bhi.n	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 800917c:	2b40      	cmp	r3, #64	; 0x40
 800917e:	d058      	beq.n	8009232 <HAL_TIM_ConfigClockSource+0x1be>
 8009180:	2b40      	cmp	r3, #64	; 0x40
 8009182:	d86f      	bhi.n	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009184:	2b30      	cmp	r3, #48	; 0x30
 8009186:	d064      	beq.n	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 8009188:	2b30      	cmp	r3, #48	; 0x30
 800918a:	d86b      	bhi.n	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 800918c:	2b20      	cmp	r3, #32
 800918e:	d060      	beq.n	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 8009190:	2b20      	cmp	r3, #32
 8009192:	d867      	bhi.n	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
 8009194:	2b00      	cmp	r3, #0
 8009196:	d05c      	beq.n	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 8009198:	2b10      	cmp	r3, #16
 800919a:	d05a      	beq.n	8009252 <HAL_TIM_ConfigClockSource+0x1de>
 800919c:	e062      	b.n	8009264 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80091ae:	f000 f9d9 	bl	8009564 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80091c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	68ba      	ldr	r2, [r7, #8]
 80091c8:	609a      	str	r2, [r3, #8]
      break;
 80091ca:	e04f      	b.n	800926c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80091dc:	f000 f9c2 	bl	8009564 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	689a      	ldr	r2, [r3, #8]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80091ee:	609a      	str	r2, [r3, #8]
      break;
 80091f0:	e03c      	b.n	800926c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091fe:	461a      	mov	r2, r3
 8009200:	f000 f934 	bl	800946c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	2150      	movs	r1, #80	; 0x50
 800920a:	4618      	mov	r0, r3
 800920c:	f000 f98d 	bl	800952a <TIM_ITRx_SetConfig>
      break;
 8009210:	e02c      	b.n	800926c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800921e:	461a      	mov	r2, r3
 8009220:	f000 f953 	bl	80094ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2160      	movs	r1, #96	; 0x60
 800922a:	4618      	mov	r0, r3
 800922c:	f000 f97d 	bl	800952a <TIM_ITRx_SetConfig>
      break;
 8009230:	e01c      	b.n	800926c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800923e:	461a      	mov	r2, r3
 8009240:	f000 f914 	bl	800946c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2140      	movs	r1, #64	; 0x40
 800924a:	4618      	mov	r0, r3
 800924c:	f000 f96d 	bl	800952a <TIM_ITRx_SetConfig>
      break;
 8009250:	e00c      	b.n	800926c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681a      	ldr	r2, [r3, #0]
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4619      	mov	r1, r3
 800925c:	4610      	mov	r0, r2
 800925e:	f000 f964 	bl	800952a <TIM_ITRx_SetConfig>
      break;
 8009262:	e003      	b.n	800926c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8009264:	2301      	movs	r3, #1
 8009266:	73fb      	strb	r3, [r7, #15]
      break;
 8009268:	e000      	b.n	800926c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800926a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2201      	movs	r2, #1
 8009270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2200      	movs	r2, #0
 8009278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800927c:	7bfb      	ldrb	r3, [r7, #15]
}
 800927e:	4618      	mov	r0, r3
 8009280:	3710      	adds	r7, #16
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	00100070 	.word	0x00100070
 800928c:	00100060 	.word	0x00100060
 8009290:	00100050 	.word	0x00100050
 8009294:	00100040 	.word	0x00100040
 8009298:	00100030 	.word	0x00100030
 800929c:	00100020 	.word	0x00100020

080092a0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80092a8:	bf00      	nop
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80092f8:	bf00      	nop
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	4a4c      	ldr	r2, [pc, #304]	; (8009448 <TIM_Base_SetConfig+0x144>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d017      	beq.n	800934c <TIM_Base_SetConfig+0x48>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009322:	d013      	beq.n	800934c <TIM_Base_SetConfig+0x48>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	4a49      	ldr	r2, [pc, #292]	; (800944c <TIM_Base_SetConfig+0x148>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d00f      	beq.n	800934c <TIM_Base_SetConfig+0x48>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	4a48      	ldr	r2, [pc, #288]	; (8009450 <TIM_Base_SetConfig+0x14c>)
 8009330:	4293      	cmp	r3, r2
 8009332:	d00b      	beq.n	800934c <TIM_Base_SetConfig+0x48>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	4a47      	ldr	r2, [pc, #284]	; (8009454 <TIM_Base_SetConfig+0x150>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d007      	beq.n	800934c <TIM_Base_SetConfig+0x48>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	4a46      	ldr	r2, [pc, #280]	; (8009458 <TIM_Base_SetConfig+0x154>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d003      	beq.n	800934c <TIM_Base_SetConfig+0x48>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	4a45      	ldr	r2, [pc, #276]	; (800945c <TIM_Base_SetConfig+0x158>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d108      	bne.n	800935e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009352:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	68fa      	ldr	r2, [r7, #12]
 800935a:	4313      	orrs	r3, r2
 800935c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4a39      	ldr	r2, [pc, #228]	; (8009448 <TIM_Base_SetConfig+0x144>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d023      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800936c:	d01f      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a36      	ldr	r2, [pc, #216]	; (800944c <TIM_Base_SetConfig+0x148>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d01b      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4a35      	ldr	r2, [pc, #212]	; (8009450 <TIM_Base_SetConfig+0x14c>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d017      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	4a34      	ldr	r2, [pc, #208]	; (8009454 <TIM_Base_SetConfig+0x150>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d013      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	4a33      	ldr	r2, [pc, #204]	; (8009458 <TIM_Base_SetConfig+0x154>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d00f      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	4a33      	ldr	r2, [pc, #204]	; (8009460 <TIM_Base_SetConfig+0x15c>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d00b      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	4a32      	ldr	r2, [pc, #200]	; (8009464 <TIM_Base_SetConfig+0x160>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d007      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	4a31      	ldr	r2, [pc, #196]	; (8009468 <TIM_Base_SetConfig+0x164>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d003      	beq.n	80093ae <TIM_Base_SetConfig+0xaa>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a2c      	ldr	r2, [pc, #176]	; (800945c <TIM_Base_SetConfig+0x158>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d108      	bne.n	80093c0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	68fa      	ldr	r2, [r7, #12]
 80093bc:	4313      	orrs	r3, r2
 80093be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	695b      	ldr	r3, [r3, #20]
 80093ca:	4313      	orrs	r3, r2
 80093cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	68fa      	ldr	r2, [r7, #12]
 80093d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	689a      	ldr	r2, [r3, #8]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	4a18      	ldr	r2, [pc, #96]	; (8009448 <TIM_Base_SetConfig+0x144>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d013      	beq.n	8009414 <TIM_Base_SetConfig+0x110>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	4a1a      	ldr	r2, [pc, #104]	; (8009458 <TIM_Base_SetConfig+0x154>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d00f      	beq.n	8009414 <TIM_Base_SetConfig+0x110>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	4a1a      	ldr	r2, [pc, #104]	; (8009460 <TIM_Base_SetConfig+0x15c>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d00b      	beq.n	8009414 <TIM_Base_SetConfig+0x110>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	4a19      	ldr	r2, [pc, #100]	; (8009464 <TIM_Base_SetConfig+0x160>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d007      	beq.n	8009414 <TIM_Base_SetConfig+0x110>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	4a18      	ldr	r2, [pc, #96]	; (8009468 <TIM_Base_SetConfig+0x164>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d003      	beq.n	8009414 <TIM_Base_SetConfig+0x110>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4a13      	ldr	r2, [pc, #76]	; (800945c <TIM_Base_SetConfig+0x158>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d103      	bne.n	800941c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	691a      	ldr	r2, [r3, #16]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2201      	movs	r2, #1
 8009420:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	691b      	ldr	r3, [r3, #16]
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	2b01      	cmp	r3, #1
 800942c:	d105      	bne.n	800943a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	691b      	ldr	r3, [r3, #16]
 8009432:	f023 0201 	bic.w	r2, r3, #1
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	611a      	str	r2, [r3, #16]
  }
}
 800943a:	bf00      	nop
 800943c:	3714      	adds	r7, #20
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr
 8009446:	bf00      	nop
 8009448:	40012c00 	.word	0x40012c00
 800944c:	40000400 	.word	0x40000400
 8009450:	40000800 	.word	0x40000800
 8009454:	40000c00 	.word	0x40000c00
 8009458:	40013400 	.word	0x40013400
 800945c:	40015000 	.word	0x40015000
 8009460:	40014000 	.word	0x40014000
 8009464:	40014400 	.word	0x40014400
 8009468:	40014800 	.word	0x40014800

0800946c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800946c:	b480      	push	{r7}
 800946e:	b087      	sub	sp, #28
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	60b9      	str	r1, [r7, #8]
 8009476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6a1b      	ldr	r3, [r3, #32]
 800947c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	6a1b      	ldr	r3, [r3, #32]
 8009482:	f023 0201 	bic.w	r2, r3, #1
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	699b      	ldr	r3, [r3, #24]
 800948e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	011b      	lsls	r3, r3, #4
 800949c:	693a      	ldr	r2, [r7, #16]
 800949e:	4313      	orrs	r3, r2
 80094a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	f023 030a 	bic.w	r3, r3, #10
 80094a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80094aa:	697a      	ldr	r2, [r7, #20]
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	4313      	orrs	r3, r2
 80094b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	693a      	ldr	r2, [r7, #16]
 80094b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	697a      	ldr	r2, [r7, #20]
 80094bc:	621a      	str	r2, [r3, #32]
}
 80094be:	bf00      	nop
 80094c0:	371c      	adds	r7, #28
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr

080094ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094ca:	b480      	push	{r7}
 80094cc:	b087      	sub	sp, #28
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	60f8      	str	r0, [r7, #12]
 80094d2:	60b9      	str	r1, [r7, #8]
 80094d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	6a1b      	ldr	r3, [r3, #32]
 80094da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6a1b      	ldr	r3, [r3, #32]
 80094e0:	f023 0210 	bic.w	r2, r3, #16
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	699b      	ldr	r3, [r3, #24]
 80094ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80094f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	031b      	lsls	r3, r3, #12
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	4313      	orrs	r3, r2
 80094fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009506:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	011b      	lsls	r3, r3, #4
 800950c:	697a      	ldr	r2, [r7, #20]
 800950e:	4313      	orrs	r3, r2
 8009510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	693a      	ldr	r2, [r7, #16]
 8009516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	697a      	ldr	r2, [r7, #20]
 800951c:	621a      	str	r2, [r3, #32]
}
 800951e:	bf00      	nop
 8009520:	371c      	adds	r7, #28
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr

0800952a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800952a:	b480      	push	{r7}
 800952c:	b085      	sub	sp, #20
 800952e:	af00      	add	r7, sp, #0
 8009530:	6078      	str	r0, [r7, #4]
 8009532:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009544:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009546:	683a      	ldr	r2, [r7, #0]
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	4313      	orrs	r3, r2
 800954c:	f043 0307 	orr.w	r3, r3, #7
 8009550:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	68fa      	ldr	r2, [r7, #12]
 8009556:	609a      	str	r2, [r3, #8]
}
 8009558:	bf00      	nop
 800955a:	3714      	adds	r7, #20
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr

08009564 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009564:	b480      	push	{r7}
 8009566:	b087      	sub	sp, #28
 8009568:	af00      	add	r7, sp, #0
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
 8009570:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	689b      	ldr	r3, [r3, #8]
 8009576:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009578:	697b      	ldr	r3, [r7, #20]
 800957a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800957e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	021a      	lsls	r2, r3, #8
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	431a      	orrs	r2, r3
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	4313      	orrs	r3, r2
 800958c:	697a      	ldr	r2, [r7, #20]
 800958e:	4313      	orrs	r3, r2
 8009590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	697a      	ldr	r2, [r7, #20]
 8009596:	609a      	str	r2, [r3, #8]
}
 8009598:	bf00      	nop
 800959a:	371c      	adds	r7, #28
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b085      	sub	sp, #20
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
 80095ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d101      	bne.n	80095bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80095b8:	2302      	movs	r3, #2
 80095ba:	e074      	b.n	80096a6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2201      	movs	r2, #1
 80095c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2202      	movs	r2, #2
 80095c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	685b      	ldr	r3, [r3, #4]
 80095d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a34      	ldr	r2, [pc, #208]	; (80096b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d009      	beq.n	80095fa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a33      	ldr	r2, [pc, #204]	; (80096b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d004      	beq.n	80095fa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a31      	ldr	r2, [pc, #196]	; (80096bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d108      	bne.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009600:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	68fa      	ldr	r2, [r7, #12]
 8009608:	4313      	orrs	r3, r2
 800960a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	4313      	orrs	r3, r2
 8009620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	68fa      	ldr	r2, [r7, #12]
 8009628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a21      	ldr	r2, [pc, #132]	; (80096b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d022      	beq.n	800967a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800963c:	d01d      	beq.n	800967a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4a1f      	ldr	r2, [pc, #124]	; (80096c0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d018      	beq.n	800967a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a1d      	ldr	r2, [pc, #116]	; (80096c4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d013      	beq.n	800967a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	4a1c      	ldr	r2, [pc, #112]	; (80096c8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d00e      	beq.n	800967a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a15      	ldr	r2, [pc, #84]	; (80096b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d009      	beq.n	800967a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4a18      	ldr	r2, [pc, #96]	; (80096cc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d004      	beq.n	800967a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a11      	ldr	r2, [pc, #68]	; (80096bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d10c      	bne.n	8009694 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009680:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	68ba      	ldr	r2, [r7, #8]
 8009688:	4313      	orrs	r3, r2
 800968a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	68ba      	ldr	r2, [r7, #8]
 8009692:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2201      	movs	r2, #1
 8009698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3714      	adds	r7, #20
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr
 80096b2:	bf00      	nop
 80096b4:	40012c00 	.word	0x40012c00
 80096b8:	40013400 	.word	0x40013400
 80096bc:	40015000 	.word	0x40015000
 80096c0:	40000400 	.word	0x40000400
 80096c4:	40000800 	.word	0x40000800
 80096c8:	40000c00 	.word	0x40000c00
 80096cc:	40014000 	.word	0x40014000

080096d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b083      	sub	sp, #12
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80096d8:	bf00      	nop
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr

080096e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80096ec:	bf00      	nop
 80096ee:	370c      	adds	r7, #12
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr

080096f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b083      	sub	sp, #12
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009700:	bf00      	nop
 8009702:	370c      	adds	r7, #12
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr

0800970c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009714:	bf00      	nop
 8009716:	370c      	adds	r7, #12
 8009718:	46bd      	mov	sp, r7
 800971a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971e:	4770      	bx	lr

08009720 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009728:	bf00      	nop
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009734:	b480      	push	{r7}
 8009736:	b083      	sub	sp, #12
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800973c:	bf00      	nop
 800973e:	370c      	adds	r7, #12
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr

08009748 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009748:	b480      	push	{r7}
 800974a:	b083      	sub	sp, #12
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800975c:	b480      	push	{r7}
 800975e:	b085      	sub	sp, #20
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800976c:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8009770:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	b29a      	uxth	r2, r3
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3714      	adds	r7, #20
 8009782:	46bd      	mov	sp, r7
 8009784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009788:	4770      	bx	lr

0800978a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800978a:	b480      	push	{r7}
 800978c:	b085      	sub	sp, #20
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009792:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8009796:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800979e:	b29a      	uxth	r2, r3
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	43db      	mvns	r3, r3
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	4013      	ands	r3, r2
 80097aa:	b29a      	uxth	r2, r3
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80097b2:	2300      	movs	r3, #0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3714      	adds	r7, #20
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr

080097c0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b085      	sub	sp, #20
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	1d3b      	adds	r3, r7, #4
 80097ca:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2201      	movs	r2, #1
 80097d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2200      	movs	r2, #0
 80097da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2200      	movs	r2, #0
 80097ea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80097ee:	2300      	movs	r3, #0
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3714      	adds	r7, #20
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b09d      	sub	sp, #116	; 0x74
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009806:	2300      	movs	r3, #0
 8009808:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800980c:	687a      	ldr	r2, [r7, #4]
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	781b      	ldrb	r3, [r3, #0]
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	4413      	add	r3, r2
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	b29b      	uxth	r3, r3
 800981a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800981e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009822:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	78db      	ldrb	r3, [r3, #3]
 800982a:	2b03      	cmp	r3, #3
 800982c:	d81f      	bhi.n	800986e <USB_ActivateEndpoint+0x72>
 800982e:	a201      	add	r2, pc, #4	; (adr r2, 8009834 <USB_ActivateEndpoint+0x38>)
 8009830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009834:	08009845 	.word	0x08009845
 8009838:	08009861 	.word	0x08009861
 800983c:	08009877 	.word	0x08009877
 8009840:	08009853 	.word	0x08009853
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009844:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009848:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800984c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8009850:	e012      	b.n	8009878 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009852:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009856:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800985a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800985e:	e00b      	b.n	8009878 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009860:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009864:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009868:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800986c:	e004      	b.n	8009878 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8009874:	e000      	b.n	8009878 <USB_ActivateEndpoint+0x7c>
      break;
 8009876:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009878:	687a      	ldr	r2, [r7, #4]
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	009b      	lsls	r3, r3, #2
 8009880:	441a      	add	r2, r3
 8009882:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009886:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800988a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800988e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009896:	b29b      	uxth	r3, r3
 8009898:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	4413      	add	r3, r2
 80098a4:	881b      	ldrh	r3, [r3, #0]
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	b21b      	sxth	r3, r3
 80098aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098b2:	b21a      	sxth	r2, r3
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	b21b      	sxth	r3, r3
 80098ba:	4313      	orrs	r3, r2
 80098bc:	b21b      	sxth	r3, r3
 80098be:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	781b      	ldrb	r3, [r3, #0]
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	441a      	add	r2, r3
 80098cc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80098d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80098dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	7b1b      	ldrb	r3, [r3, #12]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	f040 8178 	bne.w	8009bde <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	785b      	ldrb	r3, [r3, #1]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	f000 8084 	beq.w	8009a00 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	61bb      	str	r3, [r7, #24]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009902:	b29b      	uxth	r3, r3
 8009904:	461a      	mov	r2, r3
 8009906:	69bb      	ldr	r3, [r7, #24]
 8009908:	4413      	add	r3, r2
 800990a:	61bb      	str	r3, [r7, #24]
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	00da      	lsls	r2, r3, #3
 8009912:	69bb      	ldr	r3, [r7, #24]
 8009914:	4413      	add	r3, r2
 8009916:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800991a:	617b      	str	r3, [r7, #20]
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	88db      	ldrh	r3, [r3, #6]
 8009920:	085b      	lsrs	r3, r3, #1
 8009922:	b29b      	uxth	r3, r3
 8009924:	005b      	lsls	r3, r3, #1
 8009926:	b29a      	uxth	r2, r3
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	009b      	lsls	r3, r3, #2
 8009934:	4413      	add	r3, r2
 8009936:	881b      	ldrh	r3, [r3, #0]
 8009938:	827b      	strh	r3, [r7, #18]
 800993a:	8a7b      	ldrh	r3, [r7, #18]
 800993c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009940:	2b00      	cmp	r3, #0
 8009942:	d01b      	beq.n	800997c <USB_ActivateEndpoint+0x180>
 8009944:	687a      	ldr	r2, [r7, #4]
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	781b      	ldrb	r3, [r3, #0]
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	4413      	add	r3, r2
 800994e:	881b      	ldrh	r3, [r3, #0]
 8009950:	b29b      	uxth	r3, r3
 8009952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800995a:	823b      	strh	r3, [r7, #16]
 800995c:	687a      	ldr	r2, [r7, #4]
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	009b      	lsls	r3, r3, #2
 8009964:	441a      	add	r2, r3
 8009966:	8a3b      	ldrh	r3, [r7, #16]
 8009968:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800996c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009970:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009974:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009978:	b29b      	uxth	r3, r3
 800997a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	78db      	ldrb	r3, [r3, #3]
 8009980:	2b01      	cmp	r3, #1
 8009982:	d020      	beq.n	80099c6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	009b      	lsls	r3, r3, #2
 800998c:	4413      	add	r3, r2
 800998e:	881b      	ldrh	r3, [r3, #0]
 8009990:	b29b      	uxth	r3, r3
 8009992:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009996:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800999a:	81bb      	strh	r3, [r7, #12]
 800999c:	89bb      	ldrh	r3, [r7, #12]
 800999e:	f083 0320 	eor.w	r3, r3, #32
 80099a2:	81bb      	strh	r3, [r7, #12]
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	441a      	add	r2, r3
 80099ae:	89bb      	ldrh	r3, [r7, #12]
 80099b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	8013      	strh	r3, [r2, #0]
 80099c4:	e2d5      	b.n	8009f72 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	009b      	lsls	r3, r3, #2
 80099ce:	4413      	add	r3, r2
 80099d0:	881b      	ldrh	r3, [r3, #0]
 80099d2:	b29b      	uxth	r3, r3
 80099d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80099d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099dc:	81fb      	strh	r3, [r7, #14]
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	441a      	add	r2, r3
 80099e8:	89fb      	ldrh	r3, [r7, #14]
 80099ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	8013      	strh	r3, [r2, #0]
 80099fe:	e2b8      	b.n	8009f72 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	633b      	str	r3, [r7, #48]	; 0x30
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a10:	4413      	add	r3, r2
 8009a12:	633b      	str	r3, [r7, #48]	; 0x30
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	00da      	lsls	r2, r3, #3
 8009a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a1c:	4413      	add	r3, r2
 8009a1e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009a22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	88db      	ldrh	r3, [r3, #6]
 8009a28:	085b      	lsrs	r3, r3, #1
 8009a2a:	b29b      	uxth	r3, r3
 8009a2c:	005b      	lsls	r3, r3, #1
 8009a2e:	b29a      	uxth	r2, r3
 8009a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a32:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a3e:	b29b      	uxth	r3, r3
 8009a40:	461a      	mov	r2, r3
 8009a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a44:	4413      	add	r3, r2
 8009a46:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	00da      	lsls	r2, r3, #3
 8009a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a50:	4413      	add	r3, r2
 8009a52:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009a56:	627b      	str	r3, [r7, #36]	; 0x24
 8009a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5a:	881b      	ldrh	r3, [r3, #0]
 8009a5c:	b29b      	uxth	r3, r3
 8009a5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a62:	b29a      	uxth	r2, r3
 8009a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a66:	801a      	strh	r2, [r3, #0]
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	691b      	ldr	r3, [r3, #16]
 8009a6c:	2b3e      	cmp	r3, #62	; 0x3e
 8009a6e:	d91d      	bls.n	8009aac <USB_ActivateEndpoint+0x2b0>
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	691b      	ldr	r3, [r3, #16]
 8009a74:	095b      	lsrs	r3, r3, #5
 8009a76:	66bb      	str	r3, [r7, #104]	; 0x68
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	691b      	ldr	r3, [r3, #16]
 8009a7c:	f003 031f 	and.w	r3, r3, #31
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d102      	bne.n	8009a8a <USB_ActivateEndpoint+0x28e>
 8009a84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009a86:	3b01      	subs	r3, #1
 8009a88:	66bb      	str	r3, [r7, #104]	; 0x68
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8c:	881b      	ldrh	r3, [r3, #0]
 8009a8e:	b29a      	uxth	r2, r3
 8009a90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009a92:	b29b      	uxth	r3, r3
 8009a94:	029b      	lsls	r3, r3, #10
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	b29b      	uxth	r3, r3
 8009a9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009aa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009aa4:	b29a      	uxth	r2, r3
 8009aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa8:	801a      	strh	r2, [r3, #0]
 8009aaa:	e026      	b.n	8009afa <USB_ActivateEndpoint+0x2fe>
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	691b      	ldr	r3, [r3, #16]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d10a      	bne.n	8009aca <USB_ActivateEndpoint+0x2ce>
 8009ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab6:	881b      	ldrh	r3, [r3, #0]
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009abe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ac2:	b29a      	uxth	r2, r3
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac6:	801a      	strh	r2, [r3, #0]
 8009ac8:	e017      	b.n	8009afa <USB_ActivateEndpoint+0x2fe>
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	691b      	ldr	r3, [r3, #16]
 8009ace:	085b      	lsrs	r3, r3, #1
 8009ad0:	66bb      	str	r3, [r7, #104]	; 0x68
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d002      	beq.n	8009ae4 <USB_ActivateEndpoint+0x2e8>
 8009ade:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	66bb      	str	r3, [r7, #104]	; 0x68
 8009ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae6:	881b      	ldrh	r3, [r3, #0]
 8009ae8:	b29a      	uxth	r2, r3
 8009aea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	029b      	lsls	r3, r3, #10
 8009af0:	b29b      	uxth	r3, r3
 8009af2:	4313      	orrs	r3, r2
 8009af4:	b29a      	uxth	r2, r3
 8009af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009afa:	687a      	ldr	r2, [r7, #4]
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	781b      	ldrb	r3, [r3, #0]
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4413      	add	r3, r2
 8009b04:	881b      	ldrh	r3, [r3, #0]
 8009b06:	847b      	strh	r3, [r7, #34]	; 0x22
 8009b08:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009b0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d01b      	beq.n	8009b4a <USB_ActivateEndpoint+0x34e>
 8009b12:	687a      	ldr	r2, [r7, #4]
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	781b      	ldrb	r3, [r3, #0]
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	4413      	add	r3, r2
 8009b1c:	881b      	ldrh	r3, [r3, #0]
 8009b1e:	b29b      	uxth	r3, r3
 8009b20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b28:	843b      	strh	r3, [r7, #32]
 8009b2a:	687a      	ldr	r2, [r7, #4]
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	781b      	ldrb	r3, [r3, #0]
 8009b30:	009b      	lsls	r3, r3, #2
 8009b32:	441a      	add	r2, r3
 8009b34:	8c3b      	ldrh	r3, [r7, #32]
 8009b36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b46:	b29b      	uxth	r3, r3
 8009b48:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	781b      	ldrb	r3, [r3, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d124      	bne.n	8009b9c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009b52:	687a      	ldr	r2, [r7, #4]
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	781b      	ldrb	r3, [r3, #0]
 8009b58:	009b      	lsls	r3, r3, #2
 8009b5a:	4413      	add	r3, r2
 8009b5c:	881b      	ldrh	r3, [r3, #0]
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b68:	83bb      	strh	r3, [r7, #28]
 8009b6a:	8bbb      	ldrh	r3, [r7, #28]
 8009b6c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009b70:	83bb      	strh	r3, [r7, #28]
 8009b72:	8bbb      	ldrh	r3, [r7, #28]
 8009b74:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009b78:	83bb      	strh	r3, [r7, #28]
 8009b7a:	687a      	ldr	r2, [r7, #4]
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	441a      	add	r2, r3
 8009b84:	8bbb      	ldrh	r3, [r7, #28]
 8009b86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	8013      	strh	r3, [r2, #0]
 8009b9a:	e1ea      	b.n	8009f72 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	781b      	ldrb	r3, [r3, #0]
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	4413      	add	r3, r2
 8009ba6:	881b      	ldrh	r3, [r3, #0]
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bb2:	83fb      	strh	r3, [r7, #30]
 8009bb4:	8bfb      	ldrh	r3, [r7, #30]
 8009bb6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009bba:	83fb      	strh	r3, [r7, #30]
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	441a      	add	r2, r3
 8009bc6:	8bfb      	ldrh	r3, [r7, #30]
 8009bc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009bcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009bd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	8013      	strh	r3, [r2, #0]
 8009bdc:	e1c9      	b.n	8009f72 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	78db      	ldrb	r3, [r3, #3]
 8009be2:	2b02      	cmp	r3, #2
 8009be4:	d11e      	bne.n	8009c24 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009be6:	687a      	ldr	r2, [r7, #4]
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	009b      	lsls	r3, r3, #2
 8009bee:	4413      	add	r3, r2
 8009bf0:	881b      	ldrh	r3, [r3, #0]
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bfc:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8009c00:	687a      	ldr	r2, [r7, #4]
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	009b      	lsls	r3, r3, #2
 8009c08:	441a      	add	r2, r3
 8009c0a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8009c0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c16:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009c1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c1e:	b29b      	uxth	r3, r3
 8009c20:	8013      	strh	r3, [r2, #0]
 8009c22:	e01d      	b.n	8009c60 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	781b      	ldrb	r3, [r3, #0]
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	4413      	add	r3, r2
 8009c2e:	881b      	ldrh	r3, [r3, #0]
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8009c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c3a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8009c3e:	687a      	ldr	r2, [r7, #4]
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	781b      	ldrb	r3, [r3, #0]
 8009c44:	009b      	lsls	r3, r3, #2
 8009c46:	441a      	add	r2, r3
 8009c48:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009c4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c5c:	b29b      	uxth	r3, r3
 8009c5e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c70:	4413      	add	r3, r2
 8009c72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	781b      	ldrb	r3, [r3, #0]
 8009c78:	00da      	lsls	r2, r3, #3
 8009c7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c7c:	4413      	add	r3, r2
 8009c7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c82:	65bb      	str	r3, [r7, #88]	; 0x58
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	891b      	ldrh	r3, [r3, #8]
 8009c88:	085b      	lsrs	r3, r3, #1
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	005b      	lsls	r3, r3, #1
 8009c8e:	b29a      	uxth	r2, r3
 8009c90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009c92:	801a      	strh	r2, [r3, #0]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	657b      	str	r3, [r7, #84]	; 0x54
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ca4:	4413      	add	r3, r2
 8009ca6:	657b      	str	r3, [r7, #84]	; 0x54
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	00da      	lsls	r2, r3, #3
 8009cae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009cb0:	4413      	add	r3, r2
 8009cb2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009cb6:	653b      	str	r3, [r7, #80]	; 0x50
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	895b      	ldrh	r3, [r3, #10]
 8009cbc:	085b      	lsrs	r3, r3, #1
 8009cbe:	b29b      	uxth	r3, r3
 8009cc0:	005b      	lsls	r3, r3, #1
 8009cc2:	b29a      	uxth	r2, r3
 8009cc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009cc6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	785b      	ldrb	r3, [r3, #1]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	f040 8093 	bne.w	8009df8 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	781b      	ldrb	r3, [r3, #0]
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	4413      	add	r3, r2
 8009cdc:	881b      	ldrh	r3, [r3, #0]
 8009cde:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8009ce2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009ce6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d01b      	beq.n	8009d26 <USB_ActivateEndpoint+0x52a>
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	781b      	ldrb	r3, [r3, #0]
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	4413      	add	r3, r2
 8009cf8:	881b      	ldrh	r3, [r3, #0]
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d04:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	009b      	lsls	r3, r3, #2
 8009d0e:	441a      	add	r2, r3
 8009d10:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009d12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d1a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009d1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d22:	b29b      	uxth	r3, r3
 8009d24:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009d26:	687a      	ldr	r2, [r7, #4]
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	4413      	add	r3, r2
 8009d30:	881b      	ldrh	r3, [r3, #0]
 8009d32:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009d34:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d01b      	beq.n	8009d76 <USB_ActivateEndpoint+0x57a>
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	781b      	ldrb	r3, [r3, #0]
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4413      	add	r3, r2
 8009d48:	881b      	ldrh	r3, [r3, #0]
 8009d4a:	b29b      	uxth	r3, r3
 8009d4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d54:	877b      	strh	r3, [r7, #58]	; 0x3a
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	441a      	add	r2, r3
 8009d60:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009d62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d6e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	4413      	add	r3, r2
 8009d80:	881b      	ldrh	r3, [r3, #0]
 8009d82:	b29b      	uxth	r3, r3
 8009d84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009d88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d8c:	873b      	strh	r3, [r7, #56]	; 0x38
 8009d8e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009d90:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009d94:	873b      	strh	r3, [r7, #56]	; 0x38
 8009d96:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009d98:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009d9c:	873b      	strh	r3, [r7, #56]	; 0x38
 8009d9e:	687a      	ldr	r2, [r7, #4]
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	441a      	add	r2, r3
 8009da8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009daa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009dae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009db2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009db6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009dbe:	687a      	ldr	r2, [r7, #4]
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	781b      	ldrb	r3, [r3, #0]
 8009dc4:	009b      	lsls	r3, r3, #2
 8009dc6:	4413      	add	r3, r2
 8009dc8:	881b      	ldrh	r3, [r3, #0]
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009dd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009dd4:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009dd6:	687a      	ldr	r2, [r7, #4]
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	781b      	ldrb	r3, [r3, #0]
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	441a      	add	r2, r3
 8009de0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009de2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009de6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009dea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009dee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	8013      	strh	r3, [r2, #0]
 8009df6:	e0bc      	b.n	8009f72 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	781b      	ldrb	r3, [r3, #0]
 8009dfe:	009b      	lsls	r3, r3, #2
 8009e00:	4413      	add	r3, r2
 8009e02:	881b      	ldrh	r3, [r3, #0]
 8009e04:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8009e08:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009e0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d01d      	beq.n	8009e50 <USB_ActivateEndpoint+0x654>
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	009b      	lsls	r3, r3, #2
 8009e1c:	4413      	add	r3, r2
 8009e1e:	881b      	ldrh	r3, [r3, #0]
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e2a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8009e2e:	687a      	ldr	r2, [r7, #4]
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	781b      	ldrb	r3, [r3, #0]
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	441a      	add	r2, r3
 8009e38:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009e3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009e50:	687a      	ldr	r2, [r7, #4]
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	781b      	ldrb	r3, [r3, #0]
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	4413      	add	r3, r2
 8009e5a:	881b      	ldrh	r3, [r3, #0]
 8009e5c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8009e60:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d01d      	beq.n	8009ea8 <USB_ActivateEndpoint+0x6ac>
 8009e6c:	687a      	ldr	r2, [r7, #4]
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	781b      	ldrb	r3, [r3, #0]
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	4413      	add	r3, r2
 8009e76:	881b      	ldrh	r3, [r3, #0]
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e82:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009e86:	687a      	ldr	r2, [r7, #4]
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	781b      	ldrb	r3, [r3, #0]
 8009e8c:	009b      	lsls	r3, r3, #2
 8009e8e:	441a      	add	r2, r3
 8009e90:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009e94:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e98:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ea0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	78db      	ldrb	r3, [r3, #3]
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d024      	beq.n	8009efa <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	781b      	ldrb	r3, [r3, #0]
 8009eb6:	009b      	lsls	r3, r3, #2
 8009eb8:	4413      	add	r3, r2
 8009eba:	881b      	ldrh	r3, [r3, #0]
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ec2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ec6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009eca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009ece:	f083 0320 	eor.w	r3, r3, #32
 8009ed2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009ed6:	687a      	ldr	r2, [r7, #4]
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	009b      	lsls	r3, r3, #2
 8009ede:	441a      	add	r2, r3
 8009ee0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009ee4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ee8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009eec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ef4:	b29b      	uxth	r3, r3
 8009ef6:	8013      	strh	r3, [r2, #0]
 8009ef8:	e01d      	b.n	8009f36 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	781b      	ldrb	r3, [r3, #0]
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	4413      	add	r3, r2
 8009f04:	881b      	ldrh	r3, [r3, #0]
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f10:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009f14:	687a      	ldr	r2, [r7, #4]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	781b      	ldrb	r3, [r3, #0]
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	441a      	add	r2, r3
 8009f1e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009f22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	781b      	ldrb	r3, [r3, #0]
 8009f3c:	009b      	lsls	r3, r3, #2
 8009f3e:	4413      	add	r3, r2
 8009f40:	881b      	ldrh	r3, [r3, #0]
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f4c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	781b      	ldrb	r3, [r3, #0]
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	441a      	add	r2, r3
 8009f5a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009f5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f6e:	b29b      	uxth	r3, r3
 8009f70:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8009f72:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3774      	adds	r7, #116	; 0x74
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f80:	4770      	bx	lr
 8009f82:	bf00      	nop

08009f84 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b08d      	sub	sp, #52	; 0x34
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	7b1b      	ldrb	r3, [r3, #12]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f040 808e 	bne.w	800a0b4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	785b      	ldrb	r3, [r3, #1]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d044      	beq.n	800a02a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	4413      	add	r3, r2
 8009faa:	881b      	ldrh	r3, [r3, #0]
 8009fac:	81bb      	strh	r3, [r7, #12]
 8009fae:	89bb      	ldrh	r3, [r7, #12]
 8009fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d01b      	beq.n	8009ff0 <USB_DeactivateEndpoint+0x6c>
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	4413      	add	r3, r2
 8009fc2:	881b      	ldrh	r3, [r3, #0]
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fce:	817b      	strh	r3, [r7, #10]
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	781b      	ldrb	r3, [r3, #0]
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	441a      	add	r2, r3
 8009fda:	897b      	ldrh	r3, [r7, #10]
 8009fdc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fe0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fe4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fe8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009fec:	b29b      	uxth	r3, r3
 8009fee:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009ff0:	687a      	ldr	r2, [r7, #4]
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	009b      	lsls	r3, r3, #2
 8009ff8:	4413      	add	r3, r2
 8009ffa:	881b      	ldrh	r3, [r3, #0]
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a002:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a006:	813b      	strh	r3, [r7, #8]
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	781b      	ldrb	r3, [r3, #0]
 800a00e:	009b      	lsls	r3, r3, #2
 800a010:	441a      	add	r2, r3
 800a012:	893b      	ldrh	r3, [r7, #8]
 800a014:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a018:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a01c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a024:	b29b      	uxth	r3, r3
 800a026:	8013      	strh	r3, [r2, #0]
 800a028:	e192      	b.n	800a350 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	009b      	lsls	r3, r3, #2
 800a032:	4413      	add	r3, r2
 800a034:	881b      	ldrh	r3, [r3, #0]
 800a036:	827b      	strh	r3, [r7, #18]
 800a038:	8a7b      	ldrh	r3, [r7, #18]
 800a03a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d01b      	beq.n	800a07a <USB_DeactivateEndpoint+0xf6>
 800a042:	687a      	ldr	r2, [r7, #4]
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	781b      	ldrb	r3, [r3, #0]
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	4413      	add	r3, r2
 800a04c:	881b      	ldrh	r3, [r3, #0]
 800a04e:	b29b      	uxth	r3, r3
 800a050:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a058:	823b      	strh	r3, [r7, #16]
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	781b      	ldrb	r3, [r3, #0]
 800a060:	009b      	lsls	r3, r3, #2
 800a062:	441a      	add	r2, r3
 800a064:	8a3b      	ldrh	r3, [r7, #16]
 800a066:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a06a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a06e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a076:	b29b      	uxth	r3, r3
 800a078:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a07a:	687a      	ldr	r2, [r7, #4]
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	4413      	add	r3, r2
 800a084:	881b      	ldrh	r3, [r3, #0]
 800a086:	b29b      	uxth	r3, r3
 800a088:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a08c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a090:	81fb      	strh	r3, [r7, #14]
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	441a      	add	r2, r3
 800a09c:	89fb      	ldrh	r3, [r7, #14]
 800a09e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a0aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	8013      	strh	r3, [r2, #0]
 800a0b2:	e14d      	b.n	800a350 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	785b      	ldrb	r3, [r3, #1]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	f040 80a5 	bne.w	800a208 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	009b      	lsls	r3, r3, #2
 800a0c6:	4413      	add	r3, r2
 800a0c8:	881b      	ldrh	r3, [r3, #0]
 800a0ca:	843b      	strh	r3, [r7, #32]
 800a0cc:	8c3b      	ldrh	r3, [r7, #32]
 800a0ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d01b      	beq.n	800a10e <USB_DeactivateEndpoint+0x18a>
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	4413      	add	r3, r2
 800a0e0:	881b      	ldrh	r3, [r3, #0]
 800a0e2:	b29b      	uxth	r3, r3
 800a0e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0ec:	83fb      	strh	r3, [r7, #30]
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	781b      	ldrb	r3, [r3, #0]
 800a0f4:	009b      	lsls	r3, r3, #2
 800a0f6:	441a      	add	r2, r3
 800a0f8:	8bfb      	ldrh	r3, [r7, #30]
 800a0fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a102:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a106:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	4413      	add	r3, r2
 800a118:	881b      	ldrh	r3, [r3, #0]
 800a11a:	83bb      	strh	r3, [r7, #28]
 800a11c:	8bbb      	ldrh	r3, [r7, #28]
 800a11e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a122:	2b00      	cmp	r3, #0
 800a124:	d01b      	beq.n	800a15e <USB_DeactivateEndpoint+0x1da>
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	781b      	ldrb	r3, [r3, #0]
 800a12c:	009b      	lsls	r3, r3, #2
 800a12e:	4413      	add	r3, r2
 800a130:	881b      	ldrh	r3, [r3, #0]
 800a132:	b29b      	uxth	r3, r3
 800a134:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a138:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a13c:	837b      	strh	r3, [r7, #26]
 800a13e:	687a      	ldr	r2, [r7, #4]
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	781b      	ldrb	r3, [r3, #0]
 800a144:	009b      	lsls	r3, r3, #2
 800a146:	441a      	add	r2, r3
 800a148:	8b7b      	ldrh	r3, [r7, #26]
 800a14a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a14e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a152:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a156:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	4413      	add	r3, r2
 800a168:	881b      	ldrh	r3, [r3, #0]
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a174:	833b      	strh	r3, [r7, #24]
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	781b      	ldrb	r3, [r3, #0]
 800a17c:	009b      	lsls	r3, r3, #2
 800a17e:	441a      	add	r2, r3
 800a180:	8b3b      	ldrh	r3, [r7, #24]
 800a182:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a186:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a18a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a18e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a192:	b29b      	uxth	r3, r3
 800a194:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	781b      	ldrb	r3, [r3, #0]
 800a19c:	009b      	lsls	r3, r3, #2
 800a19e:	4413      	add	r3, r2
 800a1a0:	881b      	ldrh	r3, [r3, #0]
 800a1a2:	b29b      	uxth	r3, r3
 800a1a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a1a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1ac:	82fb      	strh	r3, [r7, #22]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	781b      	ldrb	r3, [r3, #0]
 800a1b4:	009b      	lsls	r3, r3, #2
 800a1b6:	441a      	add	r2, r3
 800a1b8:	8afb      	ldrh	r3, [r7, #22]
 800a1ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a1be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a1c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1ca:	b29b      	uxth	r3, r3
 800a1cc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a1ce:	687a      	ldr	r2, [r7, #4]
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	4413      	add	r3, r2
 800a1d8:	881b      	ldrh	r3, [r3, #0]
 800a1da:	b29b      	uxth	r3, r3
 800a1dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1e4:	82bb      	strh	r3, [r7, #20]
 800a1e6:	687a      	ldr	r2, [r7, #4]
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	781b      	ldrb	r3, [r3, #0]
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	441a      	add	r2, r3
 800a1f0:	8abb      	ldrh	r3, [r7, #20]
 800a1f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a1f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a1fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a202:	b29b      	uxth	r3, r3
 800a204:	8013      	strh	r3, [r2, #0]
 800a206:	e0a3      	b.n	800a350 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a208:	687a      	ldr	r2, [r7, #4]
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	4413      	add	r3, r2
 800a212:	881b      	ldrh	r3, [r3, #0]
 800a214:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800a216:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a218:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d01b      	beq.n	800a258 <USB_DeactivateEndpoint+0x2d4>
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	4413      	add	r3, r2
 800a22a:	881b      	ldrh	r3, [r3, #0]
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a236:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	781b      	ldrb	r3, [r3, #0]
 800a23e:	009b      	lsls	r3, r3, #2
 800a240:	441a      	add	r2, r3
 800a242:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a244:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a248:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a24c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a254:	b29b      	uxth	r3, r3
 800a256:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	4413      	add	r3, r2
 800a262:	881b      	ldrh	r3, [r3, #0]
 800a264:	857b      	strh	r3, [r7, #42]	; 0x2a
 800a266:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800a268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d01b      	beq.n	800a2a8 <USB_DeactivateEndpoint+0x324>
 800a270:	687a      	ldr	r2, [r7, #4]
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	781b      	ldrb	r3, [r3, #0]
 800a276:	009b      	lsls	r3, r3, #2
 800a278:	4413      	add	r3, r2
 800a27a:	881b      	ldrh	r3, [r3, #0]
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a286:	853b      	strh	r3, [r7, #40]	; 0x28
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	009b      	lsls	r3, r3, #2
 800a290:	441a      	add	r2, r3
 800a292:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a294:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a298:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a29c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a2a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	4413      	add	r3, r2
 800a2b2:	881b      	ldrh	r3, [r3, #0]
 800a2b4:	b29b      	uxth	r3, r3
 800a2b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2be:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	441a      	add	r2, r3
 800a2ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a2cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a2d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a2d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a2d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2dc:	b29b      	uxth	r3, r3
 800a2de:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	4413      	add	r3, r2
 800a2ea:	881b      	ldrh	r3, [r3, #0]
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2f6:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a2f8:	687a      	ldr	r2, [r7, #4]
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	009b      	lsls	r3, r3, #2
 800a300:	441a      	add	r2, r3
 800a302:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a304:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a308:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a30c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a314:	b29b      	uxth	r3, r3
 800a316:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	781b      	ldrb	r3, [r3, #0]
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	4413      	add	r3, r2
 800a322:	881b      	ldrh	r3, [r3, #0]
 800a324:	b29b      	uxth	r3, r3
 800a326:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a32a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a32e:	847b      	strh	r3, [r7, #34]	; 0x22
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	781b      	ldrb	r3, [r3, #0]
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	441a      	add	r2, r3
 800a33a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a33c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a340:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a344:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a34c:	b29b      	uxth	r3, r3
 800a34e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a350:	2300      	movs	r3, #0
}
 800a352:	4618      	mov	r0, r3
 800a354:	3734      	adds	r7, #52	; 0x34
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr

0800a35e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a35e:	b580      	push	{r7, lr}
 800a360:	b0c2      	sub	sp, #264	; 0x108
 800a362:	af00      	add	r7, sp, #0
 800a364:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a368:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a36c:	6018      	str	r0, [r3, #0]
 800a36e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a372:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a376:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a378:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a37c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	785b      	ldrb	r3, [r3, #1]
 800a384:	2b01      	cmp	r3, #1
 800a386:	f040 86b7 	bne.w	800b0f8 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800a38a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a38e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	699a      	ldr	r2, [r3, #24]
 800a396:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a39a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	691b      	ldr	r3, [r3, #16]
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d908      	bls.n	800a3b8 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800a3a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	691b      	ldr	r3, [r3, #16]
 800a3b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a3b6:	e007      	b.n	800a3c8 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800a3b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	699b      	ldr	r3, [r3, #24]
 800a3c4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a3c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	7b1b      	ldrb	r3, [r3, #12]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d13a      	bne.n	800a44e <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a3d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	6959      	ldr	r1, [r3, #20]
 800a3e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	88da      	ldrh	r2, [r3, #6]
 800a3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a3fa:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a3fe:	6800      	ldr	r0, [r0, #0]
 800a400:	f001 fc98 	bl	800bd34 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a404:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a408:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	613b      	str	r3, [r7, #16]
 800a410:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a414:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a41e:	b29b      	uxth	r3, r3
 800a420:	461a      	mov	r2, r3
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	4413      	add	r3, r2
 800a426:	613b      	str	r3, [r7, #16]
 800a428:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a42c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	781b      	ldrb	r3, [r3, #0]
 800a434:	00da      	lsls	r2, r3, #3
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	4413      	add	r3, r2
 800a43a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a43e:	60fb      	str	r3, [r7, #12]
 800a440:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a444:	b29a      	uxth	r2, r3
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	801a      	strh	r2, [r3, #0]
 800a44a:	f000 be1f 	b.w	800b08c <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a44e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a452:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	78db      	ldrb	r3, [r3, #3]
 800a45a:	2b02      	cmp	r3, #2
 800a45c:	f040 8462 	bne.w	800ad24 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a460:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a464:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	6a1a      	ldr	r2, [r3, #32]
 800a46c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a470:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	691b      	ldr	r3, [r3, #16]
 800a478:	429a      	cmp	r2, r3
 800a47a:	f240 83df 	bls.w	800ac3c <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a47e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a482:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a486:	681a      	ldr	r2, [r3, #0]
 800a488:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a48c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	4413      	add	r3, r2
 800a498:	881b      	ldrh	r3, [r3, #0]
 800a49a:	b29b      	uxth	r3, r3
 800a49c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a4a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4a4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800a4a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a4b0:	681a      	ldr	r2, [r3, #0]
 800a4b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	781b      	ldrb	r3, [r3, #0]
 800a4be:	009b      	lsls	r3, r3, #2
 800a4c0:	441a      	add	r2, r3
 800a4c2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a4c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a4ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a4ce:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a4d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4d6:	b29b      	uxth	r3, r3
 800a4d8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a4da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	6a1a      	ldr	r2, [r3, #32]
 800a4e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4ea:	1ad2      	subs	r2, r2, r3
 800a4ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a4f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a506:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	781b      	ldrb	r3, [r3, #0]
 800a50e:	009b      	lsls	r3, r3, #2
 800a510:	4413      	add	r3, r2
 800a512:	881b      	ldrh	r3, [r3, #0]
 800a514:	b29b      	uxth	r3, r3
 800a516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	f000 81c7 	beq.w	800a8ae <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a520:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a524:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	633b      	str	r3, [r7, #48]	; 0x30
 800a52c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a530:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	785b      	ldrb	r3, [r3, #1]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d177      	bne.n	800a62c <USB_EPStartXfer+0x2ce>
 800a53c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a540:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	62bb      	str	r3, [r7, #40]	; 0x28
 800a548:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a54c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a556:	b29b      	uxth	r3, r3
 800a558:	461a      	mov	r2, r3
 800a55a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a55c:	4413      	add	r3, r2
 800a55e:	62bb      	str	r3, [r7, #40]	; 0x28
 800a560:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a564:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	781b      	ldrb	r3, [r3, #0]
 800a56c:	00da      	lsls	r2, r3, #3
 800a56e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a570:	4413      	add	r3, r2
 800a572:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a576:	627b      	str	r3, [r7, #36]	; 0x24
 800a578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a57a:	881b      	ldrh	r3, [r3, #0]
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a582:	b29a      	uxth	r2, r3
 800a584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a586:	801a      	strh	r2, [r3, #0]
 800a588:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a58c:	2b3e      	cmp	r3, #62	; 0x3e
 800a58e:	d921      	bls.n	800a5d4 <USB_EPStartXfer+0x276>
 800a590:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a594:	095b      	lsrs	r3, r3, #5
 800a596:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a59a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a59e:	f003 031f 	and.w	r3, r3, #31
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d104      	bne.n	800a5b0 <USB_EPStartXfer+0x252>
 800a5a6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a5aa:	3b01      	subs	r3, #1
 800a5ac:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b2:	881b      	ldrh	r3, [r3, #0]
 800a5b4:	b29a      	uxth	r2, r3
 800a5b6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a5ba:	b29b      	uxth	r3, r3
 800a5bc:	029b      	lsls	r3, r3, #10
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	b29b      	uxth	r3, r3
 800a5c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5cc:	b29a      	uxth	r2, r3
 800a5ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d0:	801a      	strh	r2, [r3, #0]
 800a5d2:	e050      	b.n	800a676 <USB_EPStartXfer+0x318>
 800a5d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d10a      	bne.n	800a5f2 <USB_EPStartXfer+0x294>
 800a5dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5de:	881b      	ldrh	r3, [r3, #0]
 800a5e0:	b29b      	uxth	r3, r3
 800a5e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5ea:	b29a      	uxth	r2, r3
 800a5ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ee:	801a      	strh	r2, [r3, #0]
 800a5f0:	e041      	b.n	800a676 <USB_EPStartXfer+0x318>
 800a5f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5f6:	085b      	lsrs	r3, r3, #1
 800a5f8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a5fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a600:	f003 0301 	and.w	r3, r3, #1
 800a604:	2b00      	cmp	r3, #0
 800a606:	d004      	beq.n	800a612 <USB_EPStartXfer+0x2b4>
 800a608:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a60c:	3301      	adds	r3, #1
 800a60e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a614:	881b      	ldrh	r3, [r3, #0]
 800a616:	b29a      	uxth	r2, r3
 800a618:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	029b      	lsls	r3, r3, #10
 800a620:	b29b      	uxth	r3, r3
 800a622:	4313      	orrs	r3, r2
 800a624:	b29a      	uxth	r2, r3
 800a626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a628:	801a      	strh	r2, [r3, #0]
 800a62a:	e024      	b.n	800a676 <USB_EPStartXfer+0x318>
 800a62c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a630:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	785b      	ldrb	r3, [r3, #1]
 800a638:	2b01      	cmp	r3, #1
 800a63a:	d11c      	bne.n	800a676 <USB_EPStartXfer+0x318>
 800a63c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a640:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a64a:	b29b      	uxth	r3, r3
 800a64c:	461a      	mov	r2, r3
 800a64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a650:	4413      	add	r3, r2
 800a652:	633b      	str	r3, [r7, #48]	; 0x30
 800a654:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a658:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	781b      	ldrb	r3, [r3, #0]
 800a660:	00da      	lsls	r2, r3, #3
 800a662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a664:	4413      	add	r3, r2
 800a666:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a66a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a66c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a670:	b29a      	uxth	r2, r3
 800a672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a674:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a676:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a67a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	895b      	ldrh	r3, [r3, #10]
 800a682:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a686:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a68a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	6959      	ldr	r1, [r3, #20]
 800a692:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a696:	b29b      	uxth	r3, r3
 800a698:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a69c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a6a0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a6a4:	6800      	ldr	r0, [r0, #0]
 800a6a6:	f001 fb45 	bl	800bd34 <USB_WritePMA>
            ep->xfer_buff += len;
 800a6aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	695a      	ldr	r2, [r3, #20]
 800a6b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6ba:	441a      	add	r2, r3
 800a6bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a6c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	6a1a      	ldr	r2, [r3, #32]
 800a6d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	691b      	ldr	r3, [r3, #16]
 800a6e0:	429a      	cmp	r2, r3
 800a6e2:	d90f      	bls.n	800a704 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800a6e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	6a1a      	ldr	r2, [r3, #32]
 800a6f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6f4:	1ad2      	subs	r2, r2, r3
 800a6f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	621a      	str	r2, [r3, #32]
 800a702:	e00e      	b.n	800a722 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800a704:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a708:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	6a1b      	ldr	r3, [r3, #32]
 800a710:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800a714:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a718:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	2200      	movs	r2, #0
 800a720:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a722:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a726:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	785b      	ldrb	r3, [r3, #1]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d177      	bne.n	800a822 <USB_EPStartXfer+0x4c4>
 800a732:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a736:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	61bb      	str	r3, [r7, #24]
 800a73e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a742:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	461a      	mov	r2, r3
 800a750:	69bb      	ldr	r3, [r7, #24]
 800a752:	4413      	add	r3, r2
 800a754:	61bb      	str	r3, [r7, #24]
 800a756:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a75a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	781b      	ldrb	r3, [r3, #0]
 800a762:	00da      	lsls	r2, r3, #3
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	4413      	add	r3, r2
 800a768:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a76c:	617b      	str	r3, [r7, #20]
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	881b      	ldrh	r3, [r3, #0]
 800a772:	b29b      	uxth	r3, r3
 800a774:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a778:	b29a      	uxth	r2, r3
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	801a      	strh	r2, [r3, #0]
 800a77e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a782:	2b3e      	cmp	r3, #62	; 0x3e
 800a784:	d921      	bls.n	800a7ca <USB_EPStartXfer+0x46c>
 800a786:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a78a:	095b      	lsrs	r3, r3, #5
 800a78c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a790:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a794:	f003 031f 	and.w	r3, r3, #31
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d104      	bne.n	800a7a6 <USB_EPStartXfer+0x448>
 800a79c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a7a0:	3b01      	subs	r3, #1
 800a7a2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	881b      	ldrh	r3, [r3, #0]
 800a7aa:	b29a      	uxth	r2, r3
 800a7ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a7b0:	b29b      	uxth	r3, r3
 800a7b2:	029b      	lsls	r3, r3, #10
 800a7b4:	b29b      	uxth	r3, r3
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7c2:	b29a      	uxth	r2, r3
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	801a      	strh	r2, [r3, #0]
 800a7c8:	e056      	b.n	800a878 <USB_EPStartXfer+0x51a>
 800a7ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d10a      	bne.n	800a7e8 <USB_EPStartXfer+0x48a>
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	881b      	ldrh	r3, [r3, #0]
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7e0:	b29a      	uxth	r2, r3
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	801a      	strh	r2, [r3, #0]
 800a7e6:	e047      	b.n	800a878 <USB_EPStartXfer+0x51a>
 800a7e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7ec:	085b      	lsrs	r3, r3, #1
 800a7ee:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a7f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7f6:	f003 0301 	and.w	r3, r3, #1
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d004      	beq.n	800a808 <USB_EPStartXfer+0x4aa>
 800a7fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a802:	3301      	adds	r3, #1
 800a804:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	881b      	ldrh	r3, [r3, #0]
 800a80c:	b29a      	uxth	r2, r3
 800a80e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a812:	b29b      	uxth	r3, r3
 800a814:	029b      	lsls	r3, r3, #10
 800a816:	b29b      	uxth	r3, r3
 800a818:	4313      	orrs	r3, r2
 800a81a:	b29a      	uxth	r2, r3
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	801a      	strh	r2, [r3, #0]
 800a820:	e02a      	b.n	800a878 <USB_EPStartXfer+0x51a>
 800a822:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a826:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	785b      	ldrb	r3, [r3, #1]
 800a82e:	2b01      	cmp	r3, #1
 800a830:	d122      	bne.n	800a878 <USB_EPStartXfer+0x51a>
 800a832:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a836:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	623b      	str	r3, [r7, #32]
 800a83e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a842:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	461a      	mov	r2, r3
 800a850:	6a3b      	ldr	r3, [r7, #32]
 800a852:	4413      	add	r3, r2
 800a854:	623b      	str	r3, [r7, #32]
 800a856:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a85a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	00da      	lsls	r2, r3, #3
 800a864:	6a3b      	ldr	r3, [r7, #32]
 800a866:	4413      	add	r3, r2
 800a868:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a86c:	61fb      	str	r3, [r7, #28]
 800a86e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a872:	b29a      	uxth	r2, r3
 800a874:	69fb      	ldr	r3, [r7, #28]
 800a876:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a878:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a87c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	891b      	ldrh	r3, [r3, #8]
 800a884:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a888:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a88c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	6959      	ldr	r1, [r3, #20]
 800a894:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a898:	b29b      	uxth	r3, r3
 800a89a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a89e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a8a2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a8a6:	6800      	ldr	r0, [r0, #0]
 800a8a8:	f001 fa44 	bl	800bd34 <USB_WritePMA>
 800a8ac:	e3ee      	b.n	800b08c <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a8ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	785b      	ldrb	r3, [r3, #1]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d177      	bne.n	800a9ae <USB_EPStartXfer+0x650>
 800a8be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	64bb      	str	r3, [r7, #72]	; 0x48
 800a8ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a8d8:	b29b      	uxth	r3, r3
 800a8da:	461a      	mov	r2, r3
 800a8dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8de:	4413      	add	r3, r2
 800a8e0:	64bb      	str	r3, [r7, #72]	; 0x48
 800a8e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	781b      	ldrb	r3, [r3, #0]
 800a8ee:	00da      	lsls	r2, r3, #3
 800a8f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8f2:	4413      	add	r3, r2
 800a8f4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a8f8:	647b      	str	r3, [r7, #68]	; 0x44
 800a8fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a8fc:	881b      	ldrh	r3, [r3, #0]
 800a8fe:	b29b      	uxth	r3, r3
 800a900:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a904:	b29a      	uxth	r2, r3
 800a906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a908:	801a      	strh	r2, [r3, #0]
 800a90a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a90e:	2b3e      	cmp	r3, #62	; 0x3e
 800a910:	d921      	bls.n	800a956 <USB_EPStartXfer+0x5f8>
 800a912:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a916:	095b      	lsrs	r3, r3, #5
 800a918:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a91c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a920:	f003 031f 	and.w	r3, r3, #31
 800a924:	2b00      	cmp	r3, #0
 800a926:	d104      	bne.n	800a932 <USB_EPStartXfer+0x5d4>
 800a928:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a92c:	3b01      	subs	r3, #1
 800a92e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a932:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a934:	881b      	ldrh	r3, [r3, #0]
 800a936:	b29a      	uxth	r2, r3
 800a938:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a93c:	b29b      	uxth	r3, r3
 800a93e:	029b      	lsls	r3, r3, #10
 800a940:	b29b      	uxth	r3, r3
 800a942:	4313      	orrs	r3, r2
 800a944:	b29b      	uxth	r3, r3
 800a946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a94a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a94e:	b29a      	uxth	r2, r3
 800a950:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a952:	801a      	strh	r2, [r3, #0]
 800a954:	e056      	b.n	800aa04 <USB_EPStartXfer+0x6a6>
 800a956:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d10a      	bne.n	800a974 <USB_EPStartXfer+0x616>
 800a95e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a960:	881b      	ldrh	r3, [r3, #0]
 800a962:	b29b      	uxth	r3, r3
 800a964:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a968:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a96c:	b29a      	uxth	r2, r3
 800a96e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a970:	801a      	strh	r2, [r3, #0]
 800a972:	e047      	b.n	800aa04 <USB_EPStartXfer+0x6a6>
 800a974:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a978:	085b      	lsrs	r3, r3, #1
 800a97a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a97e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a982:	f003 0301 	and.w	r3, r3, #1
 800a986:	2b00      	cmp	r3, #0
 800a988:	d004      	beq.n	800a994 <USB_EPStartXfer+0x636>
 800a98a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a98e:	3301      	adds	r3, #1
 800a990:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a994:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a996:	881b      	ldrh	r3, [r3, #0]
 800a998:	b29a      	uxth	r2, r3
 800a99a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a99e:	b29b      	uxth	r3, r3
 800a9a0:	029b      	lsls	r3, r3, #10
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	b29a      	uxth	r2, r3
 800a9a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a9aa:	801a      	strh	r2, [r3, #0]
 800a9ac:	e02a      	b.n	800aa04 <USB_EPStartXfer+0x6a6>
 800a9ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	785b      	ldrb	r3, [r3, #1]
 800a9ba:	2b01      	cmp	r3, #1
 800a9bc:	d122      	bne.n	800aa04 <USB_EPStartXfer+0x6a6>
 800a9be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	653b      	str	r3, [r7, #80]	; 0x50
 800a9ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	461a      	mov	r2, r3
 800a9dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9de:	4413      	add	r3, r2
 800a9e0:	653b      	str	r3, [r7, #80]	; 0x50
 800a9e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	00da      	lsls	r2, r3, #3
 800a9f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9f2:	4413      	add	r3, r2
 800a9f4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a9f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a9fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9fe:	b29a      	uxth	r2, r3
 800aa00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa02:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800aa04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	891b      	ldrh	r3, [r3, #8]
 800aa10:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aa14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	6959      	ldr	r1, [r3, #20]
 800aa20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800aa2a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800aa2e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800aa32:	6800      	ldr	r0, [r0, #0]
 800aa34:	f001 f97e 	bl	800bd34 <USB_WritePMA>
            ep->xfer_buff += len;
 800aa38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	695a      	ldr	r2, [r3, #20]
 800aa44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa48:	441a      	add	r2, r3
 800aa4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800aa56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	6a1a      	ldr	r2, [r3, #32]
 800aa62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d90f      	bls.n	800aa92 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800aa72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	6a1a      	ldr	r2, [r3, #32]
 800aa7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa82:	1ad2      	subs	r2, r2, r3
 800aa84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	621a      	str	r2, [r3, #32]
 800aa90:	e00e      	b.n	800aab0 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800aa92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	6a1b      	ldr	r3, [r3, #32]
 800aa9e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800aaa2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aaa6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	2200      	movs	r2, #0
 800aaae:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800aab0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aab4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	643b      	str	r3, [r7, #64]	; 0x40
 800aabc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aac0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	785b      	ldrb	r3, [r3, #1]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d177      	bne.n	800abbc <USB_EPStartXfer+0x85e>
 800aacc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aad0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	63bb      	str	r3, [r7, #56]	; 0x38
 800aad8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aadc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	461a      	mov	r2, r3
 800aaea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaec:	4413      	add	r3, r2
 800aaee:	63bb      	str	r3, [r7, #56]	; 0x38
 800aaf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aaf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	00da      	lsls	r2, r3, #3
 800aafe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab00:	4413      	add	r3, r2
 800ab02:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ab06:	637b      	str	r3, [r7, #52]	; 0x34
 800ab08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab0a:	881b      	ldrh	r3, [r3, #0]
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab12:	b29a      	uxth	r2, r3
 800ab14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab16:	801a      	strh	r2, [r3, #0]
 800ab18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab1c:	2b3e      	cmp	r3, #62	; 0x3e
 800ab1e:	d921      	bls.n	800ab64 <USB_EPStartXfer+0x806>
 800ab20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab24:	095b      	lsrs	r3, r3, #5
 800ab26:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ab2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab2e:	f003 031f 	and.w	r3, r3, #31
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d104      	bne.n	800ab40 <USB_EPStartXfer+0x7e2>
 800ab36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab3a:	3b01      	subs	r3, #1
 800ab3c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ab40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab42:	881b      	ldrh	r3, [r3, #0]
 800ab44:	b29a      	uxth	r2, r3
 800ab46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	029b      	lsls	r3, r3, #10
 800ab4e:	b29b      	uxth	r3, r3
 800ab50:	4313      	orrs	r3, r2
 800ab52:	b29b      	uxth	r3, r3
 800ab54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab5c:	b29a      	uxth	r2, r3
 800ab5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab60:	801a      	strh	r2, [r3, #0]
 800ab62:	e050      	b.n	800ac06 <USB_EPStartXfer+0x8a8>
 800ab64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10a      	bne.n	800ab82 <USB_EPStartXfer+0x824>
 800ab6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab6e:	881b      	ldrh	r3, [r3, #0]
 800ab70:	b29b      	uxth	r3, r3
 800ab72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab7a:	b29a      	uxth	r2, r3
 800ab7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab7e:	801a      	strh	r2, [r3, #0]
 800ab80:	e041      	b.n	800ac06 <USB_EPStartXfer+0x8a8>
 800ab82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab86:	085b      	lsrs	r3, r3, #1
 800ab88:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ab8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab90:	f003 0301 	and.w	r3, r3, #1
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d004      	beq.n	800aba2 <USB_EPStartXfer+0x844>
 800ab98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab9c:	3301      	adds	r3, #1
 800ab9e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800aba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aba4:	881b      	ldrh	r3, [r3, #0]
 800aba6:	b29a      	uxth	r2, r3
 800aba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abac:	b29b      	uxth	r3, r3
 800abae:	029b      	lsls	r3, r3, #10
 800abb0:	b29b      	uxth	r3, r3
 800abb2:	4313      	orrs	r3, r2
 800abb4:	b29a      	uxth	r2, r3
 800abb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abb8:	801a      	strh	r2, [r3, #0]
 800abba:	e024      	b.n	800ac06 <USB_EPStartXfer+0x8a8>
 800abbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	785b      	ldrb	r3, [r3, #1]
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d11c      	bne.n	800ac06 <USB_EPStartXfer+0x8a8>
 800abcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abd0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800abda:	b29b      	uxth	r3, r3
 800abdc:	461a      	mov	r2, r3
 800abde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abe0:	4413      	add	r3, r2
 800abe2:	643b      	str	r3, [r7, #64]	; 0x40
 800abe4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abe8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	781b      	ldrb	r3, [r3, #0]
 800abf0:	00da      	lsls	r2, r3, #3
 800abf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abf4:	4413      	add	r3, r2
 800abf6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800abfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800abfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac00:	b29a      	uxth	r2, r3
 800ac02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac04:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ac06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	895b      	ldrh	r3, [r3, #10]
 800ac12:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	6959      	ldr	r1, [r3, #20]
 800ac22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ac2c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ac30:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ac34:	6800      	ldr	r0, [r0, #0]
 800ac36:	f001 f87d 	bl	800bd34 <USB_WritePMA>
 800ac3a:	e227      	b.n	800b08c <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800ac3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	6a1b      	ldr	r3, [r3, #32]
 800ac48:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800ac4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	781b      	ldrb	r3, [r3, #0]
 800ac62:	009b      	lsls	r3, r3, #2
 800ac64:	4413      	add	r3, r2
 800ac66:	881b      	ldrh	r3, [r3, #0]
 800ac68:	b29b      	uxth	r3, r3
 800ac6a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800ac6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac72:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800ac76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac7a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ac7e:	681a      	ldr	r2, [r3, #0]
 800ac80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	441a      	add	r2, r3
 800ac90:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800ac94:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac98:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ac9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800aca8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800acb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acb8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	461a      	mov	r2, r3
 800acc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800acc8:	4413      	add	r3, r2
 800acca:	65fb      	str	r3, [r7, #92]	; 0x5c
 800accc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	00da      	lsls	r2, r3, #3
 800acda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800acdc:	4413      	add	r3, r2
 800acde:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ace2:	65bb      	str	r3, [r7, #88]	; 0x58
 800ace4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ace8:	b29a      	uxth	r2, r3
 800acea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800acec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800acee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	891b      	ldrh	r3, [r3, #8]
 800acfa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800acfe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	6959      	ldr	r1, [r3, #20]
 800ad0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ad14:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ad18:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ad1c:	6800      	ldr	r0, [r0, #0]
 800ad1e:	f001 f809 	bl	800bd34 <USB_WritePMA>
 800ad22:	e1b3      	b.n	800b08c <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ad24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	6a1a      	ldr	r2, [r3, #32]
 800ad30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad34:	1ad2      	subs	r2, r2, r3
 800ad36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ad42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ad4a:	681a      	ldr	r2, [r3, #0]
 800ad4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	781b      	ldrb	r3, [r3, #0]
 800ad58:	009b      	lsls	r3, r3, #2
 800ad5a:	4413      	add	r3, r2
 800ad5c:	881b      	ldrh	r3, [r3, #0]
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	f000 80c6 	beq.w	800aef6 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ad6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad6e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	673b      	str	r3, [r7, #112]	; 0x70
 800ad76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	785b      	ldrb	r3, [r3, #1]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d177      	bne.n	800ae76 <USB_EPStartXfer+0xb18>
 800ad86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	66bb      	str	r3, [r7, #104]	; 0x68
 800ad92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad96:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ada0:	b29b      	uxth	r3, r3
 800ada2:	461a      	mov	r2, r3
 800ada4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ada6:	4413      	add	r3, r2
 800ada8:	66bb      	str	r3, [r7, #104]	; 0x68
 800adaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800adae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	00da      	lsls	r2, r3, #3
 800adb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800adba:	4413      	add	r3, r2
 800adbc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800adc0:	667b      	str	r3, [r7, #100]	; 0x64
 800adc2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800adc4:	881b      	ldrh	r3, [r3, #0]
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800adcc:	b29a      	uxth	r2, r3
 800adce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800add0:	801a      	strh	r2, [r3, #0]
 800add2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800add6:	2b3e      	cmp	r3, #62	; 0x3e
 800add8:	d921      	bls.n	800ae1e <USB_EPStartXfer+0xac0>
 800adda:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800adde:	095b      	lsrs	r3, r3, #5
 800ade0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ade4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ade8:	f003 031f 	and.w	r3, r3, #31
 800adec:	2b00      	cmp	r3, #0
 800adee:	d104      	bne.n	800adfa <USB_EPStartXfer+0xa9c>
 800adf0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800adf4:	3b01      	subs	r3, #1
 800adf6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800adfa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800adfc:	881b      	ldrh	r3, [r3, #0]
 800adfe:	b29a      	uxth	r2, r3
 800ae00:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ae04:	b29b      	uxth	r3, r3
 800ae06:	029b      	lsls	r3, r3, #10
 800ae08:	b29b      	uxth	r3, r3
 800ae0a:	4313      	orrs	r3, r2
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae16:	b29a      	uxth	r2, r3
 800ae18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae1a:	801a      	strh	r2, [r3, #0]
 800ae1c:	e050      	b.n	800aec0 <USB_EPStartXfer+0xb62>
 800ae1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d10a      	bne.n	800ae3c <USB_EPStartXfer+0xade>
 800ae26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae28:	881b      	ldrh	r3, [r3, #0]
 800ae2a:	b29b      	uxth	r3, r3
 800ae2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae34:	b29a      	uxth	r2, r3
 800ae36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae38:	801a      	strh	r2, [r3, #0]
 800ae3a:	e041      	b.n	800aec0 <USB_EPStartXfer+0xb62>
 800ae3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae40:	085b      	lsrs	r3, r3, #1
 800ae42:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ae46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae4a:	f003 0301 	and.w	r3, r3, #1
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d004      	beq.n	800ae5c <USB_EPStartXfer+0xafe>
 800ae52:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ae56:	3301      	adds	r3, #1
 800ae58:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ae5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae5e:	881b      	ldrh	r3, [r3, #0]
 800ae60:	b29a      	uxth	r2, r3
 800ae62:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ae66:	b29b      	uxth	r3, r3
 800ae68:	029b      	lsls	r3, r3, #10
 800ae6a:	b29b      	uxth	r3, r3
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	b29a      	uxth	r2, r3
 800ae70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae72:	801a      	strh	r2, [r3, #0]
 800ae74:	e024      	b.n	800aec0 <USB_EPStartXfer+0xb62>
 800ae76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	785b      	ldrb	r3, [r3, #1]
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	d11c      	bne.n	800aec0 <USB_EPStartXfer+0xb62>
 800ae86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae94:	b29b      	uxth	r3, r3
 800ae96:	461a      	mov	r2, r3
 800ae98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ae9a:	4413      	add	r3, r2
 800ae9c:	673b      	str	r3, [r7, #112]	; 0x70
 800ae9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aea2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	781b      	ldrb	r3, [r3, #0]
 800aeaa:	00da      	lsls	r2, r3, #3
 800aeac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800aeae:	4413      	add	r3, r2
 800aeb0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800aeb4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800aeb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aeba:	b29a      	uxth	r2, r3
 800aebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aebe:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800aec0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aec4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	895b      	ldrh	r3, [r3, #10]
 800aecc:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aed0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aed4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	6959      	ldr	r1, [r3, #20]
 800aedc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aee0:	b29b      	uxth	r3, r3
 800aee2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800aee6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800aeea:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800aeee:	6800      	ldr	r0, [r0, #0]
 800aef0:	f000 ff20 	bl	800bd34 <USB_WritePMA>
 800aef4:	e0ca      	b.n	800b08c <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800aef6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aefa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	785b      	ldrb	r3, [r3, #1]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d177      	bne.n	800aff6 <USB_EPStartXfer+0xc98>
 800af06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	67fb      	str	r3, [r7, #124]	; 0x7c
 800af12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af16:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af20:	b29b      	uxth	r3, r3
 800af22:	461a      	mov	r2, r3
 800af24:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800af26:	4413      	add	r3, r2
 800af28:	67fb      	str	r3, [r7, #124]	; 0x7c
 800af2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	00da      	lsls	r2, r3, #3
 800af38:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800af3a:	4413      	add	r3, r2
 800af3c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800af40:	67bb      	str	r3, [r7, #120]	; 0x78
 800af42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af44:	881b      	ldrh	r3, [r3, #0]
 800af46:	b29b      	uxth	r3, r3
 800af48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af4c:	b29a      	uxth	r2, r3
 800af4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af50:	801a      	strh	r2, [r3, #0]
 800af52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af56:	2b3e      	cmp	r3, #62	; 0x3e
 800af58:	d921      	bls.n	800af9e <USB_EPStartXfer+0xc40>
 800af5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af5e:	095b      	lsrs	r3, r3, #5
 800af60:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800af64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af68:	f003 031f 	and.w	r3, r3, #31
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d104      	bne.n	800af7a <USB_EPStartXfer+0xc1c>
 800af70:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800af74:	3b01      	subs	r3, #1
 800af76:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800af7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af7c:	881b      	ldrh	r3, [r3, #0]
 800af7e:	b29a      	uxth	r2, r3
 800af80:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800af84:	b29b      	uxth	r3, r3
 800af86:	029b      	lsls	r3, r3, #10
 800af88:	b29b      	uxth	r3, r3
 800af8a:	4313      	orrs	r3, r2
 800af8c:	b29b      	uxth	r3, r3
 800af8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af96:	b29a      	uxth	r2, r3
 800af98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af9a:	801a      	strh	r2, [r3, #0]
 800af9c:	e05c      	b.n	800b058 <USB_EPStartXfer+0xcfa>
 800af9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d10a      	bne.n	800afbc <USB_EPStartXfer+0xc5e>
 800afa6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800afa8:	881b      	ldrh	r3, [r3, #0]
 800afaa:	b29b      	uxth	r3, r3
 800afac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afb4:	b29a      	uxth	r2, r3
 800afb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800afb8:	801a      	strh	r2, [r3, #0]
 800afba:	e04d      	b.n	800b058 <USB_EPStartXfer+0xcfa>
 800afbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afc0:	085b      	lsrs	r3, r3, #1
 800afc2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800afc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afca:	f003 0301 	and.w	r3, r3, #1
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d004      	beq.n	800afdc <USB_EPStartXfer+0xc7e>
 800afd2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800afd6:	3301      	adds	r3, #1
 800afd8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800afdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800afde:	881b      	ldrh	r3, [r3, #0]
 800afe0:	b29a      	uxth	r2, r3
 800afe2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	029b      	lsls	r3, r3, #10
 800afea:	b29b      	uxth	r3, r3
 800afec:	4313      	orrs	r3, r2
 800afee:	b29a      	uxth	r2, r3
 800aff0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aff2:	801a      	strh	r2, [r3, #0]
 800aff4:	e030      	b.n	800b058 <USB_EPStartXfer+0xcfa>
 800aff6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800affa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	785b      	ldrb	r3, [r3, #1]
 800b002:	2b01      	cmp	r3, #1
 800b004:	d128      	bne.n	800b058 <USB_EPStartXfer+0xcfa>
 800b006:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b00a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b014:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b018:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b022:	b29b      	uxth	r3, r3
 800b024:	461a      	mov	r2, r3
 800b026:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b02a:	4413      	add	r3, r2
 800b02c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b030:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b034:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	00da      	lsls	r2, r3, #3
 800b03e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b042:	4413      	add	r3, r2
 800b044:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b048:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b04c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b050:	b29a      	uxth	r2, r3
 800b052:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b056:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b058:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b05c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	891b      	ldrh	r3, [r3, #8]
 800b064:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b068:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b06c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	6959      	ldr	r1, [r3, #20]
 800b074:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b078:	b29b      	uxth	r3, r3
 800b07a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b07e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b082:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b086:	6800      	ldr	r0, [r0, #0]
 800b088:	f000 fe54 	bl	800bd34 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b08c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b090:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b094:	681a      	ldr	r2, [r3, #0]
 800b096:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b09a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	781b      	ldrb	r3, [r3, #0]
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	4413      	add	r3, r2
 800b0a6:	881b      	ldrh	r3, [r3, #0]
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0b2:	817b      	strh	r3, [r7, #10]
 800b0b4:	897b      	ldrh	r3, [r7, #10]
 800b0b6:	f083 0310 	eor.w	r3, r3, #16
 800b0ba:	817b      	strh	r3, [r7, #10]
 800b0bc:	897b      	ldrh	r3, [r7, #10]
 800b0be:	f083 0320 	eor.w	r3, r3, #32
 800b0c2:	817b      	strh	r3, [r7, #10]
 800b0c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b0cc:	681a      	ldr	r2, [r3, #0]
 800b0ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	781b      	ldrb	r3, [r3, #0]
 800b0da:	009b      	lsls	r3, r3, #2
 800b0dc:	441a      	add	r2, r3
 800b0de:	897b      	ldrh	r3, [r7, #10]
 800b0e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0f0:	b29b      	uxth	r3, r3
 800b0f2:	8013      	strh	r3, [r2, #0]
 800b0f4:	f000 bcde 	b.w	800bab4 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b0f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	7b1b      	ldrb	r3, [r3, #12]
 800b104:	2b00      	cmp	r3, #0
 800b106:	f040 80bb 	bne.w	800b280 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b10a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b10e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	699a      	ldr	r2, [r3, #24]
 800b116:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b11a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	691b      	ldr	r3, [r3, #16]
 800b122:	429a      	cmp	r2, r3
 800b124:	d917      	bls.n	800b156 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800b126:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b12a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	691b      	ldr	r3, [r3, #16]
 800b132:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800b136:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b13a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	699a      	ldr	r2, [r3, #24]
 800b142:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b146:	1ad2      	subs	r2, r2, r3
 800b148:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b14c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	619a      	str	r2, [r3, #24]
 800b154:	e00e      	b.n	800b174 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800b156:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b15a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	699b      	ldr	r3, [r3, #24]
 800b162:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800b166:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b16a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2200      	movs	r2, #0
 800b172:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800b174:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b178:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b182:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b186:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b190:	b29b      	uxth	r3, r3
 800b192:	461a      	mov	r2, r3
 800b194:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b198:	4413      	add	r3, r2
 800b19a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b19e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	00da      	lsls	r2, r3, #3
 800b1ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b1b0:	4413      	add	r3, r2
 800b1b2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b1b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b1ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b1be:	881b      	ldrh	r3, [r3, #0]
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b1c6:	b29a      	uxth	r2, r3
 800b1c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b1cc:	801a      	strh	r2, [r3, #0]
 800b1ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1d2:	2b3e      	cmp	r3, #62	; 0x3e
 800b1d4:	d924      	bls.n	800b220 <USB_EPStartXfer+0xec2>
 800b1d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1da:	095b      	lsrs	r3, r3, #5
 800b1dc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b1e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1e4:	f003 031f 	and.w	r3, r3, #31
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d104      	bne.n	800b1f6 <USB_EPStartXfer+0xe98>
 800b1ec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b1f0:	3b01      	subs	r3, #1
 800b1f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b1f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b1fa:	881b      	ldrh	r3, [r3, #0]
 800b1fc:	b29a      	uxth	r2, r3
 800b1fe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b202:	b29b      	uxth	r3, r3
 800b204:	029b      	lsls	r3, r3, #10
 800b206:	b29b      	uxth	r3, r3
 800b208:	4313      	orrs	r3, r2
 800b20a:	b29b      	uxth	r3, r3
 800b20c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b210:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b214:	b29a      	uxth	r2, r3
 800b216:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b21a:	801a      	strh	r2, [r3, #0]
 800b21c:	f000 bc10 	b.w	800ba40 <USB_EPStartXfer+0x16e2>
 800b220:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b224:	2b00      	cmp	r3, #0
 800b226:	d10c      	bne.n	800b242 <USB_EPStartXfer+0xee4>
 800b228:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b22c:	881b      	ldrh	r3, [r3, #0]
 800b22e:	b29b      	uxth	r3, r3
 800b230:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b234:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b238:	b29a      	uxth	r2, r3
 800b23a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b23e:	801a      	strh	r2, [r3, #0]
 800b240:	e3fe      	b.n	800ba40 <USB_EPStartXfer+0x16e2>
 800b242:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b246:	085b      	lsrs	r3, r3, #1
 800b248:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b24c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b250:	f003 0301 	and.w	r3, r3, #1
 800b254:	2b00      	cmp	r3, #0
 800b256:	d004      	beq.n	800b262 <USB_EPStartXfer+0xf04>
 800b258:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b25c:	3301      	adds	r3, #1
 800b25e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b262:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b266:	881b      	ldrh	r3, [r3, #0]
 800b268:	b29a      	uxth	r2, r3
 800b26a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b26e:	b29b      	uxth	r3, r3
 800b270:	029b      	lsls	r3, r3, #10
 800b272:	b29b      	uxth	r3, r3
 800b274:	4313      	orrs	r3, r2
 800b276:	b29a      	uxth	r2, r3
 800b278:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b27c:	801a      	strh	r2, [r3, #0]
 800b27e:	e3df      	b.n	800ba40 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b280:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b284:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	78db      	ldrb	r3, [r3, #3]
 800b28c:	2b02      	cmp	r3, #2
 800b28e:	f040 8218 	bne.w	800b6c2 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b292:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b296:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	785b      	ldrb	r3, [r3, #1]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	f040 809d 	bne.w	800b3de <USB_EPStartXfer+0x1080>
 800b2a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b2b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b2c0:	b29b      	uxth	r3, r3
 800b2c2:	461a      	mov	r2, r3
 800b2c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b2c8:	4413      	add	r3, r2
 800b2ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b2ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	00da      	lsls	r2, r3, #3
 800b2dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b2e0:	4413      	add	r3, r2
 800b2e2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b2e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b2ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b2ee:	881b      	ldrh	r3, [r3, #0]
 800b2f0:	b29b      	uxth	r3, r3
 800b2f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2f6:	b29a      	uxth	r2, r3
 800b2f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b2fc:	801a      	strh	r2, [r3, #0]
 800b2fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b302:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	691b      	ldr	r3, [r3, #16]
 800b30a:	2b3e      	cmp	r3, #62	; 0x3e
 800b30c:	d92b      	bls.n	800b366 <USB_EPStartXfer+0x1008>
 800b30e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b312:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	691b      	ldr	r3, [r3, #16]
 800b31a:	095b      	lsrs	r3, r3, #5
 800b31c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b320:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b324:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	691b      	ldr	r3, [r3, #16]
 800b32c:	f003 031f 	and.w	r3, r3, #31
 800b330:	2b00      	cmp	r3, #0
 800b332:	d104      	bne.n	800b33e <USB_EPStartXfer+0xfe0>
 800b334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b338:	3b01      	subs	r3, #1
 800b33a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b33e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b342:	881b      	ldrh	r3, [r3, #0]
 800b344:	b29a      	uxth	r2, r3
 800b346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b34a:	b29b      	uxth	r3, r3
 800b34c:	029b      	lsls	r3, r3, #10
 800b34e:	b29b      	uxth	r3, r3
 800b350:	4313      	orrs	r3, r2
 800b352:	b29b      	uxth	r3, r3
 800b354:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b358:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b35c:	b29a      	uxth	r2, r3
 800b35e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b362:	801a      	strh	r2, [r3, #0]
 800b364:	e070      	b.n	800b448 <USB_EPStartXfer+0x10ea>
 800b366:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b36a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	691b      	ldr	r3, [r3, #16]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d10c      	bne.n	800b390 <USB_EPStartXfer+0x1032>
 800b376:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b37a:	881b      	ldrh	r3, [r3, #0]
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b382:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b386:	b29a      	uxth	r2, r3
 800b388:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b38c:	801a      	strh	r2, [r3, #0]
 800b38e:	e05b      	b.n	800b448 <USB_EPStartXfer+0x10ea>
 800b390:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b394:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	691b      	ldr	r3, [r3, #16]
 800b39c:	085b      	lsrs	r3, r3, #1
 800b39e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b3a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	691b      	ldr	r3, [r3, #16]
 800b3ae:	f003 0301 	and.w	r3, r3, #1
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d004      	beq.n	800b3c0 <USB_EPStartXfer+0x1062>
 800b3b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3ba:	3301      	adds	r3, #1
 800b3bc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b3c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b3c4:	881b      	ldrh	r3, [r3, #0]
 800b3c6:	b29a      	uxth	r2, r3
 800b3c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3cc:	b29b      	uxth	r3, r3
 800b3ce:	029b      	lsls	r3, r3, #10
 800b3d0:	b29b      	uxth	r3, r3
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	b29a      	uxth	r2, r3
 800b3d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b3da:	801a      	strh	r2, [r3, #0]
 800b3dc:	e034      	b.n	800b448 <USB_EPStartXfer+0x10ea>
 800b3de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	785b      	ldrb	r3, [r3, #1]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d12c      	bne.n	800b448 <USB_EPStartXfer+0x10ea>
 800b3ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b3fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b400:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b40a:	b29b      	uxth	r3, r3
 800b40c:	461a      	mov	r2, r3
 800b40e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b412:	4413      	add	r3, r2
 800b414:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b418:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b41c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	781b      	ldrb	r3, [r3, #0]
 800b424:	00da      	lsls	r2, r3, #3
 800b426:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b42a:	4413      	add	r3, r2
 800b42c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b430:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b434:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b438:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	691b      	ldr	r3, [r3, #16]
 800b440:	b29a      	uxth	r2, r3
 800b442:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b446:	801a      	strh	r2, [r3, #0]
 800b448:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b44c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b456:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b45a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	785b      	ldrb	r3, [r3, #1]
 800b462:	2b00      	cmp	r3, #0
 800b464:	f040 809d 	bne.w	800b5a2 <USB_EPStartXfer+0x1244>
 800b468:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b46c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b476:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b47a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b484:	b29b      	uxth	r3, r3
 800b486:	461a      	mov	r2, r3
 800b488:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b48c:	4413      	add	r3, r2
 800b48e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b492:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b496:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	781b      	ldrb	r3, [r3, #0]
 800b49e:	00da      	lsls	r2, r3, #3
 800b4a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b4a4:	4413      	add	r3, r2
 800b4a6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b4aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b4ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b4b2:	881b      	ldrh	r3, [r3, #0]
 800b4b4:	b29b      	uxth	r3, r3
 800b4b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b4ba:	b29a      	uxth	r2, r3
 800b4bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b4c0:	801a      	strh	r2, [r3, #0]
 800b4c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	691b      	ldr	r3, [r3, #16]
 800b4ce:	2b3e      	cmp	r3, #62	; 0x3e
 800b4d0:	d92b      	bls.n	800b52a <USB_EPStartXfer+0x11cc>
 800b4d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	691b      	ldr	r3, [r3, #16]
 800b4de:	095b      	lsrs	r3, r3, #5
 800b4e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b4e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	691b      	ldr	r3, [r3, #16]
 800b4f0:	f003 031f 	and.w	r3, r3, #31
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d104      	bne.n	800b502 <USB_EPStartXfer+0x11a4>
 800b4f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b4fc:	3b01      	subs	r3, #1
 800b4fe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b502:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b506:	881b      	ldrh	r3, [r3, #0]
 800b508:	b29a      	uxth	r2, r3
 800b50a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b50e:	b29b      	uxth	r3, r3
 800b510:	029b      	lsls	r3, r3, #10
 800b512:	b29b      	uxth	r3, r3
 800b514:	4313      	orrs	r3, r2
 800b516:	b29b      	uxth	r3, r3
 800b518:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b51c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b520:	b29a      	uxth	r2, r3
 800b522:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b526:	801a      	strh	r2, [r3, #0]
 800b528:	e069      	b.n	800b5fe <USB_EPStartXfer+0x12a0>
 800b52a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b52e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	691b      	ldr	r3, [r3, #16]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d10c      	bne.n	800b554 <USB_EPStartXfer+0x11f6>
 800b53a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b53e:	881b      	ldrh	r3, [r3, #0]
 800b540:	b29b      	uxth	r3, r3
 800b542:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b546:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b54a:	b29a      	uxth	r2, r3
 800b54c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b550:	801a      	strh	r2, [r3, #0]
 800b552:	e054      	b.n	800b5fe <USB_EPStartXfer+0x12a0>
 800b554:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b558:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	691b      	ldr	r3, [r3, #16]
 800b560:	085b      	lsrs	r3, r3, #1
 800b562:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b566:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b56a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	691b      	ldr	r3, [r3, #16]
 800b572:	f003 0301 	and.w	r3, r3, #1
 800b576:	2b00      	cmp	r3, #0
 800b578:	d004      	beq.n	800b584 <USB_EPStartXfer+0x1226>
 800b57a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b57e:	3301      	adds	r3, #1
 800b580:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b584:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b588:	881b      	ldrh	r3, [r3, #0]
 800b58a:	b29a      	uxth	r2, r3
 800b58c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b590:	b29b      	uxth	r3, r3
 800b592:	029b      	lsls	r3, r3, #10
 800b594:	b29b      	uxth	r3, r3
 800b596:	4313      	orrs	r3, r2
 800b598:	b29a      	uxth	r2, r3
 800b59a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b59e:	801a      	strh	r2, [r3, #0]
 800b5a0:	e02d      	b.n	800b5fe <USB_EPStartXfer+0x12a0>
 800b5a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	785b      	ldrb	r3, [r3, #1]
 800b5ae:	2b01      	cmp	r3, #1
 800b5b0:	d125      	bne.n	800b5fe <USB_EPStartXfer+0x12a0>
 800b5b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5c0:	b29b      	uxth	r3, r3
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b5c8:	4413      	add	r3, r2
 800b5ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b5ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	781b      	ldrb	r3, [r3, #0]
 800b5da:	00da      	lsls	r2, r3, #3
 800b5dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b5e0:	4413      	add	r3, r2
 800b5e2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b5e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b5ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	691b      	ldr	r3, [r3, #16]
 800b5f6:	b29a      	uxth	r2, r3
 800b5f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b5fc:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b5fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b602:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	69db      	ldr	r3, [r3, #28]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	f000 8218 	beq.w	800ba40 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b614:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b618:	681a      	ldr	r2, [r3, #0]
 800b61a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b61e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	781b      	ldrb	r3, [r3, #0]
 800b626:	009b      	lsls	r3, r3, #2
 800b628:	4413      	add	r3, r2
 800b62a:	881b      	ldrh	r3, [r3, #0]
 800b62c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b630:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b634:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d005      	beq.n	800b648 <USB_EPStartXfer+0x12ea>
 800b63c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b644:	2b00      	cmp	r3, #0
 800b646:	d10d      	bne.n	800b664 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b648:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b64c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b650:	2b00      	cmp	r3, #0
 800b652:	f040 81f5 	bne.w	800ba40 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b656:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b65a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b65e:	2b00      	cmp	r3, #0
 800b660:	f040 81ee 	bne.w	800ba40 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b664:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b668:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b66c:	681a      	ldr	r2, [r3, #0]
 800b66e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b672:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	4413      	add	r3, r2
 800b67e:	881b      	ldrh	r3, [r3, #0]
 800b680:	b29b      	uxth	r3, r3
 800b682:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b68a:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800b68e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b692:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b696:	681a      	ldr	r2, [r3, #0]
 800b698:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b69c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	781b      	ldrb	r3, [r3, #0]
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	441a      	add	r2, r3
 800b6a8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800b6ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b6b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b6b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b6b8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b6bc:	b29b      	uxth	r3, r3
 800b6be:	8013      	strh	r3, [r2, #0]
 800b6c0:	e1be      	b.n	800ba40 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b6c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	78db      	ldrb	r3, [r3, #3]
 800b6ce:	2b01      	cmp	r3, #1
 800b6d0:	f040 81b4 	bne.w	800ba3c <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800b6d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	699a      	ldr	r2, [r3, #24]
 800b6e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	691b      	ldr	r3, [r3, #16]
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d917      	bls.n	800b720 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800b6f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	691b      	ldr	r3, [r3, #16]
 800b6fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800b700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b704:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	699a      	ldr	r2, [r3, #24]
 800b70c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b710:	1ad2      	subs	r2, r2, r3
 800b712:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b716:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	619a      	str	r2, [r3, #24]
 800b71e:	e00e      	b.n	800b73e <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800b720:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b724:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	699b      	ldr	r3, [r3, #24]
 800b72c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800b730:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b734:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	2200      	movs	r2, #0
 800b73c:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800b73e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b742:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	785b      	ldrb	r3, [r3, #1]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	f040 8085 	bne.w	800b85a <USB_EPStartXfer+0x14fc>
 800b750:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b754:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b75e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b762:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b76c:	b29b      	uxth	r3, r3
 800b76e:	461a      	mov	r2, r3
 800b770:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b774:	4413      	add	r3, r2
 800b776:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b77a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b77e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	00da      	lsls	r2, r3, #3
 800b788:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b78c:	4413      	add	r3, r2
 800b78e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b792:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b796:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b79a:	881b      	ldrh	r3, [r3, #0]
 800b79c:	b29b      	uxth	r3, r3
 800b79e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b7a2:	b29a      	uxth	r2, r3
 800b7a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b7a8:	801a      	strh	r2, [r3, #0]
 800b7aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7ae:	2b3e      	cmp	r3, #62	; 0x3e
 800b7b0:	d923      	bls.n	800b7fa <USB_EPStartXfer+0x149c>
 800b7b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7b6:	095b      	lsrs	r3, r3, #5
 800b7b8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b7bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7c0:	f003 031f 	and.w	r3, r3, #31
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d104      	bne.n	800b7d2 <USB_EPStartXfer+0x1474>
 800b7c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b7cc:	3b01      	subs	r3, #1
 800b7ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b7d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b7d6:	881b      	ldrh	r3, [r3, #0]
 800b7d8:	b29a      	uxth	r2, r3
 800b7da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b7de:	b29b      	uxth	r3, r3
 800b7e0:	029b      	lsls	r3, r3, #10
 800b7e2:	b29b      	uxth	r3, r3
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	b29b      	uxth	r3, r3
 800b7e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7f0:	b29a      	uxth	r2, r3
 800b7f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b7f6:	801a      	strh	r2, [r3, #0]
 800b7f8:	e060      	b.n	800b8bc <USB_EPStartXfer+0x155e>
 800b7fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10c      	bne.n	800b81c <USB_EPStartXfer+0x14be>
 800b802:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b806:	881b      	ldrh	r3, [r3, #0]
 800b808:	b29b      	uxth	r3, r3
 800b80a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b80e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b812:	b29a      	uxth	r2, r3
 800b814:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b818:	801a      	strh	r2, [r3, #0]
 800b81a:	e04f      	b.n	800b8bc <USB_EPStartXfer+0x155e>
 800b81c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b820:	085b      	lsrs	r3, r3, #1
 800b822:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b826:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b82a:	f003 0301 	and.w	r3, r3, #1
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d004      	beq.n	800b83c <USB_EPStartXfer+0x14de>
 800b832:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b836:	3301      	adds	r3, #1
 800b838:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b83c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b840:	881b      	ldrh	r3, [r3, #0]
 800b842:	b29a      	uxth	r2, r3
 800b844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b848:	b29b      	uxth	r3, r3
 800b84a:	029b      	lsls	r3, r3, #10
 800b84c:	b29b      	uxth	r3, r3
 800b84e:	4313      	orrs	r3, r2
 800b850:	b29a      	uxth	r2, r3
 800b852:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b856:	801a      	strh	r2, [r3, #0]
 800b858:	e030      	b.n	800b8bc <USB_EPStartXfer+0x155e>
 800b85a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b85e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	785b      	ldrb	r3, [r3, #1]
 800b866:	2b01      	cmp	r3, #1
 800b868:	d128      	bne.n	800b8bc <USB_EPStartXfer+0x155e>
 800b86a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b86e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b878:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b87c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b886:	b29b      	uxth	r3, r3
 800b888:	461a      	mov	r2, r3
 800b88a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b88e:	4413      	add	r3, r2
 800b890:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b894:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b898:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	781b      	ldrb	r3, [r3, #0]
 800b8a0:	00da      	lsls	r2, r3, #3
 800b8a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b8a6:	4413      	add	r3, r2
 800b8a8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b8ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b8b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8b4:	b29a      	uxth	r2, r3
 800b8b6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b8ba:	801a      	strh	r2, [r3, #0]
 800b8bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b8ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	785b      	ldrb	r3, [r3, #1]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	f040 8085 	bne.w	800b9e6 <USB_EPStartXfer+0x1688>
 800b8dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b8ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b8f8:	b29b      	uxth	r3, r3
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b900:	4413      	add	r3, r2
 800b902:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b906:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b90a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	00da      	lsls	r2, r3, #3
 800b914:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b918:	4413      	add	r3, r2
 800b91a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b91e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b922:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b926:	881b      	ldrh	r3, [r3, #0]
 800b928:	b29b      	uxth	r3, r3
 800b92a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b92e:	b29a      	uxth	r2, r3
 800b930:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b934:	801a      	strh	r2, [r3, #0]
 800b936:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b93a:	2b3e      	cmp	r3, #62	; 0x3e
 800b93c:	d923      	bls.n	800b986 <USB_EPStartXfer+0x1628>
 800b93e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b942:	095b      	lsrs	r3, r3, #5
 800b944:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b948:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b94c:	f003 031f 	and.w	r3, r3, #31
 800b950:	2b00      	cmp	r3, #0
 800b952:	d104      	bne.n	800b95e <USB_EPStartXfer+0x1600>
 800b954:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b958:	3b01      	subs	r3, #1
 800b95a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b95e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b962:	881b      	ldrh	r3, [r3, #0]
 800b964:	b29a      	uxth	r2, r3
 800b966:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b96a:	b29b      	uxth	r3, r3
 800b96c:	029b      	lsls	r3, r3, #10
 800b96e:	b29b      	uxth	r3, r3
 800b970:	4313      	orrs	r3, r2
 800b972:	b29b      	uxth	r3, r3
 800b974:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b978:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b97c:	b29a      	uxth	r2, r3
 800b97e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b982:	801a      	strh	r2, [r3, #0]
 800b984:	e05c      	b.n	800ba40 <USB_EPStartXfer+0x16e2>
 800b986:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d10c      	bne.n	800b9a8 <USB_EPStartXfer+0x164a>
 800b98e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b992:	881b      	ldrh	r3, [r3, #0]
 800b994:	b29b      	uxth	r3, r3
 800b996:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b99a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b99e:	b29a      	uxth	r2, r3
 800b9a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b9a4:	801a      	strh	r2, [r3, #0]
 800b9a6:	e04b      	b.n	800ba40 <USB_EPStartXfer+0x16e2>
 800b9a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9ac:	085b      	lsrs	r3, r3, #1
 800b9ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b9b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9b6:	f003 0301 	and.w	r3, r3, #1
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d004      	beq.n	800b9c8 <USB_EPStartXfer+0x166a>
 800b9be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b9c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b9cc:	881b      	ldrh	r3, [r3, #0]
 800b9ce:	b29a      	uxth	r2, r3
 800b9d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b9d4:	b29b      	uxth	r3, r3
 800b9d6:	029b      	lsls	r3, r3, #10
 800b9d8:	b29b      	uxth	r3, r3
 800b9da:	4313      	orrs	r3, r2
 800b9dc:	b29a      	uxth	r2, r3
 800b9de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b9e2:	801a      	strh	r2, [r3, #0]
 800b9e4:	e02c      	b.n	800ba40 <USB_EPStartXfer+0x16e2>
 800b9e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	785b      	ldrb	r3, [r3, #1]
 800b9f2:	2b01      	cmp	r3, #1
 800b9f4:	d124      	bne.n	800ba40 <USB_EPStartXfer+0x16e2>
 800b9f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	461a      	mov	r2, r3
 800ba08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ba0c:	4413      	add	r3, r2
 800ba0e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ba12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	781b      	ldrb	r3, [r3, #0]
 800ba1e:	00da      	lsls	r2, r3, #3
 800ba20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ba24:	4413      	add	r3, r2
 800ba26:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ba2a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ba2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba32:	b29a      	uxth	r2, r3
 800ba34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ba38:	801a      	strh	r2, [r3, #0]
 800ba3a:	e001      	b.n	800ba40 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e03a      	b.n	800bab6 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ba40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ba48:	681a      	ldr	r2, [r3, #0]
 800ba4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	4413      	add	r3, r2
 800ba5a:	881b      	ldrh	r3, [r3, #0]
 800ba5c:	b29b      	uxth	r3, r3
 800ba5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ba62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba66:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ba6a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800ba6e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ba72:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ba76:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800ba7a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ba7e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ba82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba86:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ba8a:	681a      	ldr	r2, [r3, #0]
 800ba8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	009b      	lsls	r3, r3, #2
 800ba9a:	441a      	add	r2, r3
 800ba9c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800baa0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800baa4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800baa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800baac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bab0:	b29b      	uxth	r3, r3
 800bab2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bab4:	2300      	movs	r3, #0
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800babc:	46bd      	mov	sp, r7
 800babe:	bd80      	pop	{r7, pc}

0800bac0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bac0:	b480      	push	{r7}
 800bac2:	b085      	sub	sp, #20
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
 800bac8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	785b      	ldrb	r3, [r3, #1]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d020      	beq.n	800bb14 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	781b      	ldrb	r3, [r3, #0]
 800bad8:	009b      	lsls	r3, r3, #2
 800bada:	4413      	add	r3, r2
 800badc:	881b      	ldrh	r3, [r3, #0]
 800bade:	b29b      	uxth	r3, r3
 800bae0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bae4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bae8:	81bb      	strh	r3, [r7, #12]
 800baea:	89bb      	ldrh	r3, [r7, #12]
 800baec:	f083 0310 	eor.w	r3, r3, #16
 800baf0:	81bb      	strh	r3, [r7, #12]
 800baf2:	687a      	ldr	r2, [r7, #4]
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	781b      	ldrb	r3, [r3, #0]
 800baf8:	009b      	lsls	r3, r3, #2
 800bafa:	441a      	add	r2, r3
 800bafc:	89bb      	ldrh	r3, [r7, #12]
 800bafe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb0e:	b29b      	uxth	r3, r3
 800bb10:	8013      	strh	r3, [r2, #0]
 800bb12:	e01f      	b.n	800bb54 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800bb14:	687a      	ldr	r2, [r7, #4]
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	781b      	ldrb	r3, [r3, #0]
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	4413      	add	r3, r2
 800bb1e:	881b      	ldrh	r3, [r3, #0]
 800bb20:	b29b      	uxth	r3, r3
 800bb22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bb26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb2a:	81fb      	strh	r3, [r7, #14]
 800bb2c:	89fb      	ldrh	r3, [r7, #14]
 800bb2e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800bb32:	81fb      	strh	r3, [r7, #14]
 800bb34:	687a      	ldr	r2, [r7, #4]
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	781b      	ldrb	r3, [r3, #0]
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	441a      	add	r2, r3
 800bb3e:	89fb      	ldrh	r3, [r7, #14]
 800bb40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb50:	b29b      	uxth	r3, r3
 800bb52:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bb54:	2300      	movs	r3, #0
}
 800bb56:	4618      	mov	r0, r3
 800bb58:	3714      	adds	r7, #20
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb60:	4770      	bx	lr

0800bb62 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bb62:	b480      	push	{r7}
 800bb64:	b087      	sub	sp, #28
 800bb66:	af00      	add	r7, sp, #0
 800bb68:	6078      	str	r0, [r7, #4]
 800bb6a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	7b1b      	ldrb	r3, [r3, #12]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	f040 809d 	bne.w	800bcb0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	785b      	ldrb	r3, [r3, #1]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d04c      	beq.n	800bc18 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bb7e:	687a      	ldr	r2, [r7, #4]
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	009b      	lsls	r3, r3, #2
 800bb86:	4413      	add	r3, r2
 800bb88:	881b      	ldrh	r3, [r3, #0]
 800bb8a:	823b      	strh	r3, [r7, #16]
 800bb8c:	8a3b      	ldrh	r3, [r7, #16]
 800bb8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d01b      	beq.n	800bbce <USB_EPClearStall+0x6c>
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	4413      	add	r3, r2
 800bba0:	881b      	ldrh	r3, [r3, #0]
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bbac:	81fb      	strh	r3, [r7, #14]
 800bbae:	687a      	ldr	r2, [r7, #4]
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	009b      	lsls	r3, r3, #2
 800bbb6:	441a      	add	r2, r3
 800bbb8:	89fb      	ldrh	r3, [r7, #14]
 800bbba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bbbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bbc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bbc6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	78db      	ldrb	r3, [r3, #3]
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	d06c      	beq.n	800bcb0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bbd6:	687a      	ldr	r2, [r7, #4]
 800bbd8:	683b      	ldr	r3, [r7, #0]
 800bbda:	781b      	ldrb	r3, [r3, #0]
 800bbdc:	009b      	lsls	r3, r3, #2
 800bbde:	4413      	add	r3, r2
 800bbe0:	881b      	ldrh	r3, [r3, #0]
 800bbe2:	b29b      	uxth	r3, r3
 800bbe4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bbe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bbec:	81bb      	strh	r3, [r7, #12]
 800bbee:	89bb      	ldrh	r3, [r7, #12]
 800bbf0:	f083 0320 	eor.w	r3, r3, #32
 800bbf4:	81bb      	strh	r3, [r7, #12]
 800bbf6:	687a      	ldr	r2, [r7, #4]
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	009b      	lsls	r3, r3, #2
 800bbfe:	441a      	add	r2, r3
 800bc00:	89bb      	ldrh	r3, [r7, #12]
 800bc02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bc06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bc0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	8013      	strh	r3, [r2, #0]
 800bc16:	e04b      	b.n	800bcb0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bc18:	687a      	ldr	r2, [r7, #4]
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	009b      	lsls	r3, r3, #2
 800bc20:	4413      	add	r3, r2
 800bc22:	881b      	ldrh	r3, [r3, #0]
 800bc24:	82fb      	strh	r3, [r7, #22]
 800bc26:	8afb      	ldrh	r3, [r7, #22]
 800bc28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d01b      	beq.n	800bc68 <USB_EPClearStall+0x106>
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	009b      	lsls	r3, r3, #2
 800bc38:	4413      	add	r3, r2
 800bc3a:	881b      	ldrh	r3, [r3, #0]
 800bc3c:	b29b      	uxth	r3, r3
 800bc3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc46:	82bb      	strh	r3, [r7, #20]
 800bc48:	687a      	ldr	r2, [r7, #4]
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	009b      	lsls	r3, r3, #2
 800bc50:	441a      	add	r2, r3
 800bc52:	8abb      	ldrh	r3, [r7, #20]
 800bc54:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bc58:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bc5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800bc60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc64:	b29b      	uxth	r3, r3
 800bc66:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bc68:	687a      	ldr	r2, [r7, #4]
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	781b      	ldrb	r3, [r3, #0]
 800bc6e:	009b      	lsls	r3, r3, #2
 800bc70:	4413      	add	r3, r2
 800bc72:	881b      	ldrh	r3, [r3, #0]
 800bc74:	b29b      	uxth	r3, r3
 800bc76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bc7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc7e:	827b      	strh	r3, [r7, #18]
 800bc80:	8a7b      	ldrh	r3, [r7, #18]
 800bc82:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800bc86:	827b      	strh	r3, [r7, #18]
 800bc88:	8a7b      	ldrh	r3, [r7, #18]
 800bc8a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800bc8e:	827b      	strh	r3, [r7, #18]
 800bc90:	687a      	ldr	r2, [r7, #4]
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	009b      	lsls	r3, r3, #2
 800bc98:	441a      	add	r2, r3
 800bc9a:	8a7b      	ldrh	r3, [r7, #18]
 800bc9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bca0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bca4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800bcb0:	2300      	movs	r3, #0
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	371c      	adds	r7, #28
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr

0800bcbe <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800bcbe:	b480      	push	{r7}
 800bcc0:	b083      	sub	sp, #12
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	6078      	str	r0, [r7, #4]
 800bcc6:	460b      	mov	r3, r1
 800bcc8:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800bcca:	78fb      	ldrb	r3, [r7, #3]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d103      	bne.n	800bcd8 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2280      	movs	r2, #128	; 0x80
 800bcd4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800bcd8:	2300      	movs	r3, #0
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	370c      	adds	r7, #12
 800bcde:	46bd      	mov	sp, r7
 800bce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce4:	4770      	bx	lr

0800bce6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800bce6:	b480      	push	{r7}
 800bce8:	b083      	sub	sp, #12
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcfe:	b29a      	uxth	r2, r3
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800bd06:	2300      	movs	r3, #0
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	370c      	adds	r7, #12
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr

0800bd14 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800bd14:	b480      	push	{r7}
 800bd16:	b085      	sub	sp, #20
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800bd22:	b29b      	uxth	r3, r3
 800bd24:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800bd26:	68fb      	ldr	r3, [r7, #12]
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3714      	adds	r7, #20
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr

0800bd34 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b08b      	sub	sp, #44	; 0x2c
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	60f8      	str	r0, [r7, #12]
 800bd3c:	60b9      	str	r1, [r7, #8]
 800bd3e:	4611      	mov	r1, r2
 800bd40:	461a      	mov	r2, r3
 800bd42:	460b      	mov	r3, r1
 800bd44:	80fb      	strh	r3, [r7, #6]
 800bd46:	4613      	mov	r3, r2
 800bd48:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800bd4a:	88bb      	ldrh	r3, [r7, #4]
 800bd4c:	3301      	adds	r3, #1
 800bd4e:	085b      	lsrs	r3, r3, #1
 800bd50:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bd5a:	88fa      	ldrh	r2, [r7, #6]
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	4413      	add	r3, r2
 800bd60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bd64:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bd66:	69bb      	ldr	r3, [r7, #24]
 800bd68:	627b      	str	r3, [r7, #36]	; 0x24
 800bd6a:	e01b      	b.n	800bda4 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800bd6c:	69fb      	ldr	r3, [r7, #28]
 800bd6e:	781b      	ldrb	r3, [r3, #0]
 800bd70:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800bd72:	69fb      	ldr	r3, [r7, #28]
 800bd74:	3301      	adds	r3, #1
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	021b      	lsls	r3, r3, #8
 800bd7a:	b21a      	sxth	r2, r3
 800bd7c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bd80:	4313      	orrs	r3, r2
 800bd82:	b21b      	sxth	r3, r3
 800bd84:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800bd86:	6a3b      	ldr	r3, [r7, #32]
 800bd88:	8a7a      	ldrh	r2, [r7, #18]
 800bd8a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800bd8c:	6a3b      	ldr	r3, [r7, #32]
 800bd8e:	3302      	adds	r3, #2
 800bd90:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800bd92:	69fb      	ldr	r3, [r7, #28]
 800bd94:	3301      	adds	r3, #1
 800bd96:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800bd98:	69fb      	ldr	r3, [r7, #28]
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bd9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bda0:	3b01      	subs	r3, #1
 800bda2:	627b      	str	r3, [r7, #36]	; 0x24
 800bda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d1e0      	bne.n	800bd6c <USB_WritePMA+0x38>
  }
}
 800bdaa:	bf00      	nop
 800bdac:	bf00      	nop
 800bdae:	372c      	adds	r7, #44	; 0x2c
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr

0800bdb8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b08b      	sub	sp, #44	; 0x2c
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	4611      	mov	r1, r2
 800bdc4:	461a      	mov	r2, r3
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	80fb      	strh	r3, [r7, #6]
 800bdca:	4613      	mov	r3, r2
 800bdcc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800bdce:	88bb      	ldrh	r3, [r7, #4]
 800bdd0:	085b      	lsrs	r3, r3, #1
 800bdd2:	b29b      	uxth	r3, r3
 800bdd4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bdde:	88fa      	ldrh	r2, [r7, #6]
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	4413      	add	r3, r2
 800bde4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bde8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bdea:	69bb      	ldr	r3, [r7, #24]
 800bdec:	627b      	str	r3, [r7, #36]	; 0x24
 800bdee:	e018      	b.n	800be22 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800bdf0:	6a3b      	ldr	r3, [r7, #32]
 800bdf2:	881b      	ldrh	r3, [r3, #0]
 800bdf4:	b29b      	uxth	r3, r3
 800bdf6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800bdf8:	6a3b      	ldr	r3, [r7, #32]
 800bdfa:	3302      	adds	r3, #2
 800bdfc:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	b2da      	uxtb	r2, r3
 800be02:	69fb      	ldr	r3, [r7, #28]
 800be04:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800be06:	69fb      	ldr	r3, [r7, #28]
 800be08:	3301      	adds	r3, #1
 800be0a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	0a1b      	lsrs	r3, r3, #8
 800be10:	b2da      	uxtb	r2, r3
 800be12:	69fb      	ldr	r3, [r7, #28]
 800be14:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	3301      	adds	r3, #1
 800be1a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800be1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be1e:	3b01      	subs	r3, #1
 800be20:	627b      	str	r3, [r7, #36]	; 0x24
 800be22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be24:	2b00      	cmp	r3, #0
 800be26:	d1e3      	bne.n	800bdf0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800be28:	88bb      	ldrh	r3, [r7, #4]
 800be2a:	f003 0301 	and.w	r3, r3, #1
 800be2e:	b29b      	uxth	r3, r3
 800be30:	2b00      	cmp	r3, #0
 800be32:	d007      	beq.n	800be44 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800be34:	6a3b      	ldr	r3, [r7, #32]
 800be36:	881b      	ldrh	r3, [r3, #0]
 800be38:	b29b      	uxth	r3, r3
 800be3a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	b2da      	uxtb	r2, r3
 800be40:	69fb      	ldr	r3, [r7, #28]
 800be42:	701a      	strb	r2, [r3, #0]
  }
}
 800be44:	bf00      	nop
 800be46:	372c      	adds	r7, #44	; 0x2c
 800be48:	46bd      	mov	sp, r7
 800be4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4e:	4770      	bx	lr

0800be50 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b084      	sub	sp, #16
 800be54:	af00      	add	r7, sp, #0
 800be56:	6078      	str	r0, [r7, #4]
 800be58:	460b      	mov	r3, r1
 800be5a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800be5c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800be60:	f002 f920 	bl	800e0a4 <USBD_static_malloc>
 800be64:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d105      	bne.n	800be78 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2200      	movs	r2, #0
 800be70:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800be74:	2302      	movs	r3, #2
 800be76:	e066      	b.n	800bf46 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	68fa      	ldr	r2, [r7, #12]
 800be7c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	7c1b      	ldrb	r3, [r3, #16]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d119      	bne.n	800bebc <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800be88:	f44f 7300 	mov.w	r3, #512	; 0x200
 800be8c:	2202      	movs	r2, #2
 800be8e:	2181      	movs	r1, #129	; 0x81
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f001 ffae 	bl	800ddf2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2201      	movs	r2, #1
 800be9a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800be9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bea0:	2202      	movs	r2, #2
 800bea2:	2101      	movs	r1, #1
 800bea4:	6878      	ldr	r0, [r7, #4]
 800bea6:	f001 ffa4 	bl	800ddf2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2201      	movs	r2, #1
 800beae:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2210      	movs	r2, #16
 800beb6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800beba:	e016      	b.n	800beea <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bebc:	2340      	movs	r3, #64	; 0x40
 800bebe:	2202      	movs	r2, #2
 800bec0:	2181      	movs	r1, #129	; 0x81
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	f001 ff95 	bl	800ddf2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2201      	movs	r2, #1
 800becc:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bece:	2340      	movs	r3, #64	; 0x40
 800bed0:	2202      	movs	r2, #2
 800bed2:	2101      	movs	r1, #1
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f001 ff8c 	bl	800ddf2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2201      	movs	r2, #1
 800bede:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2210      	movs	r2, #16
 800bee6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800beea:	2308      	movs	r3, #8
 800beec:	2203      	movs	r2, #3
 800beee:	2182      	movs	r1, #130	; 0x82
 800bef0:	6878      	ldr	r0, [r7, #4]
 800bef2:	f001 ff7e 	bl	800ddf2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2201      	movs	r2, #1
 800befa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	2200      	movs	r2, #0
 800bf14:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	7c1b      	ldrb	r3, [r3, #16]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d109      	bne.n	800bf34 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bf26:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bf2a:	2101      	movs	r1, #1
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f002 f84f 	bl	800dfd0 <USBD_LL_PrepareReceive>
 800bf32:	e007      	b.n	800bf44 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bf3a:	2340      	movs	r3, #64	; 0x40
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f002 f846 	bl	800dfd0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bf44:	2300      	movs	r3, #0
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3710      	adds	r7, #16
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}

0800bf4e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bf4e:	b580      	push	{r7, lr}
 800bf50:	b082      	sub	sp, #8
 800bf52:	af00      	add	r7, sp, #0
 800bf54:	6078      	str	r0, [r7, #4]
 800bf56:	460b      	mov	r3, r1
 800bf58:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bf5a:	2181      	movs	r1, #129	; 0x81
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f001 ff6e 	bl	800de3e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	2200      	movs	r2, #0
 800bf66:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bf68:	2101      	movs	r1, #1
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f001 ff67 	bl	800de3e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2200      	movs	r2, #0
 800bf74:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bf78:	2182      	movs	r1, #130	; 0x82
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f001 ff5f 	bl	800de3e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2200      	movs	r2, #0
 800bf84:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d00e      	beq.n	800bfb8 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bfa0:	685b      	ldr	r3, [r3, #4]
 800bfa2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bfaa:	4618      	mov	r0, r3
 800bfac:	f002 f888 	bl	800e0c0 <USBD_static_free>
    pdev->pClassData = NULL;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bfb8:	2300      	movs	r3, #0
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3708      	adds	r7, #8
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}
	...

0800bfc4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b086      	sub	sp, #24
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bfd4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d101      	bne.n	800bfec <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800bfe8:	2303      	movs	r3, #3
 800bfea:	e0af      	b.n	800c14c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d03f      	beq.n	800c078 <USBD_CDC_Setup+0xb4>
 800bff8:	2b20      	cmp	r3, #32
 800bffa:	f040 809f 	bne.w	800c13c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	88db      	ldrh	r3, [r3, #6]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d02e      	beq.n	800c064 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	b25b      	sxtb	r3, r3
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	da16      	bge.n	800c03e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c016:	689b      	ldr	r3, [r3, #8]
 800c018:	683a      	ldr	r2, [r7, #0]
 800c01a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800c01c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c01e:	683a      	ldr	r2, [r7, #0]
 800c020:	88d2      	ldrh	r2, [r2, #6]
 800c022:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	88db      	ldrh	r3, [r3, #6]
 800c028:	2b07      	cmp	r3, #7
 800c02a:	bf28      	it	cs
 800c02c:	2307      	movcs	r3, #7
 800c02e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	89fa      	ldrh	r2, [r7, #14]
 800c034:	4619      	mov	r1, r3
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f001 facf 	bl	800d5da <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800c03c:	e085      	b.n	800c14a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	785a      	ldrb	r2, [r3, #1]
 800c042:	693b      	ldr	r3, [r7, #16]
 800c044:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	88db      	ldrh	r3, [r3, #6]
 800c04c:	b2da      	uxtb	r2, r3
 800c04e:	693b      	ldr	r3, [r7, #16]
 800c050:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c054:	6939      	ldr	r1, [r7, #16]
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	88db      	ldrh	r3, [r3, #6]
 800c05a:	461a      	mov	r2, r3
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	f001 fae8 	bl	800d632 <USBD_CtlPrepareRx>
      break;
 800c062:	e072      	b.n	800c14a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c06a:	689b      	ldr	r3, [r3, #8]
 800c06c:	683a      	ldr	r2, [r7, #0]
 800c06e:	7850      	ldrb	r0, [r2, #1]
 800c070:	2200      	movs	r2, #0
 800c072:	6839      	ldr	r1, [r7, #0]
 800c074:	4798      	blx	r3
      break;
 800c076:	e068      	b.n	800c14a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	785b      	ldrb	r3, [r3, #1]
 800c07c:	2b0b      	cmp	r3, #11
 800c07e:	d852      	bhi.n	800c126 <USBD_CDC_Setup+0x162>
 800c080:	a201      	add	r2, pc, #4	; (adr r2, 800c088 <USBD_CDC_Setup+0xc4>)
 800c082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c086:	bf00      	nop
 800c088:	0800c0b9 	.word	0x0800c0b9
 800c08c:	0800c135 	.word	0x0800c135
 800c090:	0800c127 	.word	0x0800c127
 800c094:	0800c127 	.word	0x0800c127
 800c098:	0800c127 	.word	0x0800c127
 800c09c:	0800c127 	.word	0x0800c127
 800c0a0:	0800c127 	.word	0x0800c127
 800c0a4:	0800c127 	.word	0x0800c127
 800c0a8:	0800c127 	.word	0x0800c127
 800c0ac:	0800c127 	.word	0x0800c127
 800c0b0:	0800c0e3 	.word	0x0800c0e3
 800c0b4:	0800c10d 	.word	0x0800c10d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	2b03      	cmp	r3, #3
 800c0c2:	d107      	bne.n	800c0d4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c0c4:	f107 030a 	add.w	r3, r7, #10
 800c0c8:	2202      	movs	r2, #2
 800c0ca:	4619      	mov	r1, r3
 800c0cc:	6878      	ldr	r0, [r7, #4]
 800c0ce:	f001 fa84 	bl	800d5da <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c0d2:	e032      	b.n	800c13a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c0d4:	6839      	ldr	r1, [r7, #0]
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f001 fa0e 	bl	800d4f8 <USBD_CtlError>
            ret = USBD_FAIL;
 800c0dc:	2303      	movs	r3, #3
 800c0de:	75fb      	strb	r3, [r7, #23]
          break;
 800c0e0:	e02b      	b.n	800c13a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0e8:	b2db      	uxtb	r3, r3
 800c0ea:	2b03      	cmp	r3, #3
 800c0ec:	d107      	bne.n	800c0fe <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c0ee:	f107 030d 	add.w	r3, r7, #13
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	4619      	mov	r1, r3
 800c0f6:	6878      	ldr	r0, [r7, #4]
 800c0f8:	f001 fa6f 	bl	800d5da <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c0fc:	e01d      	b.n	800c13a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c0fe:	6839      	ldr	r1, [r7, #0]
 800c100:	6878      	ldr	r0, [r7, #4]
 800c102:	f001 f9f9 	bl	800d4f8 <USBD_CtlError>
            ret = USBD_FAIL;
 800c106:	2303      	movs	r3, #3
 800c108:	75fb      	strb	r3, [r7, #23]
          break;
 800c10a:	e016      	b.n	800c13a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c112:	b2db      	uxtb	r3, r3
 800c114:	2b03      	cmp	r3, #3
 800c116:	d00f      	beq.n	800c138 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800c118:	6839      	ldr	r1, [r7, #0]
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	f001 f9ec 	bl	800d4f8 <USBD_CtlError>
            ret = USBD_FAIL;
 800c120:	2303      	movs	r3, #3
 800c122:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c124:	e008      	b.n	800c138 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c126:	6839      	ldr	r1, [r7, #0]
 800c128:	6878      	ldr	r0, [r7, #4]
 800c12a:	f001 f9e5 	bl	800d4f8 <USBD_CtlError>
          ret = USBD_FAIL;
 800c12e:	2303      	movs	r3, #3
 800c130:	75fb      	strb	r3, [r7, #23]
          break;
 800c132:	e002      	b.n	800c13a <USBD_CDC_Setup+0x176>
          break;
 800c134:	bf00      	nop
 800c136:	e008      	b.n	800c14a <USBD_CDC_Setup+0x186>
          break;
 800c138:	bf00      	nop
      }
      break;
 800c13a:	e006      	b.n	800c14a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800c13c:	6839      	ldr	r1, [r7, #0]
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f001 f9da 	bl	800d4f8 <USBD_CtlError>
      ret = USBD_FAIL;
 800c144:	2303      	movs	r3, #3
 800c146:	75fb      	strb	r3, [r7, #23]
      break;
 800c148:	bf00      	nop
  }

  return (uint8_t)ret;
 800c14a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c14c:	4618      	mov	r0, r3
 800c14e:	3718      	adds	r7, #24
 800c150:	46bd      	mov	sp, r7
 800c152:	bd80      	pop	{r7, pc}

0800c154 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
 800c15c:	460b      	mov	r3, r1
 800c15e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c166:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d101      	bne.n	800c176 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c172:	2303      	movs	r3, #3
 800c174:	e04f      	b.n	800c216 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c17c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c17e:	78fa      	ldrb	r2, [r7, #3]
 800c180:	6879      	ldr	r1, [r7, #4]
 800c182:	4613      	mov	r3, r2
 800c184:	009b      	lsls	r3, r3, #2
 800c186:	4413      	add	r3, r2
 800c188:	009b      	lsls	r3, r3, #2
 800c18a:	440b      	add	r3, r1
 800c18c:	3318      	adds	r3, #24
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d029      	beq.n	800c1e8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c194:	78fa      	ldrb	r2, [r7, #3]
 800c196:	6879      	ldr	r1, [r7, #4]
 800c198:	4613      	mov	r3, r2
 800c19a:	009b      	lsls	r3, r3, #2
 800c19c:	4413      	add	r3, r2
 800c19e:	009b      	lsls	r3, r3, #2
 800c1a0:	440b      	add	r3, r1
 800c1a2:	3318      	adds	r3, #24
 800c1a4:	681a      	ldr	r2, [r3, #0]
 800c1a6:	78f9      	ldrb	r1, [r7, #3]
 800c1a8:	68f8      	ldr	r0, [r7, #12]
 800c1aa:	460b      	mov	r3, r1
 800c1ac:	009b      	lsls	r3, r3, #2
 800c1ae:	440b      	add	r3, r1
 800c1b0:	00db      	lsls	r3, r3, #3
 800c1b2:	4403      	add	r3, r0
 800c1b4:	3320      	adds	r3, #32
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	fbb2 f1f3 	udiv	r1, r2, r3
 800c1bc:	fb01 f303 	mul.w	r3, r1, r3
 800c1c0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d110      	bne.n	800c1e8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c1c6:	78fa      	ldrb	r2, [r7, #3]
 800c1c8:	6879      	ldr	r1, [r7, #4]
 800c1ca:	4613      	mov	r3, r2
 800c1cc:	009b      	lsls	r3, r3, #2
 800c1ce:	4413      	add	r3, r2
 800c1d0:	009b      	lsls	r3, r3, #2
 800c1d2:	440b      	add	r3, r1
 800c1d4:	3318      	adds	r3, #24
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c1da:	78f9      	ldrb	r1, [r7, #3]
 800c1dc:	2300      	movs	r3, #0
 800c1de:	2200      	movs	r2, #0
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f001 fed4 	bl	800df8e <USBD_LL_Transmit>
 800c1e6:	e015      	b.n	800c214 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1f6:	691b      	ldr	r3, [r3, #16]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d00b      	beq.n	800c214 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c202:	691b      	ldr	r3, [r3, #16]
 800c204:	68ba      	ldr	r2, [r7, #8]
 800c206:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800c20a:	68ba      	ldr	r2, [r7, #8]
 800c20c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800c210:	78fa      	ldrb	r2, [r7, #3]
 800c212:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c214:	2300      	movs	r3, #0
}
 800c216:	4618      	mov	r0, r3
 800c218:	3710      	adds	r7, #16
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}

0800c21e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c21e:	b580      	push	{r7, lr}
 800c220:	b084      	sub	sp, #16
 800c222:	af00      	add	r7, sp, #0
 800c224:	6078      	str	r0, [r7, #4]
 800c226:	460b      	mov	r3, r1
 800c228:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c230:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d101      	bne.n	800c240 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c23c:	2303      	movs	r3, #3
 800c23e:	e015      	b.n	800c26c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c240:	78fb      	ldrb	r3, [r7, #3]
 800c242:	4619      	mov	r1, r3
 800c244:	6878      	ldr	r0, [r7, #4]
 800c246:	f001 fee4 	bl	800e012 <USBD_LL_GetRxDataSize>
 800c24a:	4602      	mov	r2, r0
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c258:	68db      	ldr	r3, [r3, #12]
 800c25a:	68fa      	ldr	r2, [r7, #12]
 800c25c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c260:	68fa      	ldr	r2, [r7, #12]
 800c262:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c266:	4611      	mov	r1, r2
 800c268:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c26a:	2300      	movs	r3, #0
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	3710      	adds	r7, #16
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}

0800c274 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b084      	sub	sp, #16
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c282:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d101      	bne.n	800c28e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800c28a:	2303      	movs	r3, #3
 800c28c:	e01b      	b.n	800c2c6 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c294:	2b00      	cmp	r3, #0
 800c296:	d015      	beq.n	800c2c4 <USBD_CDC_EP0_RxReady+0x50>
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c29e:	2bff      	cmp	r3, #255	; 0xff
 800c2a0:	d010      	beq.n	800c2c4 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c2a8:	689b      	ldr	r3, [r3, #8]
 800c2aa:	68fa      	ldr	r2, [r7, #12]
 800c2ac:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800c2b0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c2b2:	68fa      	ldr	r2, [r7, #12]
 800c2b4:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c2b8:	b292      	uxth	r2, r2
 800c2ba:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	22ff      	movs	r2, #255	; 0xff
 800c2c0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3710      	adds	r7, #16
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}
	...

0800c2d0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	b083      	sub	sp, #12
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2243      	movs	r2, #67	; 0x43
 800c2dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c2de:	4b03      	ldr	r3, [pc, #12]	; (800c2ec <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	370c      	adds	r7, #12
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	4770      	bx	lr
 800c2ec:	200000a4 	.word	0x200000a4

0800c2f0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c2f0:	b480      	push	{r7}
 800c2f2:	b083      	sub	sp, #12
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2243      	movs	r2, #67	; 0x43
 800c2fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c2fe:	4b03      	ldr	r3, [pc, #12]	; (800c30c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c300:	4618      	mov	r0, r3
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr
 800c30c:	20000060 	.word	0x20000060

0800c310 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c310:	b480      	push	{r7}
 800c312:	b083      	sub	sp, #12
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2243      	movs	r2, #67	; 0x43
 800c31c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c31e:	4b03      	ldr	r3, [pc, #12]	; (800c32c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c320:	4618      	mov	r0, r3
 800c322:	370c      	adds	r7, #12
 800c324:	46bd      	mov	sp, r7
 800c326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32a:	4770      	bx	lr
 800c32c:	200000e8 	.word	0x200000e8

0800c330 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c330:	b480      	push	{r7}
 800c332:	b083      	sub	sp, #12
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	220a      	movs	r2, #10
 800c33c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c33e:	4b03      	ldr	r3, [pc, #12]	; (800c34c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c340:	4618      	mov	r0, r3
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr
 800c34c:	2000001c 	.word	0x2000001c

0800c350 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c350:	b480      	push	{r7}
 800c352:	b083      	sub	sp, #12
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
 800c358:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d101      	bne.n	800c364 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c360:	2303      	movs	r3, #3
 800c362:	e004      	b.n	800c36e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	683a      	ldr	r2, [r7, #0]
 800c368:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c36c:	2300      	movs	r3, #0
}
 800c36e:	4618      	mov	r0, r3
 800c370:	370c      	adds	r7, #12
 800c372:	46bd      	mov	sp, r7
 800c374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c378:	4770      	bx	lr

0800c37a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c37a:	b480      	push	{r7}
 800c37c:	b087      	sub	sp, #28
 800c37e:	af00      	add	r7, sp, #0
 800c380:	60f8      	str	r0, [r7, #12]
 800c382:	60b9      	str	r1, [r7, #8]
 800c384:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c38c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c38e:	697b      	ldr	r3, [r7, #20]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d101      	bne.n	800c398 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c394:	2303      	movs	r3, #3
 800c396:	e008      	b.n	800c3aa <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	68ba      	ldr	r2, [r7, #8]
 800c39c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	687a      	ldr	r2, [r7, #4]
 800c3a4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c3a8:	2300      	movs	r3, #0
}
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	371c      	adds	r7, #28
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b4:	4770      	bx	lr

0800c3b6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c3b6:	b480      	push	{r7}
 800c3b8:	b085      	sub	sp, #20
 800c3ba:	af00      	add	r7, sp, #0
 800c3bc:	6078      	str	r0, [r7, #4]
 800c3be:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c3c6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d101      	bne.n	800c3d2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c3ce:	2303      	movs	r3, #3
 800c3d0:	e004      	b.n	800c3dc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	683a      	ldr	r2, [r7, #0]
 800c3d6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c3da:	2300      	movs	r3, #0
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3714      	adds	r7, #20
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e6:	4770      	bx	lr

0800c3e8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b084      	sub	sp, #16
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c3f6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c3f8:	2301      	movs	r3, #1
 800c3fa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c402:	2b00      	cmp	r3, #0
 800c404:	d101      	bne.n	800c40a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c406:	2303      	movs	r3, #3
 800c408:	e01a      	b.n	800c440 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c410:	2b00      	cmp	r3, #0
 800c412:	d114      	bne.n	800c43e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	2201      	movs	r2, #1
 800c418:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c432:	2181      	movs	r1, #129	; 0x81
 800c434:	6878      	ldr	r0, [r7, #4]
 800c436:	f001 fdaa 	bl	800df8e <USBD_LL_Transmit>

    ret = USBD_OK;
 800c43a:	2300      	movs	r3, #0
 800c43c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c43e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c440:	4618      	mov	r0, r3
 800c442:	3710      	adds	r7, #16
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b084      	sub	sp, #16
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c456:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d101      	bne.n	800c466 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c462:	2303      	movs	r3, #3
 800c464:	e016      	b.n	800c494 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	7c1b      	ldrb	r3, [r3, #16]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d109      	bne.n	800c482 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c474:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c478:	2101      	movs	r1, #1
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f001 fda8 	bl	800dfd0 <USBD_LL_PrepareReceive>
 800c480:	e007      	b.n	800c492 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c488:	2340      	movs	r3, #64	; 0x40
 800c48a:	2101      	movs	r1, #1
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f001 fd9f 	bl	800dfd0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c492:	2300      	movs	r3, #0
}
 800c494:	4618      	mov	r0, r3
 800c496:	3710      	adds	r7, #16
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b086      	sub	sp, #24
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	60f8      	str	r0, [r7, #12]
 800c4a4:	60b9      	str	r1, [r7, #8]
 800c4a6:	4613      	mov	r3, r2
 800c4a8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d101      	bne.n	800c4b4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c4b0:	2303      	movs	r3, #3
 800c4b2:	e01f      	b.n	800c4f4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	2200      	movs	r2, #0
 800c4b8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d003      	beq.n	800c4da <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	68ba      	ldr	r2, [r7, #8]
 800c4d6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	2201      	movs	r2, #1
 800c4de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	79fa      	ldrb	r2, [r7, #7]
 800c4e6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c4e8:	68f8      	ldr	r0, [r7, #12]
 800c4ea:	f001 fc07 	bl	800dcfc <USBD_LL_Init>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c4f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3718      	adds	r7, #24
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b084      	sub	sp, #16
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c506:	2300      	movs	r3, #0
 800c508:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d101      	bne.n	800c514 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c510:	2303      	movs	r3, #3
 800c512:	e016      	b.n	800c542 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	683a      	ldr	r2, [r7, #0]
 800c518:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c524:	2b00      	cmp	r3, #0
 800c526:	d00b      	beq.n	800c540 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c52e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c530:	f107 020e 	add.w	r2, r7, #14
 800c534:	4610      	mov	r0, r2
 800c536:	4798      	blx	r3
 800c538:	4602      	mov	r2, r0
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c540:	2300      	movs	r3, #0
}
 800c542:	4618      	mov	r0, r3
 800c544:	3710      	adds	r7, #16
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}

0800c54a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c54a:	b580      	push	{r7, lr}
 800c54c:	b082      	sub	sp, #8
 800c54e:	af00      	add	r7, sp, #0
 800c550:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c552:	6878      	ldr	r0, [r7, #4]
 800c554:	f001 fc32 	bl	800ddbc <USBD_LL_Start>
 800c558:	4603      	mov	r3, r0
}
 800c55a:	4618      	mov	r0, r3
 800c55c:	3708      	adds	r7, #8
 800c55e:	46bd      	mov	sp, r7
 800c560:	bd80      	pop	{r7, pc}

0800c562 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c562:	b480      	push	{r7}
 800c564:	b083      	sub	sp, #12
 800c566:	af00      	add	r7, sp, #0
 800c568:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c56a:	2300      	movs	r3, #0
}
 800c56c:	4618      	mov	r0, r3
 800c56e:	370c      	adds	r7, #12
 800c570:	46bd      	mov	sp, r7
 800c572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c576:	4770      	bx	lr

0800c578 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b084      	sub	sp, #16
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	460b      	mov	r3, r1
 800c582:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c584:	2303      	movs	r3, #3
 800c586:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d009      	beq.n	800c5a6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	78fa      	ldrb	r2, [r7, #3]
 800c59c:	4611      	mov	r1, r2
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	4798      	blx	r3
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c5a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	3710      	adds	r7, #16
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	bd80      	pop	{r7, pc}

0800c5b0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b082      	sub	sp, #8
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d007      	beq.n	800c5d6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5cc:	685b      	ldr	r3, [r3, #4]
 800c5ce:	78fa      	ldrb	r2, [r7, #3]
 800c5d0:	4611      	mov	r1, r2
 800c5d2:	6878      	ldr	r0, [r7, #4]
 800c5d4:	4798      	blx	r3
  }

  return USBD_OK;
 800c5d6:	2300      	movs	r3, #0
}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	3708      	adds	r7, #8
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	bd80      	pop	{r7, pc}

0800c5e0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b084      	sub	sp, #16
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
 800c5e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c5f0:	6839      	ldr	r1, [r7, #0]
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	f000 ff46 	bl	800d484 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c606:	461a      	mov	r2, r3
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c614:	f003 031f 	and.w	r3, r3, #31
 800c618:	2b02      	cmp	r3, #2
 800c61a:	d01a      	beq.n	800c652 <USBD_LL_SetupStage+0x72>
 800c61c:	2b02      	cmp	r3, #2
 800c61e:	d822      	bhi.n	800c666 <USBD_LL_SetupStage+0x86>
 800c620:	2b00      	cmp	r3, #0
 800c622:	d002      	beq.n	800c62a <USBD_LL_SetupStage+0x4a>
 800c624:	2b01      	cmp	r3, #1
 800c626:	d00a      	beq.n	800c63e <USBD_LL_SetupStage+0x5e>
 800c628:	e01d      	b.n	800c666 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c630:	4619      	mov	r1, r3
 800c632:	6878      	ldr	r0, [r7, #4]
 800c634:	f000 f9ee 	bl	800ca14 <USBD_StdDevReq>
 800c638:	4603      	mov	r3, r0
 800c63a:	73fb      	strb	r3, [r7, #15]
      break;
 800c63c:	e020      	b.n	800c680 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c644:	4619      	mov	r1, r3
 800c646:	6878      	ldr	r0, [r7, #4]
 800c648:	f000 fa52 	bl	800caf0 <USBD_StdItfReq>
 800c64c:	4603      	mov	r3, r0
 800c64e:	73fb      	strb	r3, [r7, #15]
      break;
 800c650:	e016      	b.n	800c680 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c658:	4619      	mov	r1, r3
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f000 fa91 	bl	800cb82 <USBD_StdEPReq>
 800c660:	4603      	mov	r3, r0
 800c662:	73fb      	strb	r3, [r7, #15]
      break;
 800c664:	e00c      	b.n	800c680 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c66c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c670:	b2db      	uxtb	r3, r3
 800c672:	4619      	mov	r1, r3
 800c674:	6878      	ldr	r0, [r7, #4]
 800c676:	f001 fc01 	bl	800de7c <USBD_LL_StallEP>
 800c67a:	4603      	mov	r3, r0
 800c67c:	73fb      	strb	r3, [r7, #15]
      break;
 800c67e:	bf00      	nop
  }

  return ret;
 800c680:	7bfb      	ldrb	r3, [r7, #15]
}
 800c682:	4618      	mov	r0, r3
 800c684:	3710      	adds	r7, #16
 800c686:	46bd      	mov	sp, r7
 800c688:	bd80      	pop	{r7, pc}

0800c68a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c68a:	b580      	push	{r7, lr}
 800c68c:	b086      	sub	sp, #24
 800c68e:	af00      	add	r7, sp, #0
 800c690:	60f8      	str	r0, [r7, #12]
 800c692:	460b      	mov	r3, r1
 800c694:	607a      	str	r2, [r7, #4]
 800c696:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c698:	7afb      	ldrb	r3, [r7, #11]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d138      	bne.n	800c710 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c6a4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c6ac:	2b03      	cmp	r3, #3
 800c6ae:	d14a      	bne.n	800c746 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	689a      	ldr	r2, [r3, #8]
 800c6b4:	693b      	ldr	r3, [r7, #16]
 800c6b6:	68db      	ldr	r3, [r3, #12]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d913      	bls.n	800c6e4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c6bc:	693b      	ldr	r3, [r7, #16]
 800c6be:	689a      	ldr	r2, [r3, #8]
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	68db      	ldr	r3, [r3, #12]
 800c6c4:	1ad2      	subs	r2, r2, r3
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c6ca:	693b      	ldr	r3, [r7, #16]
 800c6cc:	68da      	ldr	r2, [r3, #12]
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	689b      	ldr	r3, [r3, #8]
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	bf28      	it	cs
 800c6d6:	4613      	movcs	r3, r2
 800c6d8:	461a      	mov	r2, r3
 800c6da:	6879      	ldr	r1, [r7, #4]
 800c6dc:	68f8      	ldr	r0, [r7, #12]
 800c6de:	f000 ffc5 	bl	800d66c <USBD_CtlContinueRx>
 800c6e2:	e030      	b.n	800c746 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6ea:	b2db      	uxtb	r3, r3
 800c6ec:	2b03      	cmp	r3, #3
 800c6ee:	d10b      	bne.n	800c708 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6f6:	691b      	ldr	r3, [r3, #16]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d005      	beq.n	800c708 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c702:	691b      	ldr	r3, [r3, #16]
 800c704:	68f8      	ldr	r0, [r7, #12]
 800c706:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c708:	68f8      	ldr	r0, [r7, #12]
 800c70a:	f000 ffc0 	bl	800d68e <USBD_CtlSendStatus>
 800c70e:	e01a      	b.n	800c746 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c716:	b2db      	uxtb	r3, r3
 800c718:	2b03      	cmp	r3, #3
 800c71a:	d114      	bne.n	800c746 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c722:	699b      	ldr	r3, [r3, #24]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d00e      	beq.n	800c746 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c72e:	699b      	ldr	r3, [r3, #24]
 800c730:	7afa      	ldrb	r2, [r7, #11]
 800c732:	4611      	mov	r1, r2
 800c734:	68f8      	ldr	r0, [r7, #12]
 800c736:	4798      	blx	r3
 800c738:	4603      	mov	r3, r0
 800c73a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c73c:	7dfb      	ldrb	r3, [r7, #23]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d001      	beq.n	800c746 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800c742:	7dfb      	ldrb	r3, [r7, #23]
 800c744:	e000      	b.n	800c748 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800c746:	2300      	movs	r3, #0
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3718      	adds	r7, #24
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}

0800c750 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b086      	sub	sp, #24
 800c754:	af00      	add	r7, sp, #0
 800c756:	60f8      	str	r0, [r7, #12]
 800c758:	460b      	mov	r3, r1
 800c75a:	607a      	str	r2, [r7, #4]
 800c75c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c75e:	7afb      	ldrb	r3, [r7, #11]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d16b      	bne.n	800c83c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	3314      	adds	r3, #20
 800c768:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c770:	2b02      	cmp	r3, #2
 800c772:	d156      	bne.n	800c822 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c774:	693b      	ldr	r3, [r7, #16]
 800c776:	689a      	ldr	r2, [r3, #8]
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	68db      	ldr	r3, [r3, #12]
 800c77c:	429a      	cmp	r2, r3
 800c77e:	d914      	bls.n	800c7aa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	689a      	ldr	r2, [r3, #8]
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	68db      	ldr	r3, [r3, #12]
 800c788:	1ad2      	subs	r2, r2, r3
 800c78a:	693b      	ldr	r3, [r7, #16]
 800c78c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c78e:	693b      	ldr	r3, [r7, #16]
 800c790:	689b      	ldr	r3, [r3, #8]
 800c792:	461a      	mov	r2, r3
 800c794:	6879      	ldr	r1, [r7, #4]
 800c796:	68f8      	ldr	r0, [r7, #12]
 800c798:	f000 ff3a 	bl	800d610 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c79c:	2300      	movs	r3, #0
 800c79e:	2200      	movs	r2, #0
 800c7a0:	2100      	movs	r1, #0
 800c7a2:	68f8      	ldr	r0, [r7, #12]
 800c7a4:	f001 fc14 	bl	800dfd0 <USBD_LL_PrepareReceive>
 800c7a8:	e03b      	b.n	800c822 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c7aa:	693b      	ldr	r3, [r7, #16]
 800c7ac:	68da      	ldr	r2, [r3, #12]
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	689b      	ldr	r3, [r3, #8]
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d11c      	bne.n	800c7f0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c7b6:	693b      	ldr	r3, [r7, #16]
 800c7b8:	685a      	ldr	r2, [r3, #4]
 800c7ba:	693b      	ldr	r3, [r7, #16]
 800c7bc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c7be:	429a      	cmp	r2, r3
 800c7c0:	d316      	bcc.n	800c7f0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	685a      	ldr	r2, [r3, #4]
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d20f      	bcs.n	800c7f0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	2100      	movs	r1, #0
 800c7d4:	68f8      	ldr	r0, [r7, #12]
 800c7d6:	f000 ff1b 	bl	800d610 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	2100      	movs	r1, #0
 800c7e8:	68f8      	ldr	r0, [r7, #12]
 800c7ea:	f001 fbf1 	bl	800dfd0 <USBD_LL_PrepareReceive>
 800c7ee:	e018      	b.n	800c822 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7f6:	b2db      	uxtb	r3, r3
 800c7f8:	2b03      	cmp	r3, #3
 800c7fa:	d10b      	bne.n	800c814 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c802:	68db      	ldr	r3, [r3, #12]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d005      	beq.n	800c814 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c80e:	68db      	ldr	r3, [r3, #12]
 800c810:	68f8      	ldr	r0, [r7, #12]
 800c812:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c814:	2180      	movs	r1, #128	; 0x80
 800c816:	68f8      	ldr	r0, [r7, #12]
 800c818:	f001 fb30 	bl	800de7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c81c:	68f8      	ldr	r0, [r7, #12]
 800c81e:	f000 ff49 	bl	800d6b4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c828:	2b01      	cmp	r3, #1
 800c82a:	d122      	bne.n	800c872 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c82c:	68f8      	ldr	r0, [r7, #12]
 800c82e:	f7ff fe98 	bl	800c562 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	2200      	movs	r2, #0
 800c836:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c83a:	e01a      	b.n	800c872 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c842:	b2db      	uxtb	r3, r3
 800c844:	2b03      	cmp	r3, #3
 800c846:	d114      	bne.n	800c872 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c84e:	695b      	ldr	r3, [r3, #20]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d00e      	beq.n	800c872 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c85a:	695b      	ldr	r3, [r3, #20]
 800c85c:	7afa      	ldrb	r2, [r7, #11]
 800c85e:	4611      	mov	r1, r2
 800c860:	68f8      	ldr	r0, [r7, #12]
 800c862:	4798      	blx	r3
 800c864:	4603      	mov	r3, r0
 800c866:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c868:	7dfb      	ldrb	r3, [r7, #23]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d001      	beq.n	800c872 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800c86e:	7dfb      	ldrb	r3, [r7, #23]
 800c870:	e000      	b.n	800c874 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800c872:	2300      	movs	r3, #0
}
 800c874:	4618      	mov	r0, r3
 800c876:	3718      	adds	r7, #24
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b082      	sub	sp, #8
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2201      	movs	r2, #1
 800c888:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2200      	movs	r2, #0
 800c890:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2200      	movs	r2, #0
 800c898:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d101      	bne.n	800c8b0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800c8ac:	2303      	movs	r3, #3
 800c8ae:	e02f      	b.n	800c910 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d00f      	beq.n	800c8da <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c8c0:	685b      	ldr	r3, [r3, #4]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d009      	beq.n	800c8da <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c8cc:	685b      	ldr	r3, [r3, #4]
 800c8ce:	687a      	ldr	r2, [r7, #4]
 800c8d0:	6852      	ldr	r2, [r2, #4]
 800c8d2:	b2d2      	uxtb	r2, r2
 800c8d4:	4611      	mov	r1, r2
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c8da:	2340      	movs	r3, #64	; 0x40
 800c8dc:	2200      	movs	r2, #0
 800c8de:	2100      	movs	r1, #0
 800c8e0:	6878      	ldr	r0, [r7, #4]
 800c8e2:	f001 fa86 	bl	800ddf2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2201      	movs	r2, #1
 800c8ea:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2240      	movs	r2, #64	; 0x40
 800c8f2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c8f6:	2340      	movs	r3, #64	; 0x40
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	2180      	movs	r1, #128	; 0x80
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f001 fa78 	bl	800ddf2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2201      	movs	r2, #1
 800c906:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2240      	movs	r2, #64	; 0x40
 800c90c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c90e:	2300      	movs	r3, #0
}
 800c910:	4618      	mov	r0, r3
 800c912:	3708      	adds	r7, #8
 800c914:	46bd      	mov	sp, r7
 800c916:	bd80      	pop	{r7, pc}

0800c918 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c918:	b480      	push	{r7}
 800c91a:	b083      	sub	sp, #12
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
 800c920:	460b      	mov	r3, r1
 800c922:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	78fa      	ldrb	r2, [r7, #3]
 800c928:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c92a:	2300      	movs	r3, #0
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	370c      	adds	r7, #12
 800c930:	46bd      	mov	sp, r7
 800c932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c936:	4770      	bx	lr

0800c938 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c938:	b480      	push	{r7}
 800c93a:	b083      	sub	sp, #12
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c946:	b2da      	uxtb	r2, r3
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2204      	movs	r2, #4
 800c952:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c956:	2300      	movs	r3, #0
}
 800c958:	4618      	mov	r0, r3
 800c95a:	370c      	adds	r7, #12
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr

0800c964 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c964:	b480      	push	{r7}
 800c966:	b083      	sub	sp, #12
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c972:	b2db      	uxtb	r3, r3
 800c974:	2b04      	cmp	r3, #4
 800c976:	d106      	bne.n	800c986 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800c97e:	b2da      	uxtb	r2, r3
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c986:	2300      	movs	r3, #0
}
 800c988:	4618      	mov	r0, r3
 800c98a:	370c      	adds	r7, #12
 800c98c:	46bd      	mov	sp, r7
 800c98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c992:	4770      	bx	lr

0800c994 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b082      	sub	sp, #8
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d101      	bne.n	800c9aa <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c9a6:	2303      	movs	r3, #3
 800c9a8:	e012      	b.n	800c9d0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9b0:	b2db      	uxtb	r3, r3
 800c9b2:	2b03      	cmp	r3, #3
 800c9b4:	d10b      	bne.n	800c9ce <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c9bc:	69db      	ldr	r3, [r3, #28]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d005      	beq.n	800c9ce <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c9c8:	69db      	ldr	r3, [r3, #28]
 800c9ca:	6878      	ldr	r0, [r7, #4]
 800c9cc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c9ce:	2300      	movs	r3, #0
}
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	3708      	adds	r7, #8
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}

0800c9d8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c9d8:	b480      	push	{r7}
 800c9da:	b087      	sub	sp, #28
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c9e4:	697b      	ldr	r3, [r7, #20]
 800c9e6:	781b      	ldrb	r3, [r3, #0]
 800c9e8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	3301      	adds	r3, #1
 800c9ee:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	781b      	ldrb	r3, [r3, #0]
 800c9f4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c9f6:	8a3b      	ldrh	r3, [r7, #16]
 800c9f8:	021b      	lsls	r3, r3, #8
 800c9fa:	b21a      	sxth	r2, r3
 800c9fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ca00:	4313      	orrs	r3, r2
 800ca02:	b21b      	sxth	r3, r3
 800ca04:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ca06:	89fb      	ldrh	r3, [r7, #14]
}
 800ca08:	4618      	mov	r0, r3
 800ca0a:	371c      	adds	r7, #28
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca12:	4770      	bx	lr

0800ca14 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b084      	sub	sp, #16
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ca2a:	2b40      	cmp	r3, #64	; 0x40
 800ca2c:	d005      	beq.n	800ca3a <USBD_StdDevReq+0x26>
 800ca2e:	2b40      	cmp	r3, #64	; 0x40
 800ca30:	d853      	bhi.n	800cada <USBD_StdDevReq+0xc6>
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d00b      	beq.n	800ca4e <USBD_StdDevReq+0x3a>
 800ca36:	2b20      	cmp	r3, #32
 800ca38:	d14f      	bne.n	800cada <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca40:	689b      	ldr	r3, [r3, #8]
 800ca42:	6839      	ldr	r1, [r7, #0]
 800ca44:	6878      	ldr	r0, [r7, #4]
 800ca46:	4798      	blx	r3
 800ca48:	4603      	mov	r3, r0
 800ca4a:	73fb      	strb	r3, [r7, #15]
      break;
 800ca4c:	e04a      	b.n	800cae4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	785b      	ldrb	r3, [r3, #1]
 800ca52:	2b09      	cmp	r3, #9
 800ca54:	d83b      	bhi.n	800cace <USBD_StdDevReq+0xba>
 800ca56:	a201      	add	r2, pc, #4	; (adr r2, 800ca5c <USBD_StdDevReq+0x48>)
 800ca58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca5c:	0800cab1 	.word	0x0800cab1
 800ca60:	0800cac5 	.word	0x0800cac5
 800ca64:	0800cacf 	.word	0x0800cacf
 800ca68:	0800cabb 	.word	0x0800cabb
 800ca6c:	0800cacf 	.word	0x0800cacf
 800ca70:	0800ca8f 	.word	0x0800ca8f
 800ca74:	0800ca85 	.word	0x0800ca85
 800ca78:	0800cacf 	.word	0x0800cacf
 800ca7c:	0800caa7 	.word	0x0800caa7
 800ca80:	0800ca99 	.word	0x0800ca99
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ca84:	6839      	ldr	r1, [r7, #0]
 800ca86:	6878      	ldr	r0, [r7, #4]
 800ca88:	f000 f9de 	bl	800ce48 <USBD_GetDescriptor>
          break;
 800ca8c:	e024      	b.n	800cad8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ca8e:	6839      	ldr	r1, [r7, #0]
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f000 fb6d 	bl	800d170 <USBD_SetAddress>
          break;
 800ca96:	e01f      	b.n	800cad8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ca98:	6839      	ldr	r1, [r7, #0]
 800ca9a:	6878      	ldr	r0, [r7, #4]
 800ca9c:	f000 fbac 	bl	800d1f8 <USBD_SetConfig>
 800caa0:	4603      	mov	r3, r0
 800caa2:	73fb      	strb	r3, [r7, #15]
          break;
 800caa4:	e018      	b.n	800cad8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800caa6:	6839      	ldr	r1, [r7, #0]
 800caa8:	6878      	ldr	r0, [r7, #4]
 800caaa:	f000 fc4b 	bl	800d344 <USBD_GetConfig>
          break;
 800caae:	e013      	b.n	800cad8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cab0:	6839      	ldr	r1, [r7, #0]
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f000 fc7c 	bl	800d3b0 <USBD_GetStatus>
          break;
 800cab8:	e00e      	b.n	800cad8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800caba:	6839      	ldr	r1, [r7, #0]
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f000 fcab 	bl	800d418 <USBD_SetFeature>
          break;
 800cac2:	e009      	b.n	800cad8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cac4:	6839      	ldr	r1, [r7, #0]
 800cac6:	6878      	ldr	r0, [r7, #4]
 800cac8:	f000 fcba 	bl	800d440 <USBD_ClrFeature>
          break;
 800cacc:	e004      	b.n	800cad8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800cace:	6839      	ldr	r1, [r7, #0]
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f000 fd11 	bl	800d4f8 <USBD_CtlError>
          break;
 800cad6:	bf00      	nop
      }
      break;
 800cad8:	e004      	b.n	800cae4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800cada:	6839      	ldr	r1, [r7, #0]
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f000 fd0b 	bl	800d4f8 <USBD_CtlError>
      break;
 800cae2:	bf00      	nop
  }

  return ret;
 800cae4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cae6:	4618      	mov	r0, r3
 800cae8:	3710      	adds	r7, #16
 800caea:	46bd      	mov	sp, r7
 800caec:	bd80      	pop	{r7, pc}
 800caee:	bf00      	nop

0800caf0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
 800caf8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cafa:	2300      	movs	r3, #0
 800cafc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cb06:	2b40      	cmp	r3, #64	; 0x40
 800cb08:	d005      	beq.n	800cb16 <USBD_StdItfReq+0x26>
 800cb0a:	2b40      	cmp	r3, #64	; 0x40
 800cb0c:	d82f      	bhi.n	800cb6e <USBD_StdItfReq+0x7e>
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d001      	beq.n	800cb16 <USBD_StdItfReq+0x26>
 800cb12:	2b20      	cmp	r3, #32
 800cb14:	d12b      	bne.n	800cb6e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb1c:	b2db      	uxtb	r3, r3
 800cb1e:	3b01      	subs	r3, #1
 800cb20:	2b02      	cmp	r3, #2
 800cb22:	d81d      	bhi.n	800cb60 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	889b      	ldrh	r3, [r3, #4]
 800cb28:	b2db      	uxtb	r3, r3
 800cb2a:	2b01      	cmp	r3, #1
 800cb2c:	d813      	bhi.n	800cb56 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb34:	689b      	ldr	r3, [r3, #8]
 800cb36:	6839      	ldr	r1, [r7, #0]
 800cb38:	6878      	ldr	r0, [r7, #4]
 800cb3a:	4798      	blx	r3
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	88db      	ldrh	r3, [r3, #6]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d110      	bne.n	800cb6a <USBD_StdItfReq+0x7a>
 800cb48:	7bfb      	ldrb	r3, [r7, #15]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d10d      	bne.n	800cb6a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800cb4e:	6878      	ldr	r0, [r7, #4]
 800cb50:	f000 fd9d 	bl	800d68e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800cb54:	e009      	b.n	800cb6a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800cb56:	6839      	ldr	r1, [r7, #0]
 800cb58:	6878      	ldr	r0, [r7, #4]
 800cb5a:	f000 fccd 	bl	800d4f8 <USBD_CtlError>
          break;
 800cb5e:	e004      	b.n	800cb6a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800cb60:	6839      	ldr	r1, [r7, #0]
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f000 fcc8 	bl	800d4f8 <USBD_CtlError>
          break;
 800cb68:	e000      	b.n	800cb6c <USBD_StdItfReq+0x7c>
          break;
 800cb6a:	bf00      	nop
      }
      break;
 800cb6c:	e004      	b.n	800cb78 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800cb6e:	6839      	ldr	r1, [r7, #0]
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	f000 fcc1 	bl	800d4f8 <USBD_CtlError>
      break;
 800cb76:	bf00      	nop
  }

  return ret;
 800cb78:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3710      	adds	r7, #16
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}

0800cb82 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb82:	b580      	push	{r7, lr}
 800cb84:	b084      	sub	sp, #16
 800cb86:	af00      	add	r7, sp, #0
 800cb88:	6078      	str	r0, [r7, #4]
 800cb8a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	889b      	ldrh	r3, [r3, #4]
 800cb94:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cb96:	683b      	ldr	r3, [r7, #0]
 800cb98:	781b      	ldrb	r3, [r3, #0]
 800cb9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cb9e:	2b40      	cmp	r3, #64	; 0x40
 800cba0:	d007      	beq.n	800cbb2 <USBD_StdEPReq+0x30>
 800cba2:	2b40      	cmp	r3, #64	; 0x40
 800cba4:	f200 8145 	bhi.w	800ce32 <USBD_StdEPReq+0x2b0>
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d00c      	beq.n	800cbc6 <USBD_StdEPReq+0x44>
 800cbac:	2b20      	cmp	r3, #32
 800cbae:	f040 8140 	bne.w	800ce32 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbb8:	689b      	ldr	r3, [r3, #8]
 800cbba:	6839      	ldr	r1, [r7, #0]
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	4798      	blx	r3
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	73fb      	strb	r3, [r7, #15]
      break;
 800cbc4:	e13a      	b.n	800ce3c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	785b      	ldrb	r3, [r3, #1]
 800cbca:	2b03      	cmp	r3, #3
 800cbcc:	d007      	beq.n	800cbde <USBD_StdEPReq+0x5c>
 800cbce:	2b03      	cmp	r3, #3
 800cbd0:	f300 8129 	bgt.w	800ce26 <USBD_StdEPReq+0x2a4>
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d07f      	beq.n	800ccd8 <USBD_StdEPReq+0x156>
 800cbd8:	2b01      	cmp	r3, #1
 800cbda:	d03c      	beq.n	800cc56 <USBD_StdEPReq+0xd4>
 800cbdc:	e123      	b.n	800ce26 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cbe4:	b2db      	uxtb	r3, r3
 800cbe6:	2b02      	cmp	r3, #2
 800cbe8:	d002      	beq.n	800cbf0 <USBD_StdEPReq+0x6e>
 800cbea:	2b03      	cmp	r3, #3
 800cbec:	d016      	beq.n	800cc1c <USBD_StdEPReq+0x9a>
 800cbee:	e02c      	b.n	800cc4a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cbf0:	7bbb      	ldrb	r3, [r7, #14]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d00d      	beq.n	800cc12 <USBD_StdEPReq+0x90>
 800cbf6:	7bbb      	ldrb	r3, [r7, #14]
 800cbf8:	2b80      	cmp	r3, #128	; 0x80
 800cbfa:	d00a      	beq.n	800cc12 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cbfc:	7bbb      	ldrb	r3, [r7, #14]
 800cbfe:	4619      	mov	r1, r3
 800cc00:	6878      	ldr	r0, [r7, #4]
 800cc02:	f001 f93b 	bl	800de7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc06:	2180      	movs	r1, #128	; 0x80
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	f001 f937 	bl	800de7c <USBD_LL_StallEP>
 800cc0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cc10:	e020      	b.n	800cc54 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800cc12:	6839      	ldr	r1, [r7, #0]
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f000 fc6f 	bl	800d4f8 <USBD_CtlError>
              break;
 800cc1a:	e01b      	b.n	800cc54 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	885b      	ldrh	r3, [r3, #2]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d10e      	bne.n	800cc42 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cc24:	7bbb      	ldrb	r3, [r7, #14]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d00b      	beq.n	800cc42 <USBD_StdEPReq+0xc0>
 800cc2a:	7bbb      	ldrb	r3, [r7, #14]
 800cc2c:	2b80      	cmp	r3, #128	; 0x80
 800cc2e:	d008      	beq.n	800cc42 <USBD_StdEPReq+0xc0>
 800cc30:	683b      	ldr	r3, [r7, #0]
 800cc32:	88db      	ldrh	r3, [r3, #6]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d104      	bne.n	800cc42 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cc38:	7bbb      	ldrb	r3, [r7, #14]
 800cc3a:	4619      	mov	r1, r3
 800cc3c:	6878      	ldr	r0, [r7, #4]
 800cc3e:	f001 f91d 	bl	800de7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f000 fd23 	bl	800d68e <USBD_CtlSendStatus>

              break;
 800cc48:	e004      	b.n	800cc54 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800cc4a:	6839      	ldr	r1, [r7, #0]
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f000 fc53 	bl	800d4f8 <USBD_CtlError>
              break;
 800cc52:	bf00      	nop
          }
          break;
 800cc54:	e0ec      	b.n	800ce30 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc5c:	b2db      	uxtb	r3, r3
 800cc5e:	2b02      	cmp	r3, #2
 800cc60:	d002      	beq.n	800cc68 <USBD_StdEPReq+0xe6>
 800cc62:	2b03      	cmp	r3, #3
 800cc64:	d016      	beq.n	800cc94 <USBD_StdEPReq+0x112>
 800cc66:	e030      	b.n	800ccca <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cc68:	7bbb      	ldrb	r3, [r7, #14]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d00d      	beq.n	800cc8a <USBD_StdEPReq+0x108>
 800cc6e:	7bbb      	ldrb	r3, [r7, #14]
 800cc70:	2b80      	cmp	r3, #128	; 0x80
 800cc72:	d00a      	beq.n	800cc8a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cc74:	7bbb      	ldrb	r3, [r7, #14]
 800cc76:	4619      	mov	r1, r3
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f001 f8ff 	bl	800de7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc7e:	2180      	movs	r1, #128	; 0x80
 800cc80:	6878      	ldr	r0, [r7, #4]
 800cc82:	f001 f8fb 	bl	800de7c <USBD_LL_StallEP>
 800cc86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cc88:	e025      	b.n	800ccd6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800cc8a:	6839      	ldr	r1, [r7, #0]
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f000 fc33 	bl	800d4f8 <USBD_CtlError>
              break;
 800cc92:	e020      	b.n	800ccd6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	885b      	ldrh	r3, [r3, #2]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d11b      	bne.n	800ccd4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cc9c:	7bbb      	ldrb	r3, [r7, #14]
 800cc9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d004      	beq.n	800ccb0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cca6:	7bbb      	ldrb	r3, [r7, #14]
 800cca8:	4619      	mov	r1, r3
 800ccaa:	6878      	ldr	r0, [r7, #4]
 800ccac:	f001 f905 	bl	800deba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f000 fcec 	bl	800d68e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ccbc:	689b      	ldr	r3, [r3, #8]
 800ccbe:	6839      	ldr	r1, [r7, #0]
 800ccc0:	6878      	ldr	r0, [r7, #4]
 800ccc2:	4798      	blx	r3
 800ccc4:	4603      	mov	r3, r0
 800ccc6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ccc8:	e004      	b.n	800ccd4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ccca:	6839      	ldr	r1, [r7, #0]
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f000 fc13 	bl	800d4f8 <USBD_CtlError>
              break;
 800ccd2:	e000      	b.n	800ccd6 <USBD_StdEPReq+0x154>
              break;
 800ccd4:	bf00      	nop
          }
          break;
 800ccd6:	e0ab      	b.n	800ce30 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ccde:	b2db      	uxtb	r3, r3
 800cce0:	2b02      	cmp	r3, #2
 800cce2:	d002      	beq.n	800ccea <USBD_StdEPReq+0x168>
 800cce4:	2b03      	cmp	r3, #3
 800cce6:	d032      	beq.n	800cd4e <USBD_StdEPReq+0x1cc>
 800cce8:	e097      	b.n	800ce1a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ccea:	7bbb      	ldrb	r3, [r7, #14]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d007      	beq.n	800cd00 <USBD_StdEPReq+0x17e>
 800ccf0:	7bbb      	ldrb	r3, [r7, #14]
 800ccf2:	2b80      	cmp	r3, #128	; 0x80
 800ccf4:	d004      	beq.n	800cd00 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800ccf6:	6839      	ldr	r1, [r7, #0]
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f000 fbfd 	bl	800d4f8 <USBD_CtlError>
                break;
 800ccfe:	e091      	b.n	800ce24 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	da0b      	bge.n	800cd20 <USBD_StdEPReq+0x19e>
 800cd08:	7bbb      	ldrb	r3, [r7, #14]
 800cd0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cd0e:	4613      	mov	r3, r2
 800cd10:	009b      	lsls	r3, r3, #2
 800cd12:	4413      	add	r3, r2
 800cd14:	009b      	lsls	r3, r3, #2
 800cd16:	3310      	adds	r3, #16
 800cd18:	687a      	ldr	r2, [r7, #4]
 800cd1a:	4413      	add	r3, r2
 800cd1c:	3304      	adds	r3, #4
 800cd1e:	e00b      	b.n	800cd38 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cd20:	7bbb      	ldrb	r3, [r7, #14]
 800cd22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd26:	4613      	mov	r3, r2
 800cd28:	009b      	lsls	r3, r3, #2
 800cd2a:	4413      	add	r3, r2
 800cd2c:	009b      	lsls	r3, r3, #2
 800cd2e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cd32:	687a      	ldr	r2, [r7, #4]
 800cd34:	4413      	add	r3, r2
 800cd36:	3304      	adds	r3, #4
 800cd38:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800cd3a:	68bb      	ldr	r3, [r7, #8]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	2202      	movs	r2, #2
 800cd44:	4619      	mov	r1, r3
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f000 fc47 	bl	800d5da <USBD_CtlSendData>
              break;
 800cd4c:	e06a      	b.n	800ce24 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800cd4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	da11      	bge.n	800cd7a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cd56:	7bbb      	ldrb	r3, [r7, #14]
 800cd58:	f003 020f 	and.w	r2, r3, #15
 800cd5c:	6879      	ldr	r1, [r7, #4]
 800cd5e:	4613      	mov	r3, r2
 800cd60:	009b      	lsls	r3, r3, #2
 800cd62:	4413      	add	r3, r2
 800cd64:	009b      	lsls	r3, r3, #2
 800cd66:	440b      	add	r3, r1
 800cd68:	3324      	adds	r3, #36	; 0x24
 800cd6a:	881b      	ldrh	r3, [r3, #0]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d117      	bne.n	800cda0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800cd70:	6839      	ldr	r1, [r7, #0]
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f000 fbc0 	bl	800d4f8 <USBD_CtlError>
                  break;
 800cd78:	e054      	b.n	800ce24 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cd7a:	7bbb      	ldrb	r3, [r7, #14]
 800cd7c:	f003 020f 	and.w	r2, r3, #15
 800cd80:	6879      	ldr	r1, [r7, #4]
 800cd82:	4613      	mov	r3, r2
 800cd84:	009b      	lsls	r3, r3, #2
 800cd86:	4413      	add	r3, r2
 800cd88:	009b      	lsls	r3, r3, #2
 800cd8a:	440b      	add	r3, r1
 800cd8c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800cd90:	881b      	ldrh	r3, [r3, #0]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d104      	bne.n	800cda0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800cd96:	6839      	ldr	r1, [r7, #0]
 800cd98:	6878      	ldr	r0, [r7, #4]
 800cd9a:	f000 fbad 	bl	800d4f8 <USBD_CtlError>
                  break;
 800cd9e:	e041      	b.n	800ce24 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cda0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	da0b      	bge.n	800cdc0 <USBD_StdEPReq+0x23e>
 800cda8:	7bbb      	ldrb	r3, [r7, #14]
 800cdaa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cdae:	4613      	mov	r3, r2
 800cdb0:	009b      	lsls	r3, r3, #2
 800cdb2:	4413      	add	r3, r2
 800cdb4:	009b      	lsls	r3, r3, #2
 800cdb6:	3310      	adds	r3, #16
 800cdb8:	687a      	ldr	r2, [r7, #4]
 800cdba:	4413      	add	r3, r2
 800cdbc:	3304      	adds	r3, #4
 800cdbe:	e00b      	b.n	800cdd8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cdc0:	7bbb      	ldrb	r3, [r7, #14]
 800cdc2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cdc6:	4613      	mov	r3, r2
 800cdc8:	009b      	lsls	r3, r3, #2
 800cdca:	4413      	add	r3, r2
 800cdcc:	009b      	lsls	r3, r3, #2
 800cdce:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cdd2:	687a      	ldr	r2, [r7, #4]
 800cdd4:	4413      	add	r3, r2
 800cdd6:	3304      	adds	r3, #4
 800cdd8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cdda:	7bbb      	ldrb	r3, [r7, #14]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d002      	beq.n	800cde6 <USBD_StdEPReq+0x264>
 800cde0:	7bbb      	ldrb	r3, [r7, #14]
 800cde2:	2b80      	cmp	r3, #128	; 0x80
 800cde4:	d103      	bne.n	800cdee <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	2200      	movs	r2, #0
 800cdea:	601a      	str	r2, [r3, #0]
 800cdec:	e00e      	b.n	800ce0c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cdee:	7bbb      	ldrb	r3, [r7, #14]
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f001 f880 	bl	800def8 <USBD_LL_IsStallEP>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d003      	beq.n	800ce06 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	2201      	movs	r2, #1
 800ce02:	601a      	str	r2, [r3, #0]
 800ce04:	e002      	b.n	800ce0c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	2200      	movs	r2, #0
 800ce0a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	2202      	movs	r2, #2
 800ce10:	4619      	mov	r1, r3
 800ce12:	6878      	ldr	r0, [r7, #4]
 800ce14:	f000 fbe1 	bl	800d5da <USBD_CtlSendData>
              break;
 800ce18:	e004      	b.n	800ce24 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ce1a:	6839      	ldr	r1, [r7, #0]
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f000 fb6b 	bl	800d4f8 <USBD_CtlError>
              break;
 800ce22:	bf00      	nop
          }
          break;
 800ce24:	e004      	b.n	800ce30 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ce26:	6839      	ldr	r1, [r7, #0]
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f000 fb65 	bl	800d4f8 <USBD_CtlError>
          break;
 800ce2e:	bf00      	nop
      }
      break;
 800ce30:	e004      	b.n	800ce3c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ce32:	6839      	ldr	r1, [r7, #0]
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f000 fb5f 	bl	800d4f8 <USBD_CtlError>
      break;
 800ce3a:	bf00      	nop
  }

  return ret;
 800ce3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	3710      	adds	r7, #16
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
	...

0800ce48 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b084      	sub	sp, #16
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
 800ce50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ce52:	2300      	movs	r3, #0
 800ce54:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ce56:	2300      	movs	r3, #0
 800ce58:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	885b      	ldrh	r3, [r3, #2]
 800ce62:	0a1b      	lsrs	r3, r3, #8
 800ce64:	b29b      	uxth	r3, r3
 800ce66:	3b01      	subs	r3, #1
 800ce68:	2b0e      	cmp	r3, #14
 800ce6a:	f200 8152 	bhi.w	800d112 <USBD_GetDescriptor+0x2ca>
 800ce6e:	a201      	add	r2, pc, #4	; (adr r2, 800ce74 <USBD_GetDescriptor+0x2c>)
 800ce70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce74:	0800cee5 	.word	0x0800cee5
 800ce78:	0800cefd 	.word	0x0800cefd
 800ce7c:	0800cf3d 	.word	0x0800cf3d
 800ce80:	0800d113 	.word	0x0800d113
 800ce84:	0800d113 	.word	0x0800d113
 800ce88:	0800d0b3 	.word	0x0800d0b3
 800ce8c:	0800d0df 	.word	0x0800d0df
 800ce90:	0800d113 	.word	0x0800d113
 800ce94:	0800d113 	.word	0x0800d113
 800ce98:	0800d113 	.word	0x0800d113
 800ce9c:	0800d113 	.word	0x0800d113
 800cea0:	0800d113 	.word	0x0800d113
 800cea4:	0800d113 	.word	0x0800d113
 800cea8:	0800d113 	.word	0x0800d113
 800ceac:	0800ceb1 	.word	0x0800ceb1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ceb6:	69db      	ldr	r3, [r3, #28]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d00b      	beq.n	800ced4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cec2:	69db      	ldr	r3, [r3, #28]
 800cec4:	687a      	ldr	r2, [r7, #4]
 800cec6:	7c12      	ldrb	r2, [r2, #16]
 800cec8:	f107 0108 	add.w	r1, r7, #8
 800cecc:	4610      	mov	r0, r2
 800cece:	4798      	blx	r3
 800ced0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ced2:	e126      	b.n	800d122 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ced4:	6839      	ldr	r1, [r7, #0]
 800ced6:	6878      	ldr	r0, [r7, #4]
 800ced8:	f000 fb0e 	bl	800d4f8 <USBD_CtlError>
        err++;
 800cedc:	7afb      	ldrb	r3, [r7, #11]
 800cede:	3301      	adds	r3, #1
 800cee0:	72fb      	strb	r3, [r7, #11]
      break;
 800cee2:	e11e      	b.n	800d122 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	687a      	ldr	r2, [r7, #4]
 800ceee:	7c12      	ldrb	r2, [r2, #16]
 800cef0:	f107 0108 	add.w	r1, r7, #8
 800cef4:	4610      	mov	r0, r2
 800cef6:	4798      	blx	r3
 800cef8:	60f8      	str	r0, [r7, #12]
      break;
 800cefa:	e112      	b.n	800d122 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	7c1b      	ldrb	r3, [r3, #16]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d10d      	bne.n	800cf20 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf0c:	f107 0208 	add.w	r2, r7, #8
 800cf10:	4610      	mov	r0, r2
 800cf12:	4798      	blx	r3
 800cf14:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	3301      	adds	r3, #1
 800cf1a:	2202      	movs	r2, #2
 800cf1c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cf1e:	e100      	b.n	800d122 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf28:	f107 0208 	add.w	r2, r7, #8
 800cf2c:	4610      	mov	r0, r2
 800cf2e:	4798      	blx	r3
 800cf30:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	3301      	adds	r3, #1
 800cf36:	2202      	movs	r2, #2
 800cf38:	701a      	strb	r2, [r3, #0]
      break;
 800cf3a:	e0f2      	b.n	800d122 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	885b      	ldrh	r3, [r3, #2]
 800cf40:	b2db      	uxtb	r3, r3
 800cf42:	2b05      	cmp	r3, #5
 800cf44:	f200 80ac 	bhi.w	800d0a0 <USBD_GetDescriptor+0x258>
 800cf48:	a201      	add	r2, pc, #4	; (adr r2, 800cf50 <USBD_GetDescriptor+0x108>)
 800cf4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf4e:	bf00      	nop
 800cf50:	0800cf69 	.word	0x0800cf69
 800cf54:	0800cf9d 	.word	0x0800cf9d
 800cf58:	0800cfd1 	.word	0x0800cfd1
 800cf5c:	0800d005 	.word	0x0800d005
 800cf60:	0800d039 	.word	0x0800d039
 800cf64:	0800d06d 	.word	0x0800d06d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf6e:	685b      	ldr	r3, [r3, #4]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d00b      	beq.n	800cf8c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf7a:	685b      	ldr	r3, [r3, #4]
 800cf7c:	687a      	ldr	r2, [r7, #4]
 800cf7e:	7c12      	ldrb	r2, [r2, #16]
 800cf80:	f107 0108 	add.w	r1, r7, #8
 800cf84:	4610      	mov	r0, r2
 800cf86:	4798      	blx	r3
 800cf88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cf8a:	e091      	b.n	800d0b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cf8c:	6839      	ldr	r1, [r7, #0]
 800cf8e:	6878      	ldr	r0, [r7, #4]
 800cf90:	f000 fab2 	bl	800d4f8 <USBD_CtlError>
            err++;
 800cf94:	7afb      	ldrb	r3, [r7, #11]
 800cf96:	3301      	adds	r3, #1
 800cf98:	72fb      	strb	r3, [r7, #11]
          break;
 800cf9a:	e089      	b.n	800d0b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfa2:	689b      	ldr	r3, [r3, #8]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d00b      	beq.n	800cfc0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfae:	689b      	ldr	r3, [r3, #8]
 800cfb0:	687a      	ldr	r2, [r7, #4]
 800cfb2:	7c12      	ldrb	r2, [r2, #16]
 800cfb4:	f107 0108 	add.w	r1, r7, #8
 800cfb8:	4610      	mov	r0, r2
 800cfba:	4798      	blx	r3
 800cfbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cfbe:	e077      	b.n	800d0b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cfc0:	6839      	ldr	r1, [r7, #0]
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f000 fa98 	bl	800d4f8 <USBD_CtlError>
            err++;
 800cfc8:	7afb      	ldrb	r3, [r7, #11]
 800cfca:	3301      	adds	r3, #1
 800cfcc:	72fb      	strb	r3, [r7, #11]
          break;
 800cfce:	e06f      	b.n	800d0b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfd6:	68db      	ldr	r3, [r3, #12]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d00b      	beq.n	800cff4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfe2:	68db      	ldr	r3, [r3, #12]
 800cfe4:	687a      	ldr	r2, [r7, #4]
 800cfe6:	7c12      	ldrb	r2, [r2, #16]
 800cfe8:	f107 0108 	add.w	r1, r7, #8
 800cfec:	4610      	mov	r0, r2
 800cfee:	4798      	blx	r3
 800cff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cff2:	e05d      	b.n	800d0b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cff4:	6839      	ldr	r1, [r7, #0]
 800cff6:	6878      	ldr	r0, [r7, #4]
 800cff8:	f000 fa7e 	bl	800d4f8 <USBD_CtlError>
            err++;
 800cffc:	7afb      	ldrb	r3, [r7, #11]
 800cffe:	3301      	adds	r3, #1
 800d000:	72fb      	strb	r3, [r7, #11]
          break;
 800d002:	e055      	b.n	800d0b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d00a:	691b      	ldr	r3, [r3, #16]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d00b      	beq.n	800d028 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d016:	691b      	ldr	r3, [r3, #16]
 800d018:	687a      	ldr	r2, [r7, #4]
 800d01a:	7c12      	ldrb	r2, [r2, #16]
 800d01c:	f107 0108 	add.w	r1, r7, #8
 800d020:	4610      	mov	r0, r2
 800d022:	4798      	blx	r3
 800d024:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d026:	e043      	b.n	800d0b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d028:	6839      	ldr	r1, [r7, #0]
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	f000 fa64 	bl	800d4f8 <USBD_CtlError>
            err++;
 800d030:	7afb      	ldrb	r3, [r7, #11]
 800d032:	3301      	adds	r3, #1
 800d034:	72fb      	strb	r3, [r7, #11]
          break;
 800d036:	e03b      	b.n	800d0b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d03e:	695b      	ldr	r3, [r3, #20]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d00b      	beq.n	800d05c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d04a:	695b      	ldr	r3, [r3, #20]
 800d04c:	687a      	ldr	r2, [r7, #4]
 800d04e:	7c12      	ldrb	r2, [r2, #16]
 800d050:	f107 0108 	add.w	r1, r7, #8
 800d054:	4610      	mov	r0, r2
 800d056:	4798      	blx	r3
 800d058:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d05a:	e029      	b.n	800d0b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d05c:	6839      	ldr	r1, [r7, #0]
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f000 fa4a 	bl	800d4f8 <USBD_CtlError>
            err++;
 800d064:	7afb      	ldrb	r3, [r7, #11]
 800d066:	3301      	adds	r3, #1
 800d068:	72fb      	strb	r3, [r7, #11]
          break;
 800d06a:	e021      	b.n	800d0b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d072:	699b      	ldr	r3, [r3, #24]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d00b      	beq.n	800d090 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d07e:	699b      	ldr	r3, [r3, #24]
 800d080:	687a      	ldr	r2, [r7, #4]
 800d082:	7c12      	ldrb	r2, [r2, #16]
 800d084:	f107 0108 	add.w	r1, r7, #8
 800d088:	4610      	mov	r0, r2
 800d08a:	4798      	blx	r3
 800d08c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d08e:	e00f      	b.n	800d0b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d090:	6839      	ldr	r1, [r7, #0]
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f000 fa30 	bl	800d4f8 <USBD_CtlError>
            err++;
 800d098:	7afb      	ldrb	r3, [r7, #11]
 800d09a:	3301      	adds	r3, #1
 800d09c:	72fb      	strb	r3, [r7, #11]
          break;
 800d09e:	e007      	b.n	800d0b0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d0a0:	6839      	ldr	r1, [r7, #0]
 800d0a2:	6878      	ldr	r0, [r7, #4]
 800d0a4:	f000 fa28 	bl	800d4f8 <USBD_CtlError>
          err++;
 800d0a8:	7afb      	ldrb	r3, [r7, #11]
 800d0aa:	3301      	adds	r3, #1
 800d0ac:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800d0ae:	bf00      	nop
      }
      break;
 800d0b0:	e037      	b.n	800d122 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	7c1b      	ldrb	r3, [r3, #16]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d109      	bne.n	800d0ce <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d0c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0c2:	f107 0208 	add.w	r2, r7, #8
 800d0c6:	4610      	mov	r0, r2
 800d0c8:	4798      	blx	r3
 800d0ca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d0cc:	e029      	b.n	800d122 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d0ce:	6839      	ldr	r1, [r7, #0]
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f000 fa11 	bl	800d4f8 <USBD_CtlError>
        err++;
 800d0d6:	7afb      	ldrb	r3, [r7, #11]
 800d0d8:	3301      	adds	r3, #1
 800d0da:	72fb      	strb	r3, [r7, #11]
      break;
 800d0dc:	e021      	b.n	800d122 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	7c1b      	ldrb	r3, [r3, #16]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d10d      	bne.n	800d102 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d0ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0ee:	f107 0208 	add.w	r2, r7, #8
 800d0f2:	4610      	mov	r0, r2
 800d0f4:	4798      	blx	r3
 800d0f6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	3301      	adds	r3, #1
 800d0fc:	2207      	movs	r2, #7
 800d0fe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d100:	e00f      	b.n	800d122 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d102:	6839      	ldr	r1, [r7, #0]
 800d104:	6878      	ldr	r0, [r7, #4]
 800d106:	f000 f9f7 	bl	800d4f8 <USBD_CtlError>
        err++;
 800d10a:	7afb      	ldrb	r3, [r7, #11]
 800d10c:	3301      	adds	r3, #1
 800d10e:	72fb      	strb	r3, [r7, #11]
      break;
 800d110:	e007      	b.n	800d122 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d112:	6839      	ldr	r1, [r7, #0]
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f000 f9ef 	bl	800d4f8 <USBD_CtlError>
      err++;
 800d11a:	7afb      	ldrb	r3, [r7, #11]
 800d11c:	3301      	adds	r3, #1
 800d11e:	72fb      	strb	r3, [r7, #11]
      break;
 800d120:	bf00      	nop
  }

  if (err != 0U)
 800d122:	7afb      	ldrb	r3, [r7, #11]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d11e      	bne.n	800d166 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	88db      	ldrh	r3, [r3, #6]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d016      	beq.n	800d15e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d130:	893b      	ldrh	r3, [r7, #8]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d00e      	beq.n	800d154 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	88da      	ldrh	r2, [r3, #6]
 800d13a:	893b      	ldrh	r3, [r7, #8]
 800d13c:	4293      	cmp	r3, r2
 800d13e:	bf28      	it	cs
 800d140:	4613      	movcs	r3, r2
 800d142:	b29b      	uxth	r3, r3
 800d144:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d146:	893b      	ldrh	r3, [r7, #8]
 800d148:	461a      	mov	r2, r3
 800d14a:	68f9      	ldr	r1, [r7, #12]
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f000 fa44 	bl	800d5da <USBD_CtlSendData>
 800d152:	e009      	b.n	800d168 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d154:	6839      	ldr	r1, [r7, #0]
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f000 f9ce 	bl	800d4f8 <USBD_CtlError>
 800d15c:	e004      	b.n	800d168 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d15e:	6878      	ldr	r0, [r7, #4]
 800d160:	f000 fa95 	bl	800d68e <USBD_CtlSendStatus>
 800d164:	e000      	b.n	800d168 <USBD_GetDescriptor+0x320>
    return;
 800d166:	bf00      	nop
  }
}
 800d168:	3710      	adds	r7, #16
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}
 800d16e:	bf00      	nop

0800d170 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
 800d178:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	889b      	ldrh	r3, [r3, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d131      	bne.n	800d1e6 <USBD_SetAddress+0x76>
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	88db      	ldrh	r3, [r3, #6]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d12d      	bne.n	800d1e6 <USBD_SetAddress+0x76>
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	885b      	ldrh	r3, [r3, #2]
 800d18e:	2b7f      	cmp	r3, #127	; 0x7f
 800d190:	d829      	bhi.n	800d1e6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	885b      	ldrh	r3, [r3, #2]
 800d196:	b2db      	uxtb	r3, r3
 800d198:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d19c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d1a4:	b2db      	uxtb	r3, r3
 800d1a6:	2b03      	cmp	r3, #3
 800d1a8:	d104      	bne.n	800d1b4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d1aa:	6839      	ldr	r1, [r7, #0]
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	f000 f9a3 	bl	800d4f8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1b2:	e01d      	b.n	800d1f0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	7bfa      	ldrb	r2, [r7, #15]
 800d1b8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d1bc:	7bfb      	ldrb	r3, [r7, #15]
 800d1be:	4619      	mov	r1, r3
 800d1c0:	6878      	ldr	r0, [r7, #4]
 800d1c2:	f000 fec5 	bl	800df50 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d1c6:	6878      	ldr	r0, [r7, #4]
 800d1c8:	f000 fa61 	bl	800d68e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d1cc:	7bfb      	ldrb	r3, [r7, #15]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d004      	beq.n	800d1dc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2202      	movs	r2, #2
 800d1d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1da:	e009      	b.n	800d1f0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	2201      	movs	r2, #1
 800d1e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1e4:	e004      	b.n	800d1f0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d1e6:	6839      	ldr	r1, [r7, #0]
 800d1e8:	6878      	ldr	r0, [r7, #4]
 800d1ea:	f000 f985 	bl	800d4f8 <USBD_CtlError>
  }
}
 800d1ee:	bf00      	nop
 800d1f0:	bf00      	nop
 800d1f2:	3710      	adds	r7, #16
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b084      	sub	sp, #16
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
 800d200:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d202:	2300      	movs	r3, #0
 800d204:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	885b      	ldrh	r3, [r3, #2]
 800d20a:	b2da      	uxtb	r2, r3
 800d20c:	4b4c      	ldr	r3, [pc, #304]	; (800d340 <USBD_SetConfig+0x148>)
 800d20e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d210:	4b4b      	ldr	r3, [pc, #300]	; (800d340 <USBD_SetConfig+0x148>)
 800d212:	781b      	ldrb	r3, [r3, #0]
 800d214:	2b01      	cmp	r3, #1
 800d216:	d905      	bls.n	800d224 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d218:	6839      	ldr	r1, [r7, #0]
 800d21a:	6878      	ldr	r0, [r7, #4]
 800d21c:	f000 f96c 	bl	800d4f8 <USBD_CtlError>
    return USBD_FAIL;
 800d220:	2303      	movs	r3, #3
 800d222:	e088      	b.n	800d336 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d22a:	b2db      	uxtb	r3, r3
 800d22c:	2b02      	cmp	r3, #2
 800d22e:	d002      	beq.n	800d236 <USBD_SetConfig+0x3e>
 800d230:	2b03      	cmp	r3, #3
 800d232:	d025      	beq.n	800d280 <USBD_SetConfig+0x88>
 800d234:	e071      	b.n	800d31a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d236:	4b42      	ldr	r3, [pc, #264]	; (800d340 <USBD_SetConfig+0x148>)
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d01c      	beq.n	800d278 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800d23e:	4b40      	ldr	r3, [pc, #256]	; (800d340 <USBD_SetConfig+0x148>)
 800d240:	781b      	ldrb	r3, [r3, #0]
 800d242:	461a      	mov	r2, r3
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d248:	4b3d      	ldr	r3, [pc, #244]	; (800d340 <USBD_SetConfig+0x148>)
 800d24a:	781b      	ldrb	r3, [r3, #0]
 800d24c:	4619      	mov	r1, r3
 800d24e:	6878      	ldr	r0, [r7, #4]
 800d250:	f7ff f992 	bl	800c578 <USBD_SetClassConfig>
 800d254:	4603      	mov	r3, r0
 800d256:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d258:	7bfb      	ldrb	r3, [r7, #15]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d004      	beq.n	800d268 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800d25e:	6839      	ldr	r1, [r7, #0]
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 f949 	bl	800d4f8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d266:	e065      	b.n	800d334 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d268:	6878      	ldr	r0, [r7, #4]
 800d26a:	f000 fa10 	bl	800d68e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	2203      	movs	r2, #3
 800d272:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d276:	e05d      	b.n	800d334 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d278:	6878      	ldr	r0, [r7, #4]
 800d27a:	f000 fa08 	bl	800d68e <USBD_CtlSendStatus>
      break;
 800d27e:	e059      	b.n	800d334 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d280:	4b2f      	ldr	r3, [pc, #188]	; (800d340 <USBD_SetConfig+0x148>)
 800d282:	781b      	ldrb	r3, [r3, #0]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d112      	bne.n	800d2ae <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	2202      	movs	r2, #2
 800d28c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800d290:	4b2b      	ldr	r3, [pc, #172]	; (800d340 <USBD_SetConfig+0x148>)
 800d292:	781b      	ldrb	r3, [r3, #0]
 800d294:	461a      	mov	r2, r3
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d29a:	4b29      	ldr	r3, [pc, #164]	; (800d340 <USBD_SetConfig+0x148>)
 800d29c:	781b      	ldrb	r3, [r3, #0]
 800d29e:	4619      	mov	r1, r3
 800d2a0:	6878      	ldr	r0, [r7, #4]
 800d2a2:	f7ff f985 	bl	800c5b0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f000 f9f1 	bl	800d68e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d2ac:	e042      	b.n	800d334 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800d2ae:	4b24      	ldr	r3, [pc, #144]	; (800d340 <USBD_SetConfig+0x148>)
 800d2b0:	781b      	ldrb	r3, [r3, #0]
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	685b      	ldr	r3, [r3, #4]
 800d2b8:	429a      	cmp	r2, r3
 800d2ba:	d02a      	beq.n	800d312 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	685b      	ldr	r3, [r3, #4]
 800d2c0:	b2db      	uxtb	r3, r3
 800d2c2:	4619      	mov	r1, r3
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f7ff f973 	bl	800c5b0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d2ca:	4b1d      	ldr	r3, [pc, #116]	; (800d340 <USBD_SetConfig+0x148>)
 800d2cc:	781b      	ldrb	r3, [r3, #0]
 800d2ce:	461a      	mov	r2, r3
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d2d4:	4b1a      	ldr	r3, [pc, #104]	; (800d340 <USBD_SetConfig+0x148>)
 800d2d6:	781b      	ldrb	r3, [r3, #0]
 800d2d8:	4619      	mov	r1, r3
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f7ff f94c 	bl	800c578 <USBD_SetClassConfig>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d2e4:	7bfb      	ldrb	r3, [r7, #15]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d00f      	beq.n	800d30a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800d2ea:	6839      	ldr	r1, [r7, #0]
 800d2ec:	6878      	ldr	r0, [r7, #4]
 800d2ee:	f000 f903 	bl	800d4f8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	685b      	ldr	r3, [r3, #4]
 800d2f6:	b2db      	uxtb	r3, r3
 800d2f8:	4619      	mov	r1, r3
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f7ff f958 	bl	800c5b0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2202      	movs	r2, #2
 800d304:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d308:	e014      	b.n	800d334 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f000 f9bf 	bl	800d68e <USBD_CtlSendStatus>
      break;
 800d310:	e010      	b.n	800d334 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d312:	6878      	ldr	r0, [r7, #4]
 800d314:	f000 f9bb 	bl	800d68e <USBD_CtlSendStatus>
      break;
 800d318:	e00c      	b.n	800d334 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800d31a:	6839      	ldr	r1, [r7, #0]
 800d31c:	6878      	ldr	r0, [r7, #4]
 800d31e:	f000 f8eb 	bl	800d4f8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d322:	4b07      	ldr	r3, [pc, #28]	; (800d340 <USBD_SetConfig+0x148>)
 800d324:	781b      	ldrb	r3, [r3, #0]
 800d326:	4619      	mov	r1, r3
 800d328:	6878      	ldr	r0, [r7, #4]
 800d32a:	f7ff f941 	bl	800c5b0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d32e:	2303      	movs	r3, #3
 800d330:	73fb      	strb	r3, [r7, #15]
      break;
 800d332:	bf00      	nop
  }

  return ret;
 800d334:	7bfb      	ldrb	r3, [r7, #15]
}
 800d336:	4618      	mov	r0, r3
 800d338:	3710      	adds	r7, #16
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}
 800d33e:	bf00      	nop
 800d340:	20002c50 	.word	0x20002c50

0800d344 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b082      	sub	sp, #8
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
 800d34c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	88db      	ldrh	r3, [r3, #6]
 800d352:	2b01      	cmp	r3, #1
 800d354:	d004      	beq.n	800d360 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d356:	6839      	ldr	r1, [r7, #0]
 800d358:	6878      	ldr	r0, [r7, #4]
 800d35a:	f000 f8cd 	bl	800d4f8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d35e:	e023      	b.n	800d3a8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d366:	b2db      	uxtb	r3, r3
 800d368:	2b02      	cmp	r3, #2
 800d36a:	dc02      	bgt.n	800d372 <USBD_GetConfig+0x2e>
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	dc03      	bgt.n	800d378 <USBD_GetConfig+0x34>
 800d370:	e015      	b.n	800d39e <USBD_GetConfig+0x5a>
 800d372:	2b03      	cmp	r3, #3
 800d374:	d00b      	beq.n	800d38e <USBD_GetConfig+0x4a>
 800d376:	e012      	b.n	800d39e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	2200      	movs	r2, #0
 800d37c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	3308      	adds	r3, #8
 800d382:	2201      	movs	r2, #1
 800d384:	4619      	mov	r1, r3
 800d386:	6878      	ldr	r0, [r7, #4]
 800d388:	f000 f927 	bl	800d5da <USBD_CtlSendData>
        break;
 800d38c:	e00c      	b.n	800d3a8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	3304      	adds	r3, #4
 800d392:	2201      	movs	r2, #1
 800d394:	4619      	mov	r1, r3
 800d396:	6878      	ldr	r0, [r7, #4]
 800d398:	f000 f91f 	bl	800d5da <USBD_CtlSendData>
        break;
 800d39c:	e004      	b.n	800d3a8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d39e:	6839      	ldr	r1, [r7, #0]
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	f000 f8a9 	bl	800d4f8 <USBD_CtlError>
        break;
 800d3a6:	bf00      	nop
}
 800d3a8:	bf00      	nop
 800d3aa:	3708      	adds	r7, #8
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}

0800d3b0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b082      	sub	sp, #8
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d3c0:	b2db      	uxtb	r3, r3
 800d3c2:	3b01      	subs	r3, #1
 800d3c4:	2b02      	cmp	r3, #2
 800d3c6:	d81e      	bhi.n	800d406 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	88db      	ldrh	r3, [r3, #6]
 800d3cc:	2b02      	cmp	r3, #2
 800d3ce:	d004      	beq.n	800d3da <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d3d0:	6839      	ldr	r1, [r7, #0]
 800d3d2:	6878      	ldr	r0, [r7, #4]
 800d3d4:	f000 f890 	bl	800d4f8 <USBD_CtlError>
        break;
 800d3d8:	e01a      	b.n	800d410 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	2201      	movs	r2, #1
 800d3de:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d005      	beq.n	800d3f6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	68db      	ldr	r3, [r3, #12]
 800d3ee:	f043 0202 	orr.w	r2, r3, #2
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	330c      	adds	r3, #12
 800d3fa:	2202      	movs	r2, #2
 800d3fc:	4619      	mov	r1, r3
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	f000 f8eb 	bl	800d5da <USBD_CtlSendData>
      break;
 800d404:	e004      	b.n	800d410 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d406:	6839      	ldr	r1, [r7, #0]
 800d408:	6878      	ldr	r0, [r7, #4]
 800d40a:	f000 f875 	bl	800d4f8 <USBD_CtlError>
      break;
 800d40e:	bf00      	nop
  }
}
 800d410:	bf00      	nop
 800d412:	3708      	adds	r7, #8
 800d414:	46bd      	mov	sp, r7
 800d416:	bd80      	pop	{r7, pc}

0800d418 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b082      	sub	sp, #8
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
 800d420:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	885b      	ldrh	r3, [r3, #2]
 800d426:	2b01      	cmp	r3, #1
 800d428:	d106      	bne.n	800d438 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2201      	movs	r2, #1
 800d42e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f000 f92b 	bl	800d68e <USBD_CtlSendStatus>
  }
}
 800d438:	bf00      	nop
 800d43a:	3708      	adds	r7, #8
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}

0800d440 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b082      	sub	sp, #8
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]
 800d448:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d450:	b2db      	uxtb	r3, r3
 800d452:	3b01      	subs	r3, #1
 800d454:	2b02      	cmp	r3, #2
 800d456:	d80b      	bhi.n	800d470 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d458:	683b      	ldr	r3, [r7, #0]
 800d45a:	885b      	ldrh	r3, [r3, #2]
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d10c      	bne.n	800d47a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2200      	movs	r2, #0
 800d464:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f000 f910 	bl	800d68e <USBD_CtlSendStatus>
      }
      break;
 800d46e:	e004      	b.n	800d47a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d470:	6839      	ldr	r1, [r7, #0]
 800d472:	6878      	ldr	r0, [r7, #4]
 800d474:	f000 f840 	bl	800d4f8 <USBD_CtlError>
      break;
 800d478:	e000      	b.n	800d47c <USBD_ClrFeature+0x3c>
      break;
 800d47a:	bf00      	nop
  }
}
 800d47c:	bf00      	nop
 800d47e:	3708      	adds	r7, #8
 800d480:	46bd      	mov	sp, r7
 800d482:	bd80      	pop	{r7, pc}

0800d484 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b084      	sub	sp, #16
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
 800d48c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d48e:	683b      	ldr	r3, [r7, #0]
 800d490:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	781a      	ldrb	r2, [r3, #0]
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	3301      	adds	r3, #1
 800d49e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	781a      	ldrb	r2, [r3, #0]
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	3301      	adds	r3, #1
 800d4ac:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d4ae:	68f8      	ldr	r0, [r7, #12]
 800d4b0:	f7ff fa92 	bl	800c9d8 <SWAPBYTE>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	461a      	mov	r2, r3
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	3301      	adds	r3, #1
 800d4c0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	3301      	adds	r3, #1
 800d4c6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d4c8:	68f8      	ldr	r0, [r7, #12]
 800d4ca:	f7ff fa85 	bl	800c9d8 <SWAPBYTE>
 800d4ce:	4603      	mov	r3, r0
 800d4d0:	461a      	mov	r2, r3
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	3301      	adds	r3, #1
 800d4da:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	3301      	adds	r3, #1
 800d4e0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d4e2:	68f8      	ldr	r0, [r7, #12]
 800d4e4:	f7ff fa78 	bl	800c9d8 <SWAPBYTE>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	461a      	mov	r2, r3
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	80da      	strh	r2, [r3, #6]
}
 800d4f0:	bf00      	nop
 800d4f2:	3710      	adds	r7, #16
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	bd80      	pop	{r7, pc}

0800d4f8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b082      	sub	sp, #8
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
 800d500:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d502:	2180      	movs	r1, #128	; 0x80
 800d504:	6878      	ldr	r0, [r7, #4]
 800d506:	f000 fcb9 	bl	800de7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d50a:	2100      	movs	r1, #0
 800d50c:	6878      	ldr	r0, [r7, #4]
 800d50e:	f000 fcb5 	bl	800de7c <USBD_LL_StallEP>
}
 800d512:	bf00      	nop
 800d514:	3708      	adds	r7, #8
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}

0800d51a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d51a:	b580      	push	{r7, lr}
 800d51c:	b086      	sub	sp, #24
 800d51e:	af00      	add	r7, sp, #0
 800d520:	60f8      	str	r0, [r7, #12]
 800d522:	60b9      	str	r1, [r7, #8]
 800d524:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d526:	2300      	movs	r3, #0
 800d528:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d036      	beq.n	800d59e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d534:	6938      	ldr	r0, [r7, #16]
 800d536:	f000 f836 	bl	800d5a6 <USBD_GetLen>
 800d53a:	4603      	mov	r3, r0
 800d53c:	3301      	adds	r3, #1
 800d53e:	b29b      	uxth	r3, r3
 800d540:	005b      	lsls	r3, r3, #1
 800d542:	b29a      	uxth	r2, r3
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d548:	7dfb      	ldrb	r3, [r7, #23]
 800d54a:	68ba      	ldr	r2, [r7, #8]
 800d54c:	4413      	add	r3, r2
 800d54e:	687a      	ldr	r2, [r7, #4]
 800d550:	7812      	ldrb	r2, [r2, #0]
 800d552:	701a      	strb	r2, [r3, #0]
  idx++;
 800d554:	7dfb      	ldrb	r3, [r7, #23]
 800d556:	3301      	adds	r3, #1
 800d558:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d55a:	7dfb      	ldrb	r3, [r7, #23]
 800d55c:	68ba      	ldr	r2, [r7, #8]
 800d55e:	4413      	add	r3, r2
 800d560:	2203      	movs	r2, #3
 800d562:	701a      	strb	r2, [r3, #0]
  idx++;
 800d564:	7dfb      	ldrb	r3, [r7, #23]
 800d566:	3301      	adds	r3, #1
 800d568:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d56a:	e013      	b.n	800d594 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d56c:	7dfb      	ldrb	r3, [r7, #23]
 800d56e:	68ba      	ldr	r2, [r7, #8]
 800d570:	4413      	add	r3, r2
 800d572:	693a      	ldr	r2, [r7, #16]
 800d574:	7812      	ldrb	r2, [r2, #0]
 800d576:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d578:	693b      	ldr	r3, [r7, #16]
 800d57a:	3301      	adds	r3, #1
 800d57c:	613b      	str	r3, [r7, #16]
    idx++;
 800d57e:	7dfb      	ldrb	r3, [r7, #23]
 800d580:	3301      	adds	r3, #1
 800d582:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d584:	7dfb      	ldrb	r3, [r7, #23]
 800d586:	68ba      	ldr	r2, [r7, #8]
 800d588:	4413      	add	r3, r2
 800d58a:	2200      	movs	r2, #0
 800d58c:	701a      	strb	r2, [r3, #0]
    idx++;
 800d58e:	7dfb      	ldrb	r3, [r7, #23]
 800d590:	3301      	adds	r3, #1
 800d592:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d594:	693b      	ldr	r3, [r7, #16]
 800d596:	781b      	ldrb	r3, [r3, #0]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d1e7      	bne.n	800d56c <USBD_GetString+0x52>
 800d59c:	e000      	b.n	800d5a0 <USBD_GetString+0x86>
    return;
 800d59e:	bf00      	nop
  }
}
 800d5a0:	3718      	adds	r7, #24
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	bd80      	pop	{r7, pc}

0800d5a6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d5a6:	b480      	push	{r7}
 800d5a8:	b085      	sub	sp, #20
 800d5aa:	af00      	add	r7, sp, #0
 800d5ac:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d5b6:	e005      	b.n	800d5c4 <USBD_GetLen+0x1e>
  {
    len++;
 800d5b8:	7bfb      	ldrb	r3, [r7, #15]
 800d5ba:	3301      	adds	r3, #1
 800d5bc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d5be:	68bb      	ldr	r3, [r7, #8]
 800d5c0:	3301      	adds	r3, #1
 800d5c2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	781b      	ldrb	r3, [r3, #0]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d1f5      	bne.n	800d5b8 <USBD_GetLen+0x12>
  }

  return len;
 800d5cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	3714      	adds	r7, #20
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d8:	4770      	bx	lr

0800d5da <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d5da:	b580      	push	{r7, lr}
 800d5dc:	b084      	sub	sp, #16
 800d5de:	af00      	add	r7, sp, #0
 800d5e0:	60f8      	str	r0, [r7, #12]
 800d5e2:	60b9      	str	r1, [r7, #8]
 800d5e4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2202      	movs	r2, #2
 800d5ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	687a      	ldr	r2, [r7, #4]
 800d5f2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	687a      	ldr	r2, [r7, #4]
 800d5f8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	68ba      	ldr	r2, [r7, #8]
 800d5fe:	2100      	movs	r1, #0
 800d600:	68f8      	ldr	r0, [r7, #12]
 800d602:	f000 fcc4 	bl	800df8e <USBD_LL_Transmit>

  return USBD_OK;
 800d606:	2300      	movs	r3, #0
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3710      	adds	r7, #16
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b084      	sub	sp, #16
 800d614:	af00      	add	r7, sp, #0
 800d616:	60f8      	str	r0, [r7, #12]
 800d618:	60b9      	str	r1, [r7, #8]
 800d61a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	68ba      	ldr	r2, [r7, #8]
 800d620:	2100      	movs	r1, #0
 800d622:	68f8      	ldr	r0, [r7, #12]
 800d624:	f000 fcb3 	bl	800df8e <USBD_LL_Transmit>

  return USBD_OK;
 800d628:	2300      	movs	r3, #0
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3710      	adds	r7, #16
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}

0800d632 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d632:	b580      	push	{r7, lr}
 800d634:	b084      	sub	sp, #16
 800d636:	af00      	add	r7, sp, #0
 800d638:	60f8      	str	r0, [r7, #12]
 800d63a:	60b9      	str	r1, [r7, #8]
 800d63c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	2203      	movs	r2, #3
 800d642:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	687a      	ldr	r2, [r7, #4]
 800d64a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	687a      	ldr	r2, [r7, #4]
 800d652:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	68ba      	ldr	r2, [r7, #8]
 800d65a:	2100      	movs	r1, #0
 800d65c:	68f8      	ldr	r0, [r7, #12]
 800d65e:	f000 fcb7 	bl	800dfd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d662:	2300      	movs	r3, #0
}
 800d664:	4618      	mov	r0, r3
 800d666:	3710      	adds	r7, #16
 800d668:	46bd      	mov	sp, r7
 800d66a:	bd80      	pop	{r7, pc}

0800d66c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b084      	sub	sp, #16
 800d670:	af00      	add	r7, sp, #0
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	60b9      	str	r1, [r7, #8]
 800d676:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	68ba      	ldr	r2, [r7, #8]
 800d67c:	2100      	movs	r1, #0
 800d67e:	68f8      	ldr	r0, [r7, #12]
 800d680:	f000 fca6 	bl	800dfd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d684:	2300      	movs	r3, #0
}
 800d686:	4618      	mov	r0, r3
 800d688:	3710      	adds	r7, #16
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}

0800d68e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d68e:	b580      	push	{r7, lr}
 800d690:	b082      	sub	sp, #8
 800d692:	af00      	add	r7, sp, #0
 800d694:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2204      	movs	r2, #4
 800d69a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d69e:	2300      	movs	r3, #0
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	2100      	movs	r1, #0
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f000 fc72 	bl	800df8e <USBD_LL_Transmit>

  return USBD_OK;
 800d6aa:	2300      	movs	r3, #0
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	3708      	adds	r7, #8
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}

0800d6b4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d6b4:	b580      	push	{r7, lr}
 800d6b6:	b082      	sub	sp, #8
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2205      	movs	r2, #5
 800d6c0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	2100      	movs	r1, #0
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f000 fc80 	bl	800dfd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d6d0:	2300      	movs	r3, #0
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	3708      	adds	r7, #8
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
	...

0800d6dc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	4912      	ldr	r1, [pc, #72]	; (800d72c <MX_USB_Device_Init+0x50>)
 800d6e4:	4812      	ldr	r0, [pc, #72]	; (800d730 <MX_USB_Device_Init+0x54>)
 800d6e6:	f7fe fed9 	bl	800c49c <USBD_Init>
 800d6ea:	4603      	mov	r3, r0
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d001      	beq.n	800d6f4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d6f0:	f7f4 fc1e 	bl	8001f30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d6f4:	490f      	ldr	r1, [pc, #60]	; (800d734 <MX_USB_Device_Init+0x58>)
 800d6f6:	480e      	ldr	r0, [pc, #56]	; (800d730 <MX_USB_Device_Init+0x54>)
 800d6f8:	f7fe ff00 	bl	800c4fc <USBD_RegisterClass>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d001      	beq.n	800d706 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d702:	f7f4 fc15 	bl	8001f30 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d706:	490c      	ldr	r1, [pc, #48]	; (800d738 <MX_USB_Device_Init+0x5c>)
 800d708:	4809      	ldr	r0, [pc, #36]	; (800d730 <MX_USB_Device_Init+0x54>)
 800d70a:	f7fe fe21 	bl	800c350 <USBD_CDC_RegisterInterface>
 800d70e:	4603      	mov	r3, r0
 800d710:	2b00      	cmp	r3, #0
 800d712:	d001      	beq.n	800d718 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d714:	f7f4 fc0c 	bl	8001f30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d718:	4805      	ldr	r0, [pc, #20]	; (800d730 <MX_USB_Device_Init+0x54>)
 800d71a:	f7fe ff16 	bl	800c54a <USBD_Start>
 800d71e:	4603      	mov	r3, r0
 800d720:	2b00      	cmp	r3, #0
 800d722:	d001      	beq.n	800d728 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d724:	f7f4 fc04 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d728:	bf00      	nop
 800d72a:	bd80      	pop	{r7, pc}
 800d72c:	20000140 	.word	0x20000140
 800d730:	20002c54 	.word	0x20002c54
 800d734:	20000028 	.word	0x20000028
 800d738:	2000012c 	.word	0x2000012c

0800d73c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d740:	2200      	movs	r2, #0
 800d742:	4905      	ldr	r1, [pc, #20]	; (800d758 <CDC_Init_FS+0x1c>)
 800d744:	4805      	ldr	r0, [pc, #20]	; (800d75c <CDC_Init_FS+0x20>)
 800d746:	f7fe fe18 	bl	800c37a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d74a:	4905      	ldr	r1, [pc, #20]	; (800d760 <CDC_Init_FS+0x24>)
 800d74c:	4803      	ldr	r0, [pc, #12]	; (800d75c <CDC_Init_FS+0x20>)
 800d74e:	f7fe fe32 	bl	800c3b6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d752:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d754:	4618      	mov	r0, r3
 800d756:	bd80      	pop	{r7, pc}
 800d758:	20003724 	.word	0x20003724
 800d75c:	20002c54 	.word	0x20002c54
 800d760:	20002f24 	.word	0x20002f24

0800d764 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d764:	b480      	push	{r7}
 800d766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d768:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr

0800d774 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d774:	b480      	push	{r7}
 800d776:	b083      	sub	sp, #12
 800d778:	af00      	add	r7, sp, #0
 800d77a:	4603      	mov	r3, r0
 800d77c:	6039      	str	r1, [r7, #0]
 800d77e:	71fb      	strb	r3, [r7, #7]
 800d780:	4613      	mov	r3, r2
 800d782:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d784:	79fb      	ldrb	r3, [r7, #7]
 800d786:	2b23      	cmp	r3, #35	; 0x23
 800d788:	d84a      	bhi.n	800d820 <CDC_Control_FS+0xac>
 800d78a:	a201      	add	r2, pc, #4	; (adr r2, 800d790 <CDC_Control_FS+0x1c>)
 800d78c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d790:	0800d821 	.word	0x0800d821
 800d794:	0800d821 	.word	0x0800d821
 800d798:	0800d821 	.word	0x0800d821
 800d79c:	0800d821 	.word	0x0800d821
 800d7a0:	0800d821 	.word	0x0800d821
 800d7a4:	0800d821 	.word	0x0800d821
 800d7a8:	0800d821 	.word	0x0800d821
 800d7ac:	0800d821 	.word	0x0800d821
 800d7b0:	0800d821 	.word	0x0800d821
 800d7b4:	0800d821 	.word	0x0800d821
 800d7b8:	0800d821 	.word	0x0800d821
 800d7bc:	0800d821 	.word	0x0800d821
 800d7c0:	0800d821 	.word	0x0800d821
 800d7c4:	0800d821 	.word	0x0800d821
 800d7c8:	0800d821 	.word	0x0800d821
 800d7cc:	0800d821 	.word	0x0800d821
 800d7d0:	0800d821 	.word	0x0800d821
 800d7d4:	0800d821 	.word	0x0800d821
 800d7d8:	0800d821 	.word	0x0800d821
 800d7dc:	0800d821 	.word	0x0800d821
 800d7e0:	0800d821 	.word	0x0800d821
 800d7e4:	0800d821 	.word	0x0800d821
 800d7e8:	0800d821 	.word	0x0800d821
 800d7ec:	0800d821 	.word	0x0800d821
 800d7f0:	0800d821 	.word	0x0800d821
 800d7f4:	0800d821 	.word	0x0800d821
 800d7f8:	0800d821 	.word	0x0800d821
 800d7fc:	0800d821 	.word	0x0800d821
 800d800:	0800d821 	.word	0x0800d821
 800d804:	0800d821 	.word	0x0800d821
 800d808:	0800d821 	.word	0x0800d821
 800d80c:	0800d821 	.word	0x0800d821
 800d810:	0800d821 	.word	0x0800d821
 800d814:	0800d821 	.word	0x0800d821
 800d818:	0800d821 	.word	0x0800d821
 800d81c:	0800d821 	.word	0x0800d821
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d820:	bf00      	nop
  }

  return (USBD_OK);
 800d822:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d824:	4618      	mov	r0, r3
 800d826:	370c      	adds	r7, #12
 800d828:	46bd      	mov	sp, r7
 800d82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82e:	4770      	bx	lr

0800d830 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b084      	sub	sp, #16
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
 800d838:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d83a:	6879      	ldr	r1, [r7, #4]
 800d83c:	4811      	ldr	r0, [pc, #68]	; (800d884 <CDC_Receive_FS+0x54>)
 800d83e:	f7fe fdba 	bl	800c3b6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d842:	4810      	ldr	r0, [pc, #64]	; (800d884 <CDC_Receive_FS+0x54>)
 800d844:	f7fe fe00 	bl	800c448 <USBD_CDC_ReceivePacket>

  memset (rx_buffer, '\0', USB_RX_BUFFER_SIZE);  // clear the buffer
 800d848:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d84c:	2100      	movs	r1, #0
 800d84e:	480e      	ldr	r0, [pc, #56]	; (800d888 <CDC_Receive_FS+0x58>)
 800d850:	f001 fa8d 	bl	800ed6e <memset>
  uint8_t len = (uint8_t)*Len;
 800d854:	683b      	ldr	r3, [r7, #0]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	73fb      	strb	r3, [r7, #15]
  memcpy(rx_buffer, Buf, len);  // copy the data to the buffer
 800d85a:	7bfb      	ldrb	r3, [r7, #15]
 800d85c:	461a      	mov	r2, r3
 800d85e:	6879      	ldr	r1, [r7, #4]
 800d860:	4809      	ldr	r0, [pc, #36]	; (800d888 <CDC_Receive_FS+0x58>)
 800d862:	f001 fb16 	bl	800ee92 <memcpy>
  memset(Buf, '\0', len);   // clear the Buf also
 800d866:	7bfb      	ldrb	r3, [r7, #15]
 800d868:	461a      	mov	r2, r3
 800d86a:	2100      	movs	r1, #0
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f001 fa7e 	bl	800ed6e <memset>

  conv_state = CFG_RECEIVED;
 800d872:	4b06      	ldr	r3, [pc, #24]	; (800d88c <CDC_Receive_FS+0x5c>)
 800d874:	2201      	movs	r2, #1
 800d876:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 800d878:	2300      	movs	r3, #0

  /* USER CODE END 6 */
}
 800d87a:	4618      	mov	r0, r3
 800d87c:	3710      	adds	r7, #16
 800d87e:	46bd      	mov	sp, r7
 800d880:	bd80      	pop	{r7, pc}
 800d882:	bf00      	nop
 800d884:	20002c54 	.word	0x20002c54
 800d888:	20002b20 	.word	0x20002b20
 800d88c:	20002c20 	.word	0x20002c20

0800d890 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b084      	sub	sp, #16
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
 800d898:	460b      	mov	r3, r1
 800d89a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d89c:	2300      	movs	r3, #0
 800d89e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d8a0:	4b0d      	ldr	r3, [pc, #52]	; (800d8d8 <CDC_Transmit_FS+0x48>)
 800d8a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d8a6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d8a8:	68bb      	ldr	r3, [r7, #8]
 800d8aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d001      	beq.n	800d8b6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	e00b      	b.n	800d8ce <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d8b6:	887b      	ldrh	r3, [r7, #2]
 800d8b8:	461a      	mov	r2, r3
 800d8ba:	6879      	ldr	r1, [r7, #4]
 800d8bc:	4806      	ldr	r0, [pc, #24]	; (800d8d8 <CDC_Transmit_FS+0x48>)
 800d8be:	f7fe fd5c 	bl	800c37a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d8c2:	4805      	ldr	r0, [pc, #20]	; (800d8d8 <CDC_Transmit_FS+0x48>)
 800d8c4:	f7fe fd90 	bl	800c3e8 <USBD_CDC_TransmitPacket>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d8cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	3710      	adds	r7, #16
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop
 800d8d8:	20002c54 	.word	0x20002c54

0800d8dc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d8dc:	b480      	push	{r7}
 800d8de:	b087      	sub	sp, #28
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	60f8      	str	r0, [r7, #12]
 800d8e4:	60b9      	str	r1, [r7, #8]
 800d8e6:	4613      	mov	r3, r2
 800d8e8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d8ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	371c      	adds	r7, #28
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fc:	4770      	bx	lr
	...

0800d900 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d900:	b480      	push	{r7}
 800d902:	b083      	sub	sp, #12
 800d904:	af00      	add	r7, sp, #0
 800d906:	4603      	mov	r3, r0
 800d908:	6039      	str	r1, [r7, #0]
 800d90a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	2212      	movs	r2, #18
 800d910:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800d912:	4b03      	ldr	r3, [pc, #12]	; (800d920 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800d914:	4618      	mov	r0, r3
 800d916:	370c      	adds	r7, #12
 800d918:	46bd      	mov	sp, r7
 800d91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91e:	4770      	bx	lr
 800d920:	20000160 	.word	0x20000160

0800d924 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d924:	b480      	push	{r7}
 800d926:	b083      	sub	sp, #12
 800d928:	af00      	add	r7, sp, #0
 800d92a:	4603      	mov	r3, r0
 800d92c:	6039      	str	r1, [r7, #0]
 800d92e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	2204      	movs	r2, #4
 800d934:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d936:	4b03      	ldr	r3, [pc, #12]	; (800d944 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800d938:	4618      	mov	r0, r3
 800d93a:	370c      	adds	r7, #12
 800d93c:	46bd      	mov	sp, r7
 800d93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d942:	4770      	bx	lr
 800d944:	20000174 	.word	0x20000174

0800d948 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b082      	sub	sp, #8
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	4603      	mov	r3, r0
 800d950:	6039      	str	r1, [r7, #0]
 800d952:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d954:	79fb      	ldrb	r3, [r7, #7]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d105      	bne.n	800d966 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d95a:	683a      	ldr	r2, [r7, #0]
 800d95c:	4907      	ldr	r1, [pc, #28]	; (800d97c <USBD_CDC_ProductStrDescriptor+0x34>)
 800d95e:	4808      	ldr	r0, [pc, #32]	; (800d980 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d960:	f7ff fddb 	bl	800d51a <USBD_GetString>
 800d964:	e004      	b.n	800d970 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d966:	683a      	ldr	r2, [r7, #0]
 800d968:	4904      	ldr	r1, [pc, #16]	; (800d97c <USBD_CDC_ProductStrDescriptor+0x34>)
 800d96a:	4805      	ldr	r0, [pc, #20]	; (800d980 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d96c:	f7ff fdd5 	bl	800d51a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d970:	4b02      	ldr	r3, [pc, #8]	; (800d97c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800d972:	4618      	mov	r0, r3
 800d974:	3708      	adds	r7, #8
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}
 800d97a:	bf00      	nop
 800d97c:	20003f24 	.word	0x20003f24
 800d980:	08011e6c 	.word	0x08011e6c

0800d984 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b082      	sub	sp, #8
 800d988:	af00      	add	r7, sp, #0
 800d98a:	4603      	mov	r3, r0
 800d98c:	6039      	str	r1, [r7, #0]
 800d98e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d990:	683a      	ldr	r2, [r7, #0]
 800d992:	4904      	ldr	r1, [pc, #16]	; (800d9a4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d994:	4804      	ldr	r0, [pc, #16]	; (800d9a8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d996:	f7ff fdc0 	bl	800d51a <USBD_GetString>
  return USBD_StrDesc;
 800d99a:	4b02      	ldr	r3, [pc, #8]	; (800d9a4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	3708      	adds	r7, #8
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}
 800d9a4:	20003f24 	.word	0x20003f24
 800d9a8:	08011e7c 	.word	0x08011e7c

0800d9ac <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b082      	sub	sp, #8
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	6039      	str	r1, [r7, #0]
 800d9b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	221a      	movs	r2, #26
 800d9bc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d9be:	f000 f843 	bl	800da48 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d9c2:	4b02      	ldr	r3, [pc, #8]	; (800d9cc <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	3708      	adds	r7, #8
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	bd80      	pop	{r7, pc}
 800d9cc:	20000178 	.word	0x20000178

0800d9d0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b082      	sub	sp, #8
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	6039      	str	r1, [r7, #0]
 800d9da:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d9dc:	79fb      	ldrb	r3, [r7, #7]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d105      	bne.n	800d9ee <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d9e2:	683a      	ldr	r2, [r7, #0]
 800d9e4:	4907      	ldr	r1, [pc, #28]	; (800da04 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d9e6:	4808      	ldr	r0, [pc, #32]	; (800da08 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d9e8:	f7ff fd97 	bl	800d51a <USBD_GetString>
 800d9ec:	e004      	b.n	800d9f8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d9ee:	683a      	ldr	r2, [r7, #0]
 800d9f0:	4904      	ldr	r1, [pc, #16]	; (800da04 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d9f2:	4805      	ldr	r0, [pc, #20]	; (800da08 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d9f4:	f7ff fd91 	bl	800d51a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d9f8:	4b02      	ldr	r3, [pc, #8]	; (800da04 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	3708      	adds	r7, #8
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}
 800da02:	bf00      	nop
 800da04:	20003f24 	.word	0x20003f24
 800da08:	08011e80 	.word	0x08011e80

0800da0c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b082      	sub	sp, #8
 800da10:	af00      	add	r7, sp, #0
 800da12:	4603      	mov	r3, r0
 800da14:	6039      	str	r1, [r7, #0]
 800da16:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800da18:	79fb      	ldrb	r3, [r7, #7]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d105      	bne.n	800da2a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800da1e:	683a      	ldr	r2, [r7, #0]
 800da20:	4907      	ldr	r1, [pc, #28]	; (800da40 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800da22:	4808      	ldr	r0, [pc, #32]	; (800da44 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800da24:	f7ff fd79 	bl	800d51a <USBD_GetString>
 800da28:	e004      	b.n	800da34 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800da2a:	683a      	ldr	r2, [r7, #0]
 800da2c:	4904      	ldr	r1, [pc, #16]	; (800da40 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800da2e:	4805      	ldr	r0, [pc, #20]	; (800da44 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800da30:	f7ff fd73 	bl	800d51a <USBD_GetString>
  }
  return USBD_StrDesc;
 800da34:	4b02      	ldr	r3, [pc, #8]	; (800da40 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800da36:	4618      	mov	r0, r3
 800da38:	3708      	adds	r7, #8
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}
 800da3e:	bf00      	nop
 800da40:	20003f24 	.word	0x20003f24
 800da44:	08011e8c 	.word	0x08011e8c

0800da48 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b084      	sub	sp, #16
 800da4c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800da4e:	4b0f      	ldr	r3, [pc, #60]	; (800da8c <Get_SerialNum+0x44>)
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800da54:	4b0e      	ldr	r3, [pc, #56]	; (800da90 <Get_SerialNum+0x48>)
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800da5a:	4b0e      	ldr	r3, [pc, #56]	; (800da94 <Get_SerialNum+0x4c>)
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800da60:	68fa      	ldr	r2, [r7, #12]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	4413      	add	r3, r2
 800da66:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d009      	beq.n	800da82 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800da6e:	2208      	movs	r2, #8
 800da70:	4909      	ldr	r1, [pc, #36]	; (800da98 <Get_SerialNum+0x50>)
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	f000 f814 	bl	800daa0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800da78:	2204      	movs	r2, #4
 800da7a:	4908      	ldr	r1, [pc, #32]	; (800da9c <Get_SerialNum+0x54>)
 800da7c:	68b8      	ldr	r0, [r7, #8]
 800da7e:	f000 f80f 	bl	800daa0 <IntToUnicode>
  }
}
 800da82:	bf00      	nop
 800da84:	3710      	adds	r7, #16
 800da86:	46bd      	mov	sp, r7
 800da88:	bd80      	pop	{r7, pc}
 800da8a:	bf00      	nop
 800da8c:	1fff7590 	.word	0x1fff7590
 800da90:	1fff7594 	.word	0x1fff7594
 800da94:	1fff7598 	.word	0x1fff7598
 800da98:	2000017a 	.word	0x2000017a
 800da9c:	2000018a 	.word	0x2000018a

0800daa0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800daa0:	b480      	push	{r7}
 800daa2:	b087      	sub	sp, #28
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	60f8      	str	r0, [r7, #12]
 800daa8:	60b9      	str	r1, [r7, #8]
 800daaa:	4613      	mov	r3, r2
 800daac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800daae:	2300      	movs	r3, #0
 800dab0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dab2:	2300      	movs	r3, #0
 800dab4:	75fb      	strb	r3, [r7, #23]
 800dab6:	e027      	b.n	800db08 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	0f1b      	lsrs	r3, r3, #28
 800dabc:	2b09      	cmp	r3, #9
 800dabe:	d80b      	bhi.n	800dad8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	0f1b      	lsrs	r3, r3, #28
 800dac4:	b2da      	uxtb	r2, r3
 800dac6:	7dfb      	ldrb	r3, [r7, #23]
 800dac8:	005b      	lsls	r3, r3, #1
 800daca:	4619      	mov	r1, r3
 800dacc:	68bb      	ldr	r3, [r7, #8]
 800dace:	440b      	add	r3, r1
 800dad0:	3230      	adds	r2, #48	; 0x30
 800dad2:	b2d2      	uxtb	r2, r2
 800dad4:	701a      	strb	r2, [r3, #0]
 800dad6:	e00a      	b.n	800daee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	0f1b      	lsrs	r3, r3, #28
 800dadc:	b2da      	uxtb	r2, r3
 800dade:	7dfb      	ldrb	r3, [r7, #23]
 800dae0:	005b      	lsls	r3, r3, #1
 800dae2:	4619      	mov	r1, r3
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	440b      	add	r3, r1
 800dae8:	3237      	adds	r2, #55	; 0x37
 800daea:	b2d2      	uxtb	r2, r2
 800daec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	011b      	lsls	r3, r3, #4
 800daf2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800daf4:	7dfb      	ldrb	r3, [r7, #23]
 800daf6:	005b      	lsls	r3, r3, #1
 800daf8:	3301      	adds	r3, #1
 800dafa:	68ba      	ldr	r2, [r7, #8]
 800dafc:	4413      	add	r3, r2
 800dafe:	2200      	movs	r2, #0
 800db00:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800db02:	7dfb      	ldrb	r3, [r7, #23]
 800db04:	3301      	adds	r3, #1
 800db06:	75fb      	strb	r3, [r7, #23]
 800db08:	7dfa      	ldrb	r2, [r7, #23]
 800db0a:	79fb      	ldrb	r3, [r7, #7]
 800db0c:	429a      	cmp	r2, r3
 800db0e:	d3d3      	bcc.n	800dab8 <IntToUnicode+0x18>
  }
}
 800db10:	bf00      	nop
 800db12:	bf00      	nop
 800db14:	371c      	adds	r7, #28
 800db16:	46bd      	mov	sp, r7
 800db18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db1c:	4770      	bx	lr
	...

0800db20 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b098      	sub	sp, #96	; 0x60
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800db28:	f107 030c 	add.w	r3, r7, #12
 800db2c:	2254      	movs	r2, #84	; 0x54
 800db2e:	2100      	movs	r1, #0
 800db30:	4618      	mov	r0, r3
 800db32:	f001 f91c 	bl	800ed6e <memset>
  if(pcdHandle->Instance==USB)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	4a19      	ldr	r2, [pc, #100]	; (800dba0 <HAL_PCD_MspInit+0x80>)
 800db3c:	4293      	cmp	r3, r2
 800db3e:	d12a      	bne.n	800db96 <HAL_PCD_MspInit+0x76>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800db40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800db44:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800db46:	2300      	movs	r3, #0
 800db48:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800db4a:	f107 030c 	add.w	r3, r7, #12
 800db4e:	4618      	mov	r0, r3
 800db50:	f7fa fdf4 	bl	800873c <HAL_RCCEx_PeriphCLKConfig>
 800db54:	4603      	mov	r3, r0
 800db56:	2b00      	cmp	r3, #0
 800db58:	d001      	beq.n	800db5e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800db5a:	f7f4 f9e9 	bl	8001f30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800db5e:	4b11      	ldr	r3, [pc, #68]	; (800dba4 <HAL_PCD_MspInit+0x84>)
 800db60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db62:	4a10      	ldr	r2, [pc, #64]	; (800dba4 <HAL_PCD_MspInit+0x84>)
 800db64:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800db68:	6593      	str	r3, [r2, #88]	; 0x58
 800db6a:	4b0e      	ldr	r3, [pc, #56]	; (800dba4 <HAL_PCD_MspInit+0x84>)
 800db6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db6e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800db72:	60bb      	str	r3, [r7, #8]
 800db74:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 800db76:	2200      	movs	r2, #0
 800db78:	2100      	movs	r1, #0
 800db7a:	2013      	movs	r0, #19
 800db7c:	f7f6 fd9f 	bl	80046be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 800db80:	2013      	movs	r0, #19
 800db82:	f7f6 fdb6 	bl	80046f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800db86:	2200      	movs	r2, #0
 800db88:	2100      	movs	r1, #0
 800db8a:	2014      	movs	r0, #20
 800db8c:	f7f6 fd97 	bl	80046be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800db90:	2014      	movs	r0, #20
 800db92:	f7f6 fdae 	bl	80046f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800db96:	bf00      	nop
 800db98:	3760      	adds	r7, #96	; 0x60
 800db9a:	46bd      	mov	sp, r7
 800db9c:	bd80      	pop	{r7, pc}
 800db9e:	bf00      	nop
 800dba0:	40005c00 	.word	0x40005c00
 800dba4:	40021000 	.word	0x40021000

0800dba8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b082      	sub	sp, #8
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	; 0x2d8
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f503 7326 	add.w	r3, r3, #664	; 0x298
 800dbbc:	4619      	mov	r1, r3
 800dbbe:	4610      	mov	r0, r2
 800dbc0:	f7fe fd0e 	bl	800c5e0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800dbc4:	bf00      	nop
 800dbc6:	3708      	adds	r7, #8
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	bd80      	pop	{r7, pc}

0800dbcc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b082      	sub	sp, #8
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
 800dbd4:	460b      	mov	r3, r1
 800dbd6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f8d3 02d8 	ldr.w	r0, [r3, #728]	; 0x2d8
 800dbde:	78fa      	ldrb	r2, [r7, #3]
 800dbe0:	6879      	ldr	r1, [r7, #4]
 800dbe2:	4613      	mov	r3, r2
 800dbe4:	009b      	lsls	r3, r3, #2
 800dbe6:	4413      	add	r3, r2
 800dbe8:	00db      	lsls	r3, r3, #3
 800dbea:	440b      	add	r3, r1
 800dbec:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dbf0:	681a      	ldr	r2, [r3, #0]
 800dbf2:	78fb      	ldrb	r3, [r7, #3]
 800dbf4:	4619      	mov	r1, r3
 800dbf6:	f7fe fd48 	bl	800c68a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800dbfa:	bf00      	nop
 800dbfc:	3708      	adds	r7, #8
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	bd80      	pop	{r7, pc}

0800dc02 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc02:	b580      	push	{r7, lr}
 800dc04:	b082      	sub	sp, #8
 800dc06:	af00      	add	r7, sp, #0
 800dc08:	6078      	str	r0, [r7, #4]
 800dc0a:	460b      	mov	r3, r1
 800dc0c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	f8d3 02d8 	ldr.w	r0, [r3, #728]	; 0x2d8
 800dc14:	78fa      	ldrb	r2, [r7, #3]
 800dc16:	6879      	ldr	r1, [r7, #4]
 800dc18:	4613      	mov	r3, r2
 800dc1a:	009b      	lsls	r3, r3, #2
 800dc1c:	4413      	add	r3, r2
 800dc1e:	00db      	lsls	r3, r3, #3
 800dc20:	440b      	add	r3, r1
 800dc22:	3324      	adds	r3, #36	; 0x24
 800dc24:	681a      	ldr	r2, [r3, #0]
 800dc26:	78fb      	ldrb	r3, [r7, #3]
 800dc28:	4619      	mov	r1, r3
 800dc2a:	f7fe fd91 	bl	800c750 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800dc2e:	bf00      	nop
 800dc30:	3708      	adds	r7, #8
 800dc32:	46bd      	mov	sp, r7
 800dc34:	bd80      	pop	{r7, pc}

0800dc36 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc36:	b580      	push	{r7, lr}
 800dc38:	b082      	sub	sp, #8
 800dc3a:	af00      	add	r7, sp, #0
 800dc3c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800dc44:	4618      	mov	r0, r3
 800dc46:	f7fe fea5 	bl	800c994 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800dc4a:	bf00      	nop
 800dc4c:	3708      	adds	r7, #8
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	bd80      	pop	{r7, pc}

0800dc52 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc52:	b580      	push	{r7, lr}
 800dc54:	b084      	sub	sp, #16
 800dc56:	af00      	add	r7, sp, #0
 800dc58:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	795b      	ldrb	r3, [r3, #5]
 800dc62:	2b02      	cmp	r3, #2
 800dc64:	d001      	beq.n	800dc6a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800dc66:	f7f4 f963 	bl	8001f30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800dc70:	7bfa      	ldrb	r2, [r7, #15]
 800dc72:	4611      	mov	r1, r2
 800dc74:	4618      	mov	r0, r3
 800dc76:	f7fe fe4f 	bl	800c918 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800dc80:	4618      	mov	r0, r3
 800dc82:	f7fe fdfb 	bl	800c87c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800dc86:	bf00      	nop
 800dc88:	3710      	adds	r7, #16
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}
	...

0800dc90 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b082      	sub	sp, #8
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800dc9e:	4618      	mov	r0, r3
 800dca0:	f7fe fe4a 	bl	800c938 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	7a5b      	ldrb	r3, [r3, #9]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d005      	beq.n	800dcb8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dcac:	4b04      	ldr	r3, [pc, #16]	; (800dcc0 <HAL_PCD_SuspendCallback+0x30>)
 800dcae:	691b      	ldr	r3, [r3, #16]
 800dcb0:	4a03      	ldr	r2, [pc, #12]	; (800dcc0 <HAL_PCD_SuspendCallback+0x30>)
 800dcb2:	f043 0306 	orr.w	r3, r3, #6
 800dcb6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800dcb8:	bf00      	nop
 800dcba:	3708      	adds	r7, #8
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}
 800dcc0:	e000ed00 	.word	0xe000ed00

0800dcc4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b082      	sub	sp, #8
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	7a5b      	ldrb	r3, [r3, #9]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d007      	beq.n	800dce4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dcd4:	4b08      	ldr	r3, [pc, #32]	; (800dcf8 <HAL_PCD_ResumeCallback+0x34>)
 800dcd6:	691b      	ldr	r3, [r3, #16]
 800dcd8:	4a07      	ldr	r2, [pc, #28]	; (800dcf8 <HAL_PCD_ResumeCallback+0x34>)
 800dcda:	f023 0306 	bic.w	r3, r3, #6
 800dcde:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800dce0:	f000 f9f8 	bl	800e0d4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800dcea:	4618      	mov	r0, r3
 800dcec:	f7fe fe3a 	bl	800c964 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800dcf0:	bf00      	nop
 800dcf2:	3708      	adds	r7, #8
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	bd80      	pop	{r7, pc}
 800dcf8:	e000ed00 	.word	0xe000ed00

0800dcfc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b082      	sub	sp, #8
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800dd04:	4a2b      	ldr	r2, [pc, #172]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	f8c2 32d8 	str.w	r3, [r2, #728]	; 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	4a29      	ldr	r2, [pc, #164]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd10:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 800dd14:	4b27      	ldr	r3, [pc, #156]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd16:	4a28      	ldr	r2, [pc, #160]	; (800ddb8 <USBD_LL_Init+0xbc>)
 800dd18:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800dd1a:	4b26      	ldr	r3, [pc, #152]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd1c:	2208      	movs	r2, #8
 800dd1e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800dd20:	4b24      	ldr	r3, [pc, #144]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd22:	2202      	movs	r2, #2
 800dd24:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800dd26:	4b23      	ldr	r3, [pc, #140]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd28:	2202      	movs	r2, #2
 800dd2a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800dd2c:	4b21      	ldr	r3, [pc, #132]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd2e:	2200      	movs	r2, #0
 800dd30:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800dd32:	4b20      	ldr	r3, [pc, #128]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd34:	2200      	movs	r2, #0
 800dd36:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800dd38:	4b1e      	ldr	r3, [pc, #120]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800dd3e:	4b1d      	ldr	r3, [pc, #116]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd40:	2200      	movs	r2, #0
 800dd42:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800dd44:	481b      	ldr	r0, [pc, #108]	; (800ddb4 <USBD_LL_Init+0xb8>)
 800dd46:	f7f8 fa0e 	bl	8006166 <HAL_PCD_Init>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d001      	beq.n	800dd54 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800dd50:	f7f4 f8ee 	bl	8001f30 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dd5a:	2318      	movs	r3, #24
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	2100      	movs	r1, #0
 800dd60:	f7f9 fec8 	bl	8007af4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dd6a:	2358      	movs	r3, #88	; 0x58
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	2180      	movs	r1, #128	; 0x80
 800dd70:	f7f9 fec0 	bl	8007af4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dd7a:	23c0      	movs	r3, #192	; 0xc0
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	2181      	movs	r1, #129	; 0x81
 800dd80:	f7f9 feb8 	bl	8007af4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dd8a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800dd8e:	2200      	movs	r2, #0
 800dd90:	2101      	movs	r1, #1
 800dd92:	f7f9 feaf 	bl	8007af4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dd9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dda0:	2200      	movs	r2, #0
 800dda2:	2182      	movs	r1, #130	; 0x82
 800dda4:	f7f9 fea6 	bl	8007af4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800dda8:	2300      	movs	r3, #0
}
 800ddaa:	4618      	mov	r0, r3
 800ddac:	3708      	adds	r7, #8
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	bd80      	pop	{r7, pc}
 800ddb2:	bf00      	nop
 800ddb4:	20004124 	.word	0x20004124
 800ddb8:	40005c00 	.word	0x40005c00

0800ddbc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b084      	sub	sp, #16
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddc8:	2300      	movs	r3, #0
 800ddca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f7f8 fa95 	bl	8006302 <HAL_PCD_Start>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dddc:	7bfb      	ldrb	r3, [r7, #15]
 800ddde:	4618      	mov	r0, r3
 800dde0:	f000 f97e 	bl	800e0e0 <USBD_Get_USB_Status>
 800dde4:	4603      	mov	r3, r0
 800dde6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dde8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ddea:	4618      	mov	r0, r3
 800ddec:	3710      	adds	r7, #16
 800ddee:	46bd      	mov	sp, r7
 800ddf0:	bd80      	pop	{r7, pc}

0800ddf2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ddf2:	b580      	push	{r7, lr}
 800ddf4:	b084      	sub	sp, #16
 800ddf6:	af00      	add	r7, sp, #0
 800ddf8:	6078      	str	r0, [r7, #4]
 800ddfa:	4608      	mov	r0, r1
 800ddfc:	4611      	mov	r1, r2
 800ddfe:	461a      	mov	r2, r3
 800de00:	4603      	mov	r3, r0
 800de02:	70fb      	strb	r3, [r7, #3]
 800de04:	460b      	mov	r3, r1
 800de06:	70bb      	strb	r3, [r7, #2]
 800de08:	4613      	mov	r3, r2
 800de0a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de0c:	2300      	movs	r3, #0
 800de0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de10:	2300      	movs	r3, #0
 800de12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800de1a:	78bb      	ldrb	r3, [r7, #2]
 800de1c:	883a      	ldrh	r2, [r7, #0]
 800de1e:	78f9      	ldrb	r1, [r7, #3]
 800de20:	f7f8 fbdc 	bl	80065dc <HAL_PCD_EP_Open>
 800de24:	4603      	mov	r3, r0
 800de26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de28:	7bfb      	ldrb	r3, [r7, #15]
 800de2a:	4618      	mov	r0, r3
 800de2c:	f000 f958 	bl	800e0e0 <USBD_Get_USB_Status>
 800de30:	4603      	mov	r3, r0
 800de32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de34:	7bbb      	ldrb	r3, [r7, #14]
}
 800de36:	4618      	mov	r0, r3
 800de38:	3710      	adds	r7, #16
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}

0800de3e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de3e:	b580      	push	{r7, lr}
 800de40:	b084      	sub	sp, #16
 800de42:	af00      	add	r7, sp, #0
 800de44:	6078      	str	r0, [r7, #4]
 800de46:	460b      	mov	r3, r1
 800de48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de4a:	2300      	movs	r3, #0
 800de4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de4e:	2300      	movs	r3, #0
 800de50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800de58:	78fa      	ldrb	r2, [r7, #3]
 800de5a:	4611      	mov	r1, r2
 800de5c:	4618      	mov	r0, r3
 800de5e:	f7f8 fc1a 	bl	8006696 <HAL_PCD_EP_Close>
 800de62:	4603      	mov	r3, r0
 800de64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de66:	7bfb      	ldrb	r3, [r7, #15]
 800de68:	4618      	mov	r0, r3
 800de6a:	f000 f939 	bl	800e0e0 <USBD_Get_USB_Status>
 800de6e:	4603      	mov	r3, r0
 800de70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de72:	7bbb      	ldrb	r3, [r7, #14]
}
 800de74:	4618      	mov	r0, r3
 800de76:	3710      	adds	r7, #16
 800de78:	46bd      	mov	sp, r7
 800de7a:	bd80      	pop	{r7, pc}

0800de7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b084      	sub	sp, #16
 800de80:	af00      	add	r7, sp, #0
 800de82:	6078      	str	r0, [r7, #4]
 800de84:	460b      	mov	r3, r1
 800de86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de88:	2300      	movs	r3, #0
 800de8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de8c:	2300      	movs	r3, #0
 800de8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800de96:	78fa      	ldrb	r2, [r7, #3]
 800de98:	4611      	mov	r1, r2
 800de9a:	4618      	mov	r0, r3
 800de9c:	f7f8 fcc3 	bl	8006826 <HAL_PCD_EP_SetStall>
 800dea0:	4603      	mov	r3, r0
 800dea2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dea4:	7bfb      	ldrb	r3, [r7, #15]
 800dea6:	4618      	mov	r0, r3
 800dea8:	f000 f91a 	bl	800e0e0 <USBD_Get_USB_Status>
 800deac:	4603      	mov	r3, r0
 800deae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800deb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	3710      	adds	r7, #16
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}

0800deba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800deba:	b580      	push	{r7, lr}
 800debc:	b084      	sub	sp, #16
 800debe:	af00      	add	r7, sp, #0
 800dec0:	6078      	str	r0, [r7, #4]
 800dec2:	460b      	mov	r3, r1
 800dec4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dec6:	2300      	movs	r3, #0
 800dec8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800deca:	2300      	movs	r3, #0
 800decc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ded4:	78fa      	ldrb	r2, [r7, #3]
 800ded6:	4611      	mov	r1, r2
 800ded8:	4618      	mov	r0, r3
 800deda:	f7f8 fcf6 	bl	80068ca <HAL_PCD_EP_ClrStall>
 800dede:	4603      	mov	r3, r0
 800dee0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dee2:	7bfb      	ldrb	r3, [r7, #15]
 800dee4:	4618      	mov	r0, r3
 800dee6:	f000 f8fb 	bl	800e0e0 <USBD_Get_USB_Status>
 800deea:	4603      	mov	r3, r0
 800deec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800deee:	7bbb      	ldrb	r3, [r7, #14]
}
 800def0:	4618      	mov	r0, r3
 800def2:	3710      	adds	r7, #16
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}

0800def8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800def8:	b480      	push	{r7}
 800defa:	b085      	sub	sp, #20
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
 800df00:	460b      	mov	r3, r1
 800df02:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800df0a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800df0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800df10:	2b00      	cmp	r3, #0
 800df12:	da0b      	bge.n	800df2c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800df14:	78fb      	ldrb	r3, [r7, #3]
 800df16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800df1a:	68f9      	ldr	r1, [r7, #12]
 800df1c:	4613      	mov	r3, r2
 800df1e:	009b      	lsls	r3, r3, #2
 800df20:	4413      	add	r3, r2
 800df22:	00db      	lsls	r3, r3, #3
 800df24:	440b      	add	r3, r1
 800df26:	3312      	adds	r3, #18
 800df28:	781b      	ldrb	r3, [r3, #0]
 800df2a:	e00b      	b.n	800df44 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800df2c:	78fb      	ldrb	r3, [r7, #3]
 800df2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800df32:	68f9      	ldr	r1, [r7, #12]
 800df34:	4613      	mov	r3, r2
 800df36:	009b      	lsls	r3, r3, #2
 800df38:	4413      	add	r3, r2
 800df3a:	00db      	lsls	r3, r3, #3
 800df3c:	440b      	add	r3, r1
 800df3e:	f503 73a9 	add.w	r3, r3, #338	; 0x152
 800df42:	781b      	ldrb	r3, [r3, #0]
  }
}
 800df44:	4618      	mov	r0, r3
 800df46:	3714      	adds	r7, #20
 800df48:	46bd      	mov	sp, r7
 800df4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4e:	4770      	bx	lr

0800df50 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b084      	sub	sp, #16
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
 800df58:	460b      	mov	r3, r1
 800df5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df5c:	2300      	movs	r3, #0
 800df5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df60:	2300      	movs	r3, #0
 800df62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800df6a:	78fa      	ldrb	r2, [r7, #3]
 800df6c:	4611      	mov	r1, r2
 800df6e:	4618      	mov	r0, r3
 800df70:	f7f8 fb10 	bl	8006594 <HAL_PCD_SetAddress>
 800df74:	4603      	mov	r3, r0
 800df76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800df78:	7bfb      	ldrb	r3, [r7, #15]
 800df7a:	4618      	mov	r0, r3
 800df7c:	f000 f8b0 	bl	800e0e0 <USBD_Get_USB_Status>
 800df80:	4603      	mov	r3, r0
 800df82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df84:	7bbb      	ldrb	r3, [r7, #14]
}
 800df86:	4618      	mov	r0, r3
 800df88:	3710      	adds	r7, #16
 800df8a:	46bd      	mov	sp, r7
 800df8c:	bd80      	pop	{r7, pc}

0800df8e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800df8e:	b580      	push	{r7, lr}
 800df90:	b086      	sub	sp, #24
 800df92:	af00      	add	r7, sp, #0
 800df94:	60f8      	str	r0, [r7, #12]
 800df96:	607a      	str	r2, [r7, #4]
 800df98:	603b      	str	r3, [r7, #0]
 800df9a:	460b      	mov	r3, r1
 800df9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df9e:	2300      	movs	r3, #0
 800dfa0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dfac:	7af9      	ldrb	r1, [r7, #11]
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	687a      	ldr	r2, [r7, #4]
 800dfb2:	f7f8 fc01 	bl	80067b8 <HAL_PCD_EP_Transmit>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dfba:	7dfb      	ldrb	r3, [r7, #23]
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	f000 f88f 	bl	800e0e0 <USBD_Get_USB_Status>
 800dfc2:	4603      	mov	r3, r0
 800dfc4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dfc6:	7dbb      	ldrb	r3, [r7, #22]
}
 800dfc8:	4618      	mov	r0, r3
 800dfca:	3718      	adds	r7, #24
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	bd80      	pop	{r7, pc}

0800dfd0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b086      	sub	sp, #24
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	60f8      	str	r0, [r7, #12]
 800dfd8:	607a      	str	r2, [r7, #4]
 800dfda:	603b      	str	r3, [r7, #0]
 800dfdc:	460b      	mov	r3, r1
 800dfde:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dfee:	7af9      	ldrb	r1, [r7, #11]
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	687a      	ldr	r2, [r7, #4]
 800dff4:	f7f8 fb97 	bl	8006726 <HAL_PCD_EP_Receive>
 800dff8:	4603      	mov	r3, r0
 800dffa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dffc:	7dfb      	ldrb	r3, [r7, #23]
 800dffe:	4618      	mov	r0, r3
 800e000:	f000 f86e 	bl	800e0e0 <USBD_Get_USB_Status>
 800e004:	4603      	mov	r3, r0
 800e006:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e008:	7dbb      	ldrb	r3, [r7, #22]
}
 800e00a:	4618      	mov	r0, r3
 800e00c:	3718      	adds	r7, #24
 800e00e:	46bd      	mov	sp, r7
 800e010:	bd80      	pop	{r7, pc}

0800e012 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e012:	b580      	push	{r7, lr}
 800e014:	b082      	sub	sp, #8
 800e016:	af00      	add	r7, sp, #0
 800e018:	6078      	str	r0, [r7, #4]
 800e01a:	460b      	mov	r3, r1
 800e01c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e024:	78fa      	ldrb	r2, [r7, #3]
 800e026:	4611      	mov	r1, r2
 800e028:	4618      	mov	r0, r3
 800e02a:	f7f8 fbad 	bl	8006788 <HAL_PCD_EP_GetRxCount>
 800e02e:	4603      	mov	r3, r0
}
 800e030:	4618      	mov	r0, r3
 800e032:	3708      	adds	r7, #8
 800e034:	46bd      	mov	sp, r7
 800e036:	bd80      	pop	{r7, pc}

0800e038 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b082      	sub	sp, #8
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	460b      	mov	r3, r1
 800e042:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e044:	78fb      	ldrb	r3, [r7, #3]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d002      	beq.n	800e050 <HAL_PCDEx_LPM_Callback+0x18>
 800e04a:	2b01      	cmp	r3, #1
 800e04c:	d013      	beq.n	800e076 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e04e:	e023      	b.n	800e098 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	7a5b      	ldrb	r3, [r3, #9]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d007      	beq.n	800e068 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e058:	f000 f83c 	bl	800e0d4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e05c:	4b10      	ldr	r3, [pc, #64]	; (800e0a0 <HAL_PCDEx_LPM_Callback+0x68>)
 800e05e:	691b      	ldr	r3, [r3, #16]
 800e060:	4a0f      	ldr	r2, [pc, #60]	; (800e0a0 <HAL_PCDEx_LPM_Callback+0x68>)
 800e062:	f023 0306 	bic.w	r3, r3, #6
 800e066:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800e06e:	4618      	mov	r0, r3
 800e070:	f7fe fc78 	bl	800c964 <USBD_LL_Resume>
    break;
 800e074:	e010      	b.n	800e098 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800e07c:	4618      	mov	r0, r3
 800e07e:	f7fe fc5b 	bl	800c938 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	7a5b      	ldrb	r3, [r3, #9]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d005      	beq.n	800e096 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e08a:	4b05      	ldr	r3, [pc, #20]	; (800e0a0 <HAL_PCDEx_LPM_Callback+0x68>)
 800e08c:	691b      	ldr	r3, [r3, #16]
 800e08e:	4a04      	ldr	r2, [pc, #16]	; (800e0a0 <HAL_PCDEx_LPM_Callback+0x68>)
 800e090:	f043 0306 	orr.w	r3, r3, #6
 800e094:	6113      	str	r3, [r2, #16]
    break;
 800e096:	bf00      	nop
}
 800e098:	bf00      	nop
 800e09a:	3708      	adds	r7, #8
 800e09c:	46bd      	mov	sp, r7
 800e09e:	bd80      	pop	{r7, pc}
 800e0a0:	e000ed00 	.word	0xe000ed00

0800e0a4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e0a4:	b480      	push	{r7}
 800e0a6:	b083      	sub	sp, #12
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e0ac:	4b03      	ldr	r3, [pc, #12]	; (800e0bc <USBD_static_malloc+0x18>)
}
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	370c      	adds	r7, #12
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b8:	4770      	bx	lr
 800e0ba:	bf00      	nop
 800e0bc:	20004400 	.word	0x20004400

0800e0c0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	b083      	sub	sp, #12
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]

}
 800e0c8:	bf00      	nop
 800e0ca:	370c      	adds	r7, #12
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d2:	4770      	bx	lr

0800e0d4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e0d8:	f7f2 fe7a 	bl	8000dd0 <SystemClock_Config>
}
 800e0dc:	bf00      	nop
 800e0de:	bd80      	pop	{r7, pc}

0800e0e0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e0e0:	b480      	push	{r7}
 800e0e2:	b085      	sub	sp, #20
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e0ee:	79fb      	ldrb	r3, [r7, #7]
 800e0f0:	2b03      	cmp	r3, #3
 800e0f2:	d817      	bhi.n	800e124 <USBD_Get_USB_Status+0x44>
 800e0f4:	a201      	add	r2, pc, #4	; (adr r2, 800e0fc <USBD_Get_USB_Status+0x1c>)
 800e0f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0fa:	bf00      	nop
 800e0fc:	0800e10d 	.word	0x0800e10d
 800e100:	0800e113 	.word	0x0800e113
 800e104:	0800e119 	.word	0x0800e119
 800e108:	0800e11f 	.word	0x0800e11f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e10c:	2300      	movs	r3, #0
 800e10e:	73fb      	strb	r3, [r7, #15]
    break;
 800e110:	e00b      	b.n	800e12a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e112:	2303      	movs	r3, #3
 800e114:	73fb      	strb	r3, [r7, #15]
    break;
 800e116:	e008      	b.n	800e12a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e118:	2301      	movs	r3, #1
 800e11a:	73fb      	strb	r3, [r7, #15]
    break;
 800e11c:	e005      	b.n	800e12a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e11e:	2303      	movs	r3, #3
 800e120:	73fb      	strb	r3, [r7, #15]
    break;
 800e122:	e002      	b.n	800e12a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e124:	2303      	movs	r3, #3
 800e126:	73fb      	strb	r3, [r7, #15]
    break;
 800e128:	bf00      	nop
  }
  return usb_status;
 800e12a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e12c:	4618      	mov	r0, r3
 800e12e:	3714      	adds	r7, #20
 800e130:	46bd      	mov	sp, r7
 800e132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e136:	4770      	bx	lr

0800e138 <atoi>:
 800e138:	220a      	movs	r2, #10
 800e13a:	2100      	movs	r1, #0
 800e13c:	f000 b882 	b.w	800e244 <strtol>

0800e140 <_strtol_l.constprop.0>:
 800e140:	2b01      	cmp	r3, #1
 800e142:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e146:	d001      	beq.n	800e14c <_strtol_l.constprop.0+0xc>
 800e148:	2b24      	cmp	r3, #36	; 0x24
 800e14a:	d906      	bls.n	800e15a <_strtol_l.constprop.0+0x1a>
 800e14c:	f000 fe74 	bl	800ee38 <__errno>
 800e150:	2316      	movs	r3, #22
 800e152:	6003      	str	r3, [r0, #0]
 800e154:	2000      	movs	r0, #0
 800e156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e15a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e240 <_strtol_l.constprop.0+0x100>
 800e15e:	460d      	mov	r5, r1
 800e160:	462e      	mov	r6, r5
 800e162:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e166:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800e16a:	f017 0708 	ands.w	r7, r7, #8
 800e16e:	d1f7      	bne.n	800e160 <_strtol_l.constprop.0+0x20>
 800e170:	2c2d      	cmp	r4, #45	; 0x2d
 800e172:	d132      	bne.n	800e1da <_strtol_l.constprop.0+0x9a>
 800e174:	782c      	ldrb	r4, [r5, #0]
 800e176:	2701      	movs	r7, #1
 800e178:	1cb5      	adds	r5, r6, #2
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d05b      	beq.n	800e236 <_strtol_l.constprop.0+0xf6>
 800e17e:	2b10      	cmp	r3, #16
 800e180:	d109      	bne.n	800e196 <_strtol_l.constprop.0+0x56>
 800e182:	2c30      	cmp	r4, #48	; 0x30
 800e184:	d107      	bne.n	800e196 <_strtol_l.constprop.0+0x56>
 800e186:	782c      	ldrb	r4, [r5, #0]
 800e188:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e18c:	2c58      	cmp	r4, #88	; 0x58
 800e18e:	d14d      	bne.n	800e22c <_strtol_l.constprop.0+0xec>
 800e190:	786c      	ldrb	r4, [r5, #1]
 800e192:	2310      	movs	r3, #16
 800e194:	3502      	adds	r5, #2
 800e196:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800e19a:	f108 38ff 	add.w	r8, r8, #4294967295
 800e19e:	f04f 0e00 	mov.w	lr, #0
 800e1a2:	fbb8 f9f3 	udiv	r9, r8, r3
 800e1a6:	4676      	mov	r6, lr
 800e1a8:	fb03 8a19 	mls	sl, r3, r9, r8
 800e1ac:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e1b0:	f1bc 0f09 	cmp.w	ip, #9
 800e1b4:	d816      	bhi.n	800e1e4 <_strtol_l.constprop.0+0xa4>
 800e1b6:	4664      	mov	r4, ip
 800e1b8:	42a3      	cmp	r3, r4
 800e1ba:	dd24      	ble.n	800e206 <_strtol_l.constprop.0+0xc6>
 800e1bc:	f1be 3fff 	cmp.w	lr, #4294967295
 800e1c0:	d008      	beq.n	800e1d4 <_strtol_l.constprop.0+0x94>
 800e1c2:	45b1      	cmp	r9, r6
 800e1c4:	d31c      	bcc.n	800e200 <_strtol_l.constprop.0+0xc0>
 800e1c6:	d101      	bne.n	800e1cc <_strtol_l.constprop.0+0x8c>
 800e1c8:	45a2      	cmp	sl, r4
 800e1ca:	db19      	blt.n	800e200 <_strtol_l.constprop.0+0xc0>
 800e1cc:	fb06 4603 	mla	r6, r6, r3, r4
 800e1d0:	f04f 0e01 	mov.w	lr, #1
 800e1d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e1d8:	e7e8      	b.n	800e1ac <_strtol_l.constprop.0+0x6c>
 800e1da:	2c2b      	cmp	r4, #43	; 0x2b
 800e1dc:	bf04      	itt	eq
 800e1de:	782c      	ldrbeq	r4, [r5, #0]
 800e1e0:	1cb5      	addeq	r5, r6, #2
 800e1e2:	e7ca      	b.n	800e17a <_strtol_l.constprop.0+0x3a>
 800e1e4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e1e8:	f1bc 0f19 	cmp.w	ip, #25
 800e1ec:	d801      	bhi.n	800e1f2 <_strtol_l.constprop.0+0xb2>
 800e1ee:	3c37      	subs	r4, #55	; 0x37
 800e1f0:	e7e2      	b.n	800e1b8 <_strtol_l.constprop.0+0x78>
 800e1f2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e1f6:	f1bc 0f19 	cmp.w	ip, #25
 800e1fa:	d804      	bhi.n	800e206 <_strtol_l.constprop.0+0xc6>
 800e1fc:	3c57      	subs	r4, #87	; 0x57
 800e1fe:	e7db      	b.n	800e1b8 <_strtol_l.constprop.0+0x78>
 800e200:	f04f 3eff 	mov.w	lr, #4294967295
 800e204:	e7e6      	b.n	800e1d4 <_strtol_l.constprop.0+0x94>
 800e206:	f1be 3fff 	cmp.w	lr, #4294967295
 800e20a:	d105      	bne.n	800e218 <_strtol_l.constprop.0+0xd8>
 800e20c:	2322      	movs	r3, #34	; 0x22
 800e20e:	6003      	str	r3, [r0, #0]
 800e210:	4646      	mov	r6, r8
 800e212:	b942      	cbnz	r2, 800e226 <_strtol_l.constprop.0+0xe6>
 800e214:	4630      	mov	r0, r6
 800e216:	e79e      	b.n	800e156 <_strtol_l.constprop.0+0x16>
 800e218:	b107      	cbz	r7, 800e21c <_strtol_l.constprop.0+0xdc>
 800e21a:	4276      	negs	r6, r6
 800e21c:	2a00      	cmp	r2, #0
 800e21e:	d0f9      	beq.n	800e214 <_strtol_l.constprop.0+0xd4>
 800e220:	f1be 0f00 	cmp.w	lr, #0
 800e224:	d000      	beq.n	800e228 <_strtol_l.constprop.0+0xe8>
 800e226:	1e69      	subs	r1, r5, #1
 800e228:	6011      	str	r1, [r2, #0]
 800e22a:	e7f3      	b.n	800e214 <_strtol_l.constprop.0+0xd4>
 800e22c:	2430      	movs	r4, #48	; 0x30
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d1b1      	bne.n	800e196 <_strtol_l.constprop.0+0x56>
 800e232:	2308      	movs	r3, #8
 800e234:	e7af      	b.n	800e196 <_strtol_l.constprop.0+0x56>
 800e236:	2c30      	cmp	r4, #48	; 0x30
 800e238:	d0a5      	beq.n	800e186 <_strtol_l.constprop.0+0x46>
 800e23a:	230a      	movs	r3, #10
 800e23c:	e7ab      	b.n	800e196 <_strtol_l.constprop.0+0x56>
 800e23e:	bf00      	nop
 800e240:	08012039 	.word	0x08012039

0800e244 <strtol>:
 800e244:	4613      	mov	r3, r2
 800e246:	460a      	mov	r2, r1
 800e248:	4601      	mov	r1, r0
 800e24a:	4802      	ldr	r0, [pc, #8]	; (800e254 <strtol+0x10>)
 800e24c:	6800      	ldr	r0, [r0, #0]
 800e24e:	f7ff bf77 	b.w	800e140 <_strtol_l.constprop.0>
 800e252:	bf00      	nop
 800e254:	200001ec 	.word	0x200001ec

0800e258 <__cvt>:
 800e258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e25c:	ec55 4b10 	vmov	r4, r5, d0
 800e260:	2d00      	cmp	r5, #0
 800e262:	460e      	mov	r6, r1
 800e264:	4619      	mov	r1, r3
 800e266:	462b      	mov	r3, r5
 800e268:	bfbb      	ittet	lt
 800e26a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e26e:	461d      	movlt	r5, r3
 800e270:	2300      	movge	r3, #0
 800e272:	232d      	movlt	r3, #45	; 0x2d
 800e274:	700b      	strb	r3, [r1, #0]
 800e276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e278:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e27c:	4691      	mov	r9, r2
 800e27e:	f023 0820 	bic.w	r8, r3, #32
 800e282:	bfbc      	itt	lt
 800e284:	4622      	movlt	r2, r4
 800e286:	4614      	movlt	r4, r2
 800e288:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e28c:	d005      	beq.n	800e29a <__cvt+0x42>
 800e28e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e292:	d100      	bne.n	800e296 <__cvt+0x3e>
 800e294:	3601      	adds	r6, #1
 800e296:	2102      	movs	r1, #2
 800e298:	e000      	b.n	800e29c <__cvt+0x44>
 800e29a:	2103      	movs	r1, #3
 800e29c:	ab03      	add	r3, sp, #12
 800e29e:	9301      	str	r3, [sp, #4]
 800e2a0:	ab02      	add	r3, sp, #8
 800e2a2:	9300      	str	r3, [sp, #0]
 800e2a4:	ec45 4b10 	vmov	d0, r4, r5
 800e2a8:	4653      	mov	r3, sl
 800e2aa:	4632      	mov	r2, r6
 800e2ac:	f000 fe88 	bl	800efc0 <_dtoa_r>
 800e2b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e2b4:	4607      	mov	r7, r0
 800e2b6:	d102      	bne.n	800e2be <__cvt+0x66>
 800e2b8:	f019 0f01 	tst.w	r9, #1
 800e2bc:	d022      	beq.n	800e304 <__cvt+0xac>
 800e2be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e2c2:	eb07 0906 	add.w	r9, r7, r6
 800e2c6:	d110      	bne.n	800e2ea <__cvt+0x92>
 800e2c8:	783b      	ldrb	r3, [r7, #0]
 800e2ca:	2b30      	cmp	r3, #48	; 0x30
 800e2cc:	d10a      	bne.n	800e2e4 <__cvt+0x8c>
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	4620      	mov	r0, r4
 800e2d4:	4629      	mov	r1, r5
 800e2d6:	f7f2 fc2f 	bl	8000b38 <__aeabi_dcmpeq>
 800e2da:	b918      	cbnz	r0, 800e2e4 <__cvt+0x8c>
 800e2dc:	f1c6 0601 	rsb	r6, r6, #1
 800e2e0:	f8ca 6000 	str.w	r6, [sl]
 800e2e4:	f8da 3000 	ldr.w	r3, [sl]
 800e2e8:	4499      	add	r9, r3
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	4620      	mov	r0, r4
 800e2f0:	4629      	mov	r1, r5
 800e2f2:	f7f2 fc21 	bl	8000b38 <__aeabi_dcmpeq>
 800e2f6:	b108      	cbz	r0, 800e2fc <__cvt+0xa4>
 800e2f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800e2fc:	2230      	movs	r2, #48	; 0x30
 800e2fe:	9b03      	ldr	r3, [sp, #12]
 800e300:	454b      	cmp	r3, r9
 800e302:	d307      	bcc.n	800e314 <__cvt+0xbc>
 800e304:	9b03      	ldr	r3, [sp, #12]
 800e306:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e308:	1bdb      	subs	r3, r3, r7
 800e30a:	4638      	mov	r0, r7
 800e30c:	6013      	str	r3, [r2, #0]
 800e30e:	b004      	add	sp, #16
 800e310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e314:	1c59      	adds	r1, r3, #1
 800e316:	9103      	str	r1, [sp, #12]
 800e318:	701a      	strb	r2, [r3, #0]
 800e31a:	e7f0      	b.n	800e2fe <__cvt+0xa6>

0800e31c <__exponent>:
 800e31c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e31e:	4603      	mov	r3, r0
 800e320:	2900      	cmp	r1, #0
 800e322:	bfb8      	it	lt
 800e324:	4249      	neglt	r1, r1
 800e326:	f803 2b02 	strb.w	r2, [r3], #2
 800e32a:	bfb4      	ite	lt
 800e32c:	222d      	movlt	r2, #45	; 0x2d
 800e32e:	222b      	movge	r2, #43	; 0x2b
 800e330:	2909      	cmp	r1, #9
 800e332:	7042      	strb	r2, [r0, #1]
 800e334:	dd2a      	ble.n	800e38c <__exponent+0x70>
 800e336:	f10d 0207 	add.w	r2, sp, #7
 800e33a:	4617      	mov	r7, r2
 800e33c:	260a      	movs	r6, #10
 800e33e:	4694      	mov	ip, r2
 800e340:	fb91 f5f6 	sdiv	r5, r1, r6
 800e344:	fb06 1415 	mls	r4, r6, r5, r1
 800e348:	3430      	adds	r4, #48	; 0x30
 800e34a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800e34e:	460c      	mov	r4, r1
 800e350:	2c63      	cmp	r4, #99	; 0x63
 800e352:	f102 32ff 	add.w	r2, r2, #4294967295
 800e356:	4629      	mov	r1, r5
 800e358:	dcf1      	bgt.n	800e33e <__exponent+0x22>
 800e35a:	3130      	adds	r1, #48	; 0x30
 800e35c:	f1ac 0402 	sub.w	r4, ip, #2
 800e360:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e364:	1c41      	adds	r1, r0, #1
 800e366:	4622      	mov	r2, r4
 800e368:	42ba      	cmp	r2, r7
 800e36a:	d30a      	bcc.n	800e382 <__exponent+0x66>
 800e36c:	f10d 0209 	add.w	r2, sp, #9
 800e370:	eba2 020c 	sub.w	r2, r2, ip
 800e374:	42bc      	cmp	r4, r7
 800e376:	bf88      	it	hi
 800e378:	2200      	movhi	r2, #0
 800e37a:	4413      	add	r3, r2
 800e37c:	1a18      	subs	r0, r3, r0
 800e37e:	b003      	add	sp, #12
 800e380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e382:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e386:	f801 5f01 	strb.w	r5, [r1, #1]!
 800e38a:	e7ed      	b.n	800e368 <__exponent+0x4c>
 800e38c:	2330      	movs	r3, #48	; 0x30
 800e38e:	3130      	adds	r1, #48	; 0x30
 800e390:	7083      	strb	r3, [r0, #2]
 800e392:	70c1      	strb	r1, [r0, #3]
 800e394:	1d03      	adds	r3, r0, #4
 800e396:	e7f1      	b.n	800e37c <__exponent+0x60>

0800e398 <_printf_float>:
 800e398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e39c:	ed2d 8b02 	vpush	{d8}
 800e3a0:	b08d      	sub	sp, #52	; 0x34
 800e3a2:	460c      	mov	r4, r1
 800e3a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e3a8:	4616      	mov	r6, r2
 800e3aa:	461f      	mov	r7, r3
 800e3ac:	4605      	mov	r5, r0
 800e3ae:	f000 fcf9 	bl	800eda4 <_localeconv_r>
 800e3b2:	f8d0 a000 	ldr.w	sl, [r0]
 800e3b6:	4650      	mov	r0, sl
 800e3b8:	f7f1 ff92 	bl	80002e0 <strlen>
 800e3bc:	2300      	movs	r3, #0
 800e3be:	930a      	str	r3, [sp, #40]	; 0x28
 800e3c0:	6823      	ldr	r3, [r4, #0]
 800e3c2:	9305      	str	r3, [sp, #20]
 800e3c4:	f8d8 3000 	ldr.w	r3, [r8]
 800e3c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e3cc:	3307      	adds	r3, #7
 800e3ce:	f023 0307 	bic.w	r3, r3, #7
 800e3d2:	f103 0208 	add.w	r2, r3, #8
 800e3d6:	f8c8 2000 	str.w	r2, [r8]
 800e3da:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e3de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e3e2:	9307      	str	r3, [sp, #28]
 800e3e4:	f8cd 8018 	str.w	r8, [sp, #24]
 800e3e8:	ee08 0a10 	vmov	s16, r0
 800e3ec:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800e3f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3f4:	4b9e      	ldr	r3, [pc, #632]	; (800e670 <_printf_float+0x2d8>)
 800e3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800e3fa:	f7f2 fbcf 	bl	8000b9c <__aeabi_dcmpun>
 800e3fe:	bb88      	cbnz	r0, 800e464 <_printf_float+0xcc>
 800e400:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e404:	4b9a      	ldr	r3, [pc, #616]	; (800e670 <_printf_float+0x2d8>)
 800e406:	f04f 32ff 	mov.w	r2, #4294967295
 800e40a:	f7f2 fba9 	bl	8000b60 <__aeabi_dcmple>
 800e40e:	bb48      	cbnz	r0, 800e464 <_printf_float+0xcc>
 800e410:	2200      	movs	r2, #0
 800e412:	2300      	movs	r3, #0
 800e414:	4640      	mov	r0, r8
 800e416:	4649      	mov	r1, r9
 800e418:	f7f2 fb98 	bl	8000b4c <__aeabi_dcmplt>
 800e41c:	b110      	cbz	r0, 800e424 <_printf_float+0x8c>
 800e41e:	232d      	movs	r3, #45	; 0x2d
 800e420:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e424:	4a93      	ldr	r2, [pc, #588]	; (800e674 <_printf_float+0x2dc>)
 800e426:	4b94      	ldr	r3, [pc, #592]	; (800e678 <_printf_float+0x2e0>)
 800e428:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e42c:	bf94      	ite	ls
 800e42e:	4690      	movls	r8, r2
 800e430:	4698      	movhi	r8, r3
 800e432:	2303      	movs	r3, #3
 800e434:	6123      	str	r3, [r4, #16]
 800e436:	9b05      	ldr	r3, [sp, #20]
 800e438:	f023 0304 	bic.w	r3, r3, #4
 800e43c:	6023      	str	r3, [r4, #0]
 800e43e:	f04f 0900 	mov.w	r9, #0
 800e442:	9700      	str	r7, [sp, #0]
 800e444:	4633      	mov	r3, r6
 800e446:	aa0b      	add	r2, sp, #44	; 0x2c
 800e448:	4621      	mov	r1, r4
 800e44a:	4628      	mov	r0, r5
 800e44c:	f000 f9da 	bl	800e804 <_printf_common>
 800e450:	3001      	adds	r0, #1
 800e452:	f040 8090 	bne.w	800e576 <_printf_float+0x1de>
 800e456:	f04f 30ff 	mov.w	r0, #4294967295
 800e45a:	b00d      	add	sp, #52	; 0x34
 800e45c:	ecbd 8b02 	vpop	{d8}
 800e460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e464:	4642      	mov	r2, r8
 800e466:	464b      	mov	r3, r9
 800e468:	4640      	mov	r0, r8
 800e46a:	4649      	mov	r1, r9
 800e46c:	f7f2 fb96 	bl	8000b9c <__aeabi_dcmpun>
 800e470:	b140      	cbz	r0, 800e484 <_printf_float+0xec>
 800e472:	464b      	mov	r3, r9
 800e474:	2b00      	cmp	r3, #0
 800e476:	bfbc      	itt	lt
 800e478:	232d      	movlt	r3, #45	; 0x2d
 800e47a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e47e:	4a7f      	ldr	r2, [pc, #508]	; (800e67c <_printf_float+0x2e4>)
 800e480:	4b7f      	ldr	r3, [pc, #508]	; (800e680 <_printf_float+0x2e8>)
 800e482:	e7d1      	b.n	800e428 <_printf_float+0x90>
 800e484:	6863      	ldr	r3, [r4, #4]
 800e486:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e48a:	9206      	str	r2, [sp, #24]
 800e48c:	1c5a      	adds	r2, r3, #1
 800e48e:	d13f      	bne.n	800e510 <_printf_float+0x178>
 800e490:	2306      	movs	r3, #6
 800e492:	6063      	str	r3, [r4, #4]
 800e494:	9b05      	ldr	r3, [sp, #20]
 800e496:	6861      	ldr	r1, [r4, #4]
 800e498:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e49c:	2300      	movs	r3, #0
 800e49e:	9303      	str	r3, [sp, #12]
 800e4a0:	ab0a      	add	r3, sp, #40	; 0x28
 800e4a2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e4a6:	ab09      	add	r3, sp, #36	; 0x24
 800e4a8:	ec49 8b10 	vmov	d0, r8, r9
 800e4ac:	9300      	str	r3, [sp, #0]
 800e4ae:	6022      	str	r2, [r4, #0]
 800e4b0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e4b4:	4628      	mov	r0, r5
 800e4b6:	f7ff fecf 	bl	800e258 <__cvt>
 800e4ba:	9b06      	ldr	r3, [sp, #24]
 800e4bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e4be:	2b47      	cmp	r3, #71	; 0x47
 800e4c0:	4680      	mov	r8, r0
 800e4c2:	d108      	bne.n	800e4d6 <_printf_float+0x13e>
 800e4c4:	1cc8      	adds	r0, r1, #3
 800e4c6:	db02      	blt.n	800e4ce <_printf_float+0x136>
 800e4c8:	6863      	ldr	r3, [r4, #4]
 800e4ca:	4299      	cmp	r1, r3
 800e4cc:	dd41      	ble.n	800e552 <_printf_float+0x1ba>
 800e4ce:	f1ab 0302 	sub.w	r3, fp, #2
 800e4d2:	fa5f fb83 	uxtb.w	fp, r3
 800e4d6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e4da:	d820      	bhi.n	800e51e <_printf_float+0x186>
 800e4dc:	3901      	subs	r1, #1
 800e4de:	465a      	mov	r2, fp
 800e4e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e4e4:	9109      	str	r1, [sp, #36]	; 0x24
 800e4e6:	f7ff ff19 	bl	800e31c <__exponent>
 800e4ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e4ec:	1813      	adds	r3, r2, r0
 800e4ee:	2a01      	cmp	r2, #1
 800e4f0:	4681      	mov	r9, r0
 800e4f2:	6123      	str	r3, [r4, #16]
 800e4f4:	dc02      	bgt.n	800e4fc <_printf_float+0x164>
 800e4f6:	6822      	ldr	r2, [r4, #0]
 800e4f8:	07d2      	lsls	r2, r2, #31
 800e4fa:	d501      	bpl.n	800e500 <_printf_float+0x168>
 800e4fc:	3301      	adds	r3, #1
 800e4fe:	6123      	str	r3, [r4, #16]
 800e500:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e504:	2b00      	cmp	r3, #0
 800e506:	d09c      	beq.n	800e442 <_printf_float+0xaa>
 800e508:	232d      	movs	r3, #45	; 0x2d
 800e50a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e50e:	e798      	b.n	800e442 <_printf_float+0xaa>
 800e510:	9a06      	ldr	r2, [sp, #24]
 800e512:	2a47      	cmp	r2, #71	; 0x47
 800e514:	d1be      	bne.n	800e494 <_printf_float+0xfc>
 800e516:	2b00      	cmp	r3, #0
 800e518:	d1bc      	bne.n	800e494 <_printf_float+0xfc>
 800e51a:	2301      	movs	r3, #1
 800e51c:	e7b9      	b.n	800e492 <_printf_float+0xfa>
 800e51e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e522:	d118      	bne.n	800e556 <_printf_float+0x1be>
 800e524:	2900      	cmp	r1, #0
 800e526:	6863      	ldr	r3, [r4, #4]
 800e528:	dd0b      	ble.n	800e542 <_printf_float+0x1aa>
 800e52a:	6121      	str	r1, [r4, #16]
 800e52c:	b913      	cbnz	r3, 800e534 <_printf_float+0x19c>
 800e52e:	6822      	ldr	r2, [r4, #0]
 800e530:	07d0      	lsls	r0, r2, #31
 800e532:	d502      	bpl.n	800e53a <_printf_float+0x1a2>
 800e534:	3301      	adds	r3, #1
 800e536:	440b      	add	r3, r1
 800e538:	6123      	str	r3, [r4, #16]
 800e53a:	65a1      	str	r1, [r4, #88]	; 0x58
 800e53c:	f04f 0900 	mov.w	r9, #0
 800e540:	e7de      	b.n	800e500 <_printf_float+0x168>
 800e542:	b913      	cbnz	r3, 800e54a <_printf_float+0x1b2>
 800e544:	6822      	ldr	r2, [r4, #0]
 800e546:	07d2      	lsls	r2, r2, #31
 800e548:	d501      	bpl.n	800e54e <_printf_float+0x1b6>
 800e54a:	3302      	adds	r3, #2
 800e54c:	e7f4      	b.n	800e538 <_printf_float+0x1a0>
 800e54e:	2301      	movs	r3, #1
 800e550:	e7f2      	b.n	800e538 <_printf_float+0x1a0>
 800e552:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e558:	4299      	cmp	r1, r3
 800e55a:	db05      	blt.n	800e568 <_printf_float+0x1d0>
 800e55c:	6823      	ldr	r3, [r4, #0]
 800e55e:	6121      	str	r1, [r4, #16]
 800e560:	07d8      	lsls	r0, r3, #31
 800e562:	d5ea      	bpl.n	800e53a <_printf_float+0x1a2>
 800e564:	1c4b      	adds	r3, r1, #1
 800e566:	e7e7      	b.n	800e538 <_printf_float+0x1a0>
 800e568:	2900      	cmp	r1, #0
 800e56a:	bfd4      	ite	le
 800e56c:	f1c1 0202 	rsble	r2, r1, #2
 800e570:	2201      	movgt	r2, #1
 800e572:	4413      	add	r3, r2
 800e574:	e7e0      	b.n	800e538 <_printf_float+0x1a0>
 800e576:	6823      	ldr	r3, [r4, #0]
 800e578:	055a      	lsls	r2, r3, #21
 800e57a:	d407      	bmi.n	800e58c <_printf_float+0x1f4>
 800e57c:	6923      	ldr	r3, [r4, #16]
 800e57e:	4642      	mov	r2, r8
 800e580:	4631      	mov	r1, r6
 800e582:	4628      	mov	r0, r5
 800e584:	47b8      	blx	r7
 800e586:	3001      	adds	r0, #1
 800e588:	d12c      	bne.n	800e5e4 <_printf_float+0x24c>
 800e58a:	e764      	b.n	800e456 <_printf_float+0xbe>
 800e58c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e590:	f240 80e0 	bls.w	800e754 <_printf_float+0x3bc>
 800e594:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e598:	2200      	movs	r2, #0
 800e59a:	2300      	movs	r3, #0
 800e59c:	f7f2 facc 	bl	8000b38 <__aeabi_dcmpeq>
 800e5a0:	2800      	cmp	r0, #0
 800e5a2:	d034      	beq.n	800e60e <_printf_float+0x276>
 800e5a4:	4a37      	ldr	r2, [pc, #220]	; (800e684 <_printf_float+0x2ec>)
 800e5a6:	2301      	movs	r3, #1
 800e5a8:	4631      	mov	r1, r6
 800e5aa:	4628      	mov	r0, r5
 800e5ac:	47b8      	blx	r7
 800e5ae:	3001      	adds	r0, #1
 800e5b0:	f43f af51 	beq.w	800e456 <_printf_float+0xbe>
 800e5b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e5b8:	429a      	cmp	r2, r3
 800e5ba:	db02      	blt.n	800e5c2 <_printf_float+0x22a>
 800e5bc:	6823      	ldr	r3, [r4, #0]
 800e5be:	07d8      	lsls	r0, r3, #31
 800e5c0:	d510      	bpl.n	800e5e4 <_printf_float+0x24c>
 800e5c2:	ee18 3a10 	vmov	r3, s16
 800e5c6:	4652      	mov	r2, sl
 800e5c8:	4631      	mov	r1, r6
 800e5ca:	4628      	mov	r0, r5
 800e5cc:	47b8      	blx	r7
 800e5ce:	3001      	adds	r0, #1
 800e5d0:	f43f af41 	beq.w	800e456 <_printf_float+0xbe>
 800e5d4:	f04f 0800 	mov.w	r8, #0
 800e5d8:	f104 091a 	add.w	r9, r4, #26
 800e5dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5de:	3b01      	subs	r3, #1
 800e5e0:	4543      	cmp	r3, r8
 800e5e2:	dc09      	bgt.n	800e5f8 <_printf_float+0x260>
 800e5e4:	6823      	ldr	r3, [r4, #0]
 800e5e6:	079b      	lsls	r3, r3, #30
 800e5e8:	f100 8107 	bmi.w	800e7fa <_printf_float+0x462>
 800e5ec:	68e0      	ldr	r0, [r4, #12]
 800e5ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5f0:	4298      	cmp	r0, r3
 800e5f2:	bfb8      	it	lt
 800e5f4:	4618      	movlt	r0, r3
 800e5f6:	e730      	b.n	800e45a <_printf_float+0xc2>
 800e5f8:	2301      	movs	r3, #1
 800e5fa:	464a      	mov	r2, r9
 800e5fc:	4631      	mov	r1, r6
 800e5fe:	4628      	mov	r0, r5
 800e600:	47b8      	blx	r7
 800e602:	3001      	adds	r0, #1
 800e604:	f43f af27 	beq.w	800e456 <_printf_float+0xbe>
 800e608:	f108 0801 	add.w	r8, r8, #1
 800e60c:	e7e6      	b.n	800e5dc <_printf_float+0x244>
 800e60e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e610:	2b00      	cmp	r3, #0
 800e612:	dc39      	bgt.n	800e688 <_printf_float+0x2f0>
 800e614:	4a1b      	ldr	r2, [pc, #108]	; (800e684 <_printf_float+0x2ec>)
 800e616:	2301      	movs	r3, #1
 800e618:	4631      	mov	r1, r6
 800e61a:	4628      	mov	r0, r5
 800e61c:	47b8      	blx	r7
 800e61e:	3001      	adds	r0, #1
 800e620:	f43f af19 	beq.w	800e456 <_printf_float+0xbe>
 800e624:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e628:	4313      	orrs	r3, r2
 800e62a:	d102      	bne.n	800e632 <_printf_float+0x29a>
 800e62c:	6823      	ldr	r3, [r4, #0]
 800e62e:	07d9      	lsls	r1, r3, #31
 800e630:	d5d8      	bpl.n	800e5e4 <_printf_float+0x24c>
 800e632:	ee18 3a10 	vmov	r3, s16
 800e636:	4652      	mov	r2, sl
 800e638:	4631      	mov	r1, r6
 800e63a:	4628      	mov	r0, r5
 800e63c:	47b8      	blx	r7
 800e63e:	3001      	adds	r0, #1
 800e640:	f43f af09 	beq.w	800e456 <_printf_float+0xbe>
 800e644:	f04f 0900 	mov.w	r9, #0
 800e648:	f104 0a1a 	add.w	sl, r4, #26
 800e64c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e64e:	425b      	negs	r3, r3
 800e650:	454b      	cmp	r3, r9
 800e652:	dc01      	bgt.n	800e658 <_printf_float+0x2c0>
 800e654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e656:	e792      	b.n	800e57e <_printf_float+0x1e6>
 800e658:	2301      	movs	r3, #1
 800e65a:	4652      	mov	r2, sl
 800e65c:	4631      	mov	r1, r6
 800e65e:	4628      	mov	r0, r5
 800e660:	47b8      	blx	r7
 800e662:	3001      	adds	r0, #1
 800e664:	f43f aef7 	beq.w	800e456 <_printf_float+0xbe>
 800e668:	f109 0901 	add.w	r9, r9, #1
 800e66c:	e7ee      	b.n	800e64c <_printf_float+0x2b4>
 800e66e:	bf00      	nop
 800e670:	7fefffff 	.word	0x7fefffff
 800e674:	08012139 	.word	0x08012139
 800e678:	0801213d 	.word	0x0801213d
 800e67c:	08012141 	.word	0x08012141
 800e680:	08012145 	.word	0x08012145
 800e684:	08012149 	.word	0x08012149
 800e688:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e68a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e68c:	429a      	cmp	r2, r3
 800e68e:	bfa8      	it	ge
 800e690:	461a      	movge	r2, r3
 800e692:	2a00      	cmp	r2, #0
 800e694:	4691      	mov	r9, r2
 800e696:	dc37      	bgt.n	800e708 <_printf_float+0x370>
 800e698:	f04f 0b00 	mov.w	fp, #0
 800e69c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e6a0:	f104 021a 	add.w	r2, r4, #26
 800e6a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e6a6:	9305      	str	r3, [sp, #20]
 800e6a8:	eba3 0309 	sub.w	r3, r3, r9
 800e6ac:	455b      	cmp	r3, fp
 800e6ae:	dc33      	bgt.n	800e718 <_printf_float+0x380>
 800e6b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e6b4:	429a      	cmp	r2, r3
 800e6b6:	db3b      	blt.n	800e730 <_printf_float+0x398>
 800e6b8:	6823      	ldr	r3, [r4, #0]
 800e6ba:	07da      	lsls	r2, r3, #31
 800e6bc:	d438      	bmi.n	800e730 <_printf_float+0x398>
 800e6be:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e6c2:	eba2 0903 	sub.w	r9, r2, r3
 800e6c6:	9b05      	ldr	r3, [sp, #20]
 800e6c8:	1ad2      	subs	r2, r2, r3
 800e6ca:	4591      	cmp	r9, r2
 800e6cc:	bfa8      	it	ge
 800e6ce:	4691      	movge	r9, r2
 800e6d0:	f1b9 0f00 	cmp.w	r9, #0
 800e6d4:	dc35      	bgt.n	800e742 <_printf_float+0x3aa>
 800e6d6:	f04f 0800 	mov.w	r8, #0
 800e6da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e6de:	f104 0a1a 	add.w	sl, r4, #26
 800e6e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e6e6:	1a9b      	subs	r3, r3, r2
 800e6e8:	eba3 0309 	sub.w	r3, r3, r9
 800e6ec:	4543      	cmp	r3, r8
 800e6ee:	f77f af79 	ble.w	800e5e4 <_printf_float+0x24c>
 800e6f2:	2301      	movs	r3, #1
 800e6f4:	4652      	mov	r2, sl
 800e6f6:	4631      	mov	r1, r6
 800e6f8:	4628      	mov	r0, r5
 800e6fa:	47b8      	blx	r7
 800e6fc:	3001      	adds	r0, #1
 800e6fe:	f43f aeaa 	beq.w	800e456 <_printf_float+0xbe>
 800e702:	f108 0801 	add.w	r8, r8, #1
 800e706:	e7ec      	b.n	800e6e2 <_printf_float+0x34a>
 800e708:	4613      	mov	r3, r2
 800e70a:	4631      	mov	r1, r6
 800e70c:	4642      	mov	r2, r8
 800e70e:	4628      	mov	r0, r5
 800e710:	47b8      	blx	r7
 800e712:	3001      	adds	r0, #1
 800e714:	d1c0      	bne.n	800e698 <_printf_float+0x300>
 800e716:	e69e      	b.n	800e456 <_printf_float+0xbe>
 800e718:	2301      	movs	r3, #1
 800e71a:	4631      	mov	r1, r6
 800e71c:	4628      	mov	r0, r5
 800e71e:	9205      	str	r2, [sp, #20]
 800e720:	47b8      	blx	r7
 800e722:	3001      	adds	r0, #1
 800e724:	f43f ae97 	beq.w	800e456 <_printf_float+0xbe>
 800e728:	9a05      	ldr	r2, [sp, #20]
 800e72a:	f10b 0b01 	add.w	fp, fp, #1
 800e72e:	e7b9      	b.n	800e6a4 <_printf_float+0x30c>
 800e730:	ee18 3a10 	vmov	r3, s16
 800e734:	4652      	mov	r2, sl
 800e736:	4631      	mov	r1, r6
 800e738:	4628      	mov	r0, r5
 800e73a:	47b8      	blx	r7
 800e73c:	3001      	adds	r0, #1
 800e73e:	d1be      	bne.n	800e6be <_printf_float+0x326>
 800e740:	e689      	b.n	800e456 <_printf_float+0xbe>
 800e742:	9a05      	ldr	r2, [sp, #20]
 800e744:	464b      	mov	r3, r9
 800e746:	4442      	add	r2, r8
 800e748:	4631      	mov	r1, r6
 800e74a:	4628      	mov	r0, r5
 800e74c:	47b8      	blx	r7
 800e74e:	3001      	adds	r0, #1
 800e750:	d1c1      	bne.n	800e6d6 <_printf_float+0x33e>
 800e752:	e680      	b.n	800e456 <_printf_float+0xbe>
 800e754:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e756:	2a01      	cmp	r2, #1
 800e758:	dc01      	bgt.n	800e75e <_printf_float+0x3c6>
 800e75a:	07db      	lsls	r3, r3, #31
 800e75c:	d53a      	bpl.n	800e7d4 <_printf_float+0x43c>
 800e75e:	2301      	movs	r3, #1
 800e760:	4642      	mov	r2, r8
 800e762:	4631      	mov	r1, r6
 800e764:	4628      	mov	r0, r5
 800e766:	47b8      	blx	r7
 800e768:	3001      	adds	r0, #1
 800e76a:	f43f ae74 	beq.w	800e456 <_printf_float+0xbe>
 800e76e:	ee18 3a10 	vmov	r3, s16
 800e772:	4652      	mov	r2, sl
 800e774:	4631      	mov	r1, r6
 800e776:	4628      	mov	r0, r5
 800e778:	47b8      	blx	r7
 800e77a:	3001      	adds	r0, #1
 800e77c:	f43f ae6b 	beq.w	800e456 <_printf_float+0xbe>
 800e780:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e784:	2200      	movs	r2, #0
 800e786:	2300      	movs	r3, #0
 800e788:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800e78c:	f7f2 f9d4 	bl	8000b38 <__aeabi_dcmpeq>
 800e790:	b9d8      	cbnz	r0, 800e7ca <_printf_float+0x432>
 800e792:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e796:	f108 0201 	add.w	r2, r8, #1
 800e79a:	4631      	mov	r1, r6
 800e79c:	4628      	mov	r0, r5
 800e79e:	47b8      	blx	r7
 800e7a0:	3001      	adds	r0, #1
 800e7a2:	d10e      	bne.n	800e7c2 <_printf_float+0x42a>
 800e7a4:	e657      	b.n	800e456 <_printf_float+0xbe>
 800e7a6:	2301      	movs	r3, #1
 800e7a8:	4652      	mov	r2, sl
 800e7aa:	4631      	mov	r1, r6
 800e7ac:	4628      	mov	r0, r5
 800e7ae:	47b8      	blx	r7
 800e7b0:	3001      	adds	r0, #1
 800e7b2:	f43f ae50 	beq.w	800e456 <_printf_float+0xbe>
 800e7b6:	f108 0801 	add.w	r8, r8, #1
 800e7ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7bc:	3b01      	subs	r3, #1
 800e7be:	4543      	cmp	r3, r8
 800e7c0:	dcf1      	bgt.n	800e7a6 <_printf_float+0x40e>
 800e7c2:	464b      	mov	r3, r9
 800e7c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e7c8:	e6da      	b.n	800e580 <_printf_float+0x1e8>
 800e7ca:	f04f 0800 	mov.w	r8, #0
 800e7ce:	f104 0a1a 	add.w	sl, r4, #26
 800e7d2:	e7f2      	b.n	800e7ba <_printf_float+0x422>
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	4642      	mov	r2, r8
 800e7d8:	e7df      	b.n	800e79a <_printf_float+0x402>
 800e7da:	2301      	movs	r3, #1
 800e7dc:	464a      	mov	r2, r9
 800e7de:	4631      	mov	r1, r6
 800e7e0:	4628      	mov	r0, r5
 800e7e2:	47b8      	blx	r7
 800e7e4:	3001      	adds	r0, #1
 800e7e6:	f43f ae36 	beq.w	800e456 <_printf_float+0xbe>
 800e7ea:	f108 0801 	add.w	r8, r8, #1
 800e7ee:	68e3      	ldr	r3, [r4, #12]
 800e7f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7f2:	1a5b      	subs	r3, r3, r1
 800e7f4:	4543      	cmp	r3, r8
 800e7f6:	dcf0      	bgt.n	800e7da <_printf_float+0x442>
 800e7f8:	e6f8      	b.n	800e5ec <_printf_float+0x254>
 800e7fa:	f04f 0800 	mov.w	r8, #0
 800e7fe:	f104 0919 	add.w	r9, r4, #25
 800e802:	e7f4      	b.n	800e7ee <_printf_float+0x456>

0800e804 <_printf_common>:
 800e804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e808:	4616      	mov	r6, r2
 800e80a:	4699      	mov	r9, r3
 800e80c:	688a      	ldr	r2, [r1, #8]
 800e80e:	690b      	ldr	r3, [r1, #16]
 800e810:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e814:	4293      	cmp	r3, r2
 800e816:	bfb8      	it	lt
 800e818:	4613      	movlt	r3, r2
 800e81a:	6033      	str	r3, [r6, #0]
 800e81c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e820:	4607      	mov	r7, r0
 800e822:	460c      	mov	r4, r1
 800e824:	b10a      	cbz	r2, 800e82a <_printf_common+0x26>
 800e826:	3301      	adds	r3, #1
 800e828:	6033      	str	r3, [r6, #0]
 800e82a:	6823      	ldr	r3, [r4, #0]
 800e82c:	0699      	lsls	r1, r3, #26
 800e82e:	bf42      	ittt	mi
 800e830:	6833      	ldrmi	r3, [r6, #0]
 800e832:	3302      	addmi	r3, #2
 800e834:	6033      	strmi	r3, [r6, #0]
 800e836:	6825      	ldr	r5, [r4, #0]
 800e838:	f015 0506 	ands.w	r5, r5, #6
 800e83c:	d106      	bne.n	800e84c <_printf_common+0x48>
 800e83e:	f104 0a19 	add.w	sl, r4, #25
 800e842:	68e3      	ldr	r3, [r4, #12]
 800e844:	6832      	ldr	r2, [r6, #0]
 800e846:	1a9b      	subs	r3, r3, r2
 800e848:	42ab      	cmp	r3, r5
 800e84a:	dc26      	bgt.n	800e89a <_printf_common+0x96>
 800e84c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e850:	1e13      	subs	r3, r2, #0
 800e852:	6822      	ldr	r2, [r4, #0]
 800e854:	bf18      	it	ne
 800e856:	2301      	movne	r3, #1
 800e858:	0692      	lsls	r2, r2, #26
 800e85a:	d42b      	bmi.n	800e8b4 <_printf_common+0xb0>
 800e85c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e860:	4649      	mov	r1, r9
 800e862:	4638      	mov	r0, r7
 800e864:	47c0      	blx	r8
 800e866:	3001      	adds	r0, #1
 800e868:	d01e      	beq.n	800e8a8 <_printf_common+0xa4>
 800e86a:	6823      	ldr	r3, [r4, #0]
 800e86c:	6922      	ldr	r2, [r4, #16]
 800e86e:	f003 0306 	and.w	r3, r3, #6
 800e872:	2b04      	cmp	r3, #4
 800e874:	bf02      	ittt	eq
 800e876:	68e5      	ldreq	r5, [r4, #12]
 800e878:	6833      	ldreq	r3, [r6, #0]
 800e87a:	1aed      	subeq	r5, r5, r3
 800e87c:	68a3      	ldr	r3, [r4, #8]
 800e87e:	bf0c      	ite	eq
 800e880:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e884:	2500      	movne	r5, #0
 800e886:	4293      	cmp	r3, r2
 800e888:	bfc4      	itt	gt
 800e88a:	1a9b      	subgt	r3, r3, r2
 800e88c:	18ed      	addgt	r5, r5, r3
 800e88e:	2600      	movs	r6, #0
 800e890:	341a      	adds	r4, #26
 800e892:	42b5      	cmp	r5, r6
 800e894:	d11a      	bne.n	800e8cc <_printf_common+0xc8>
 800e896:	2000      	movs	r0, #0
 800e898:	e008      	b.n	800e8ac <_printf_common+0xa8>
 800e89a:	2301      	movs	r3, #1
 800e89c:	4652      	mov	r2, sl
 800e89e:	4649      	mov	r1, r9
 800e8a0:	4638      	mov	r0, r7
 800e8a2:	47c0      	blx	r8
 800e8a4:	3001      	adds	r0, #1
 800e8a6:	d103      	bne.n	800e8b0 <_printf_common+0xac>
 800e8a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8b0:	3501      	adds	r5, #1
 800e8b2:	e7c6      	b.n	800e842 <_printf_common+0x3e>
 800e8b4:	18e1      	adds	r1, r4, r3
 800e8b6:	1c5a      	adds	r2, r3, #1
 800e8b8:	2030      	movs	r0, #48	; 0x30
 800e8ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e8be:	4422      	add	r2, r4
 800e8c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e8c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e8c8:	3302      	adds	r3, #2
 800e8ca:	e7c7      	b.n	800e85c <_printf_common+0x58>
 800e8cc:	2301      	movs	r3, #1
 800e8ce:	4622      	mov	r2, r4
 800e8d0:	4649      	mov	r1, r9
 800e8d2:	4638      	mov	r0, r7
 800e8d4:	47c0      	blx	r8
 800e8d6:	3001      	adds	r0, #1
 800e8d8:	d0e6      	beq.n	800e8a8 <_printf_common+0xa4>
 800e8da:	3601      	adds	r6, #1
 800e8dc:	e7d9      	b.n	800e892 <_printf_common+0x8e>
	...

0800e8e0 <_printf_i>:
 800e8e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e8e4:	7e0f      	ldrb	r7, [r1, #24]
 800e8e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e8e8:	2f78      	cmp	r7, #120	; 0x78
 800e8ea:	4691      	mov	r9, r2
 800e8ec:	4680      	mov	r8, r0
 800e8ee:	460c      	mov	r4, r1
 800e8f0:	469a      	mov	sl, r3
 800e8f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e8f6:	d807      	bhi.n	800e908 <_printf_i+0x28>
 800e8f8:	2f62      	cmp	r7, #98	; 0x62
 800e8fa:	d80a      	bhi.n	800e912 <_printf_i+0x32>
 800e8fc:	2f00      	cmp	r7, #0
 800e8fe:	f000 80d4 	beq.w	800eaaa <_printf_i+0x1ca>
 800e902:	2f58      	cmp	r7, #88	; 0x58
 800e904:	f000 80c0 	beq.w	800ea88 <_printf_i+0x1a8>
 800e908:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e90c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e910:	e03a      	b.n	800e988 <_printf_i+0xa8>
 800e912:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e916:	2b15      	cmp	r3, #21
 800e918:	d8f6      	bhi.n	800e908 <_printf_i+0x28>
 800e91a:	a101      	add	r1, pc, #4	; (adr r1, 800e920 <_printf_i+0x40>)
 800e91c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e920:	0800e979 	.word	0x0800e979
 800e924:	0800e98d 	.word	0x0800e98d
 800e928:	0800e909 	.word	0x0800e909
 800e92c:	0800e909 	.word	0x0800e909
 800e930:	0800e909 	.word	0x0800e909
 800e934:	0800e909 	.word	0x0800e909
 800e938:	0800e98d 	.word	0x0800e98d
 800e93c:	0800e909 	.word	0x0800e909
 800e940:	0800e909 	.word	0x0800e909
 800e944:	0800e909 	.word	0x0800e909
 800e948:	0800e909 	.word	0x0800e909
 800e94c:	0800ea91 	.word	0x0800ea91
 800e950:	0800e9b9 	.word	0x0800e9b9
 800e954:	0800ea4b 	.word	0x0800ea4b
 800e958:	0800e909 	.word	0x0800e909
 800e95c:	0800e909 	.word	0x0800e909
 800e960:	0800eab3 	.word	0x0800eab3
 800e964:	0800e909 	.word	0x0800e909
 800e968:	0800e9b9 	.word	0x0800e9b9
 800e96c:	0800e909 	.word	0x0800e909
 800e970:	0800e909 	.word	0x0800e909
 800e974:	0800ea53 	.word	0x0800ea53
 800e978:	682b      	ldr	r3, [r5, #0]
 800e97a:	1d1a      	adds	r2, r3, #4
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	602a      	str	r2, [r5, #0]
 800e980:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e984:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e988:	2301      	movs	r3, #1
 800e98a:	e09f      	b.n	800eacc <_printf_i+0x1ec>
 800e98c:	6820      	ldr	r0, [r4, #0]
 800e98e:	682b      	ldr	r3, [r5, #0]
 800e990:	0607      	lsls	r7, r0, #24
 800e992:	f103 0104 	add.w	r1, r3, #4
 800e996:	6029      	str	r1, [r5, #0]
 800e998:	d501      	bpl.n	800e99e <_printf_i+0xbe>
 800e99a:	681e      	ldr	r6, [r3, #0]
 800e99c:	e003      	b.n	800e9a6 <_printf_i+0xc6>
 800e99e:	0646      	lsls	r6, r0, #25
 800e9a0:	d5fb      	bpl.n	800e99a <_printf_i+0xba>
 800e9a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800e9a6:	2e00      	cmp	r6, #0
 800e9a8:	da03      	bge.n	800e9b2 <_printf_i+0xd2>
 800e9aa:	232d      	movs	r3, #45	; 0x2d
 800e9ac:	4276      	negs	r6, r6
 800e9ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e9b2:	485a      	ldr	r0, [pc, #360]	; (800eb1c <_printf_i+0x23c>)
 800e9b4:	230a      	movs	r3, #10
 800e9b6:	e012      	b.n	800e9de <_printf_i+0xfe>
 800e9b8:	682b      	ldr	r3, [r5, #0]
 800e9ba:	6820      	ldr	r0, [r4, #0]
 800e9bc:	1d19      	adds	r1, r3, #4
 800e9be:	6029      	str	r1, [r5, #0]
 800e9c0:	0605      	lsls	r5, r0, #24
 800e9c2:	d501      	bpl.n	800e9c8 <_printf_i+0xe8>
 800e9c4:	681e      	ldr	r6, [r3, #0]
 800e9c6:	e002      	b.n	800e9ce <_printf_i+0xee>
 800e9c8:	0641      	lsls	r1, r0, #25
 800e9ca:	d5fb      	bpl.n	800e9c4 <_printf_i+0xe4>
 800e9cc:	881e      	ldrh	r6, [r3, #0]
 800e9ce:	4853      	ldr	r0, [pc, #332]	; (800eb1c <_printf_i+0x23c>)
 800e9d0:	2f6f      	cmp	r7, #111	; 0x6f
 800e9d2:	bf0c      	ite	eq
 800e9d4:	2308      	moveq	r3, #8
 800e9d6:	230a      	movne	r3, #10
 800e9d8:	2100      	movs	r1, #0
 800e9da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e9de:	6865      	ldr	r5, [r4, #4]
 800e9e0:	60a5      	str	r5, [r4, #8]
 800e9e2:	2d00      	cmp	r5, #0
 800e9e4:	bfa2      	ittt	ge
 800e9e6:	6821      	ldrge	r1, [r4, #0]
 800e9e8:	f021 0104 	bicge.w	r1, r1, #4
 800e9ec:	6021      	strge	r1, [r4, #0]
 800e9ee:	b90e      	cbnz	r6, 800e9f4 <_printf_i+0x114>
 800e9f0:	2d00      	cmp	r5, #0
 800e9f2:	d04b      	beq.n	800ea8c <_printf_i+0x1ac>
 800e9f4:	4615      	mov	r5, r2
 800e9f6:	fbb6 f1f3 	udiv	r1, r6, r3
 800e9fa:	fb03 6711 	mls	r7, r3, r1, r6
 800e9fe:	5dc7      	ldrb	r7, [r0, r7]
 800ea00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ea04:	4637      	mov	r7, r6
 800ea06:	42bb      	cmp	r3, r7
 800ea08:	460e      	mov	r6, r1
 800ea0a:	d9f4      	bls.n	800e9f6 <_printf_i+0x116>
 800ea0c:	2b08      	cmp	r3, #8
 800ea0e:	d10b      	bne.n	800ea28 <_printf_i+0x148>
 800ea10:	6823      	ldr	r3, [r4, #0]
 800ea12:	07de      	lsls	r6, r3, #31
 800ea14:	d508      	bpl.n	800ea28 <_printf_i+0x148>
 800ea16:	6923      	ldr	r3, [r4, #16]
 800ea18:	6861      	ldr	r1, [r4, #4]
 800ea1a:	4299      	cmp	r1, r3
 800ea1c:	bfde      	ittt	le
 800ea1e:	2330      	movle	r3, #48	; 0x30
 800ea20:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ea24:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ea28:	1b52      	subs	r2, r2, r5
 800ea2a:	6122      	str	r2, [r4, #16]
 800ea2c:	f8cd a000 	str.w	sl, [sp]
 800ea30:	464b      	mov	r3, r9
 800ea32:	aa03      	add	r2, sp, #12
 800ea34:	4621      	mov	r1, r4
 800ea36:	4640      	mov	r0, r8
 800ea38:	f7ff fee4 	bl	800e804 <_printf_common>
 800ea3c:	3001      	adds	r0, #1
 800ea3e:	d14a      	bne.n	800ead6 <_printf_i+0x1f6>
 800ea40:	f04f 30ff 	mov.w	r0, #4294967295
 800ea44:	b004      	add	sp, #16
 800ea46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea4a:	6823      	ldr	r3, [r4, #0]
 800ea4c:	f043 0320 	orr.w	r3, r3, #32
 800ea50:	6023      	str	r3, [r4, #0]
 800ea52:	4833      	ldr	r0, [pc, #204]	; (800eb20 <_printf_i+0x240>)
 800ea54:	2778      	movs	r7, #120	; 0x78
 800ea56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ea5a:	6823      	ldr	r3, [r4, #0]
 800ea5c:	6829      	ldr	r1, [r5, #0]
 800ea5e:	061f      	lsls	r7, r3, #24
 800ea60:	f851 6b04 	ldr.w	r6, [r1], #4
 800ea64:	d402      	bmi.n	800ea6c <_printf_i+0x18c>
 800ea66:	065f      	lsls	r7, r3, #25
 800ea68:	bf48      	it	mi
 800ea6a:	b2b6      	uxthmi	r6, r6
 800ea6c:	07df      	lsls	r7, r3, #31
 800ea6e:	bf48      	it	mi
 800ea70:	f043 0320 	orrmi.w	r3, r3, #32
 800ea74:	6029      	str	r1, [r5, #0]
 800ea76:	bf48      	it	mi
 800ea78:	6023      	strmi	r3, [r4, #0]
 800ea7a:	b91e      	cbnz	r6, 800ea84 <_printf_i+0x1a4>
 800ea7c:	6823      	ldr	r3, [r4, #0]
 800ea7e:	f023 0320 	bic.w	r3, r3, #32
 800ea82:	6023      	str	r3, [r4, #0]
 800ea84:	2310      	movs	r3, #16
 800ea86:	e7a7      	b.n	800e9d8 <_printf_i+0xf8>
 800ea88:	4824      	ldr	r0, [pc, #144]	; (800eb1c <_printf_i+0x23c>)
 800ea8a:	e7e4      	b.n	800ea56 <_printf_i+0x176>
 800ea8c:	4615      	mov	r5, r2
 800ea8e:	e7bd      	b.n	800ea0c <_printf_i+0x12c>
 800ea90:	682b      	ldr	r3, [r5, #0]
 800ea92:	6826      	ldr	r6, [r4, #0]
 800ea94:	6961      	ldr	r1, [r4, #20]
 800ea96:	1d18      	adds	r0, r3, #4
 800ea98:	6028      	str	r0, [r5, #0]
 800ea9a:	0635      	lsls	r5, r6, #24
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	d501      	bpl.n	800eaa4 <_printf_i+0x1c4>
 800eaa0:	6019      	str	r1, [r3, #0]
 800eaa2:	e002      	b.n	800eaaa <_printf_i+0x1ca>
 800eaa4:	0670      	lsls	r0, r6, #25
 800eaa6:	d5fb      	bpl.n	800eaa0 <_printf_i+0x1c0>
 800eaa8:	8019      	strh	r1, [r3, #0]
 800eaaa:	2300      	movs	r3, #0
 800eaac:	6123      	str	r3, [r4, #16]
 800eaae:	4615      	mov	r5, r2
 800eab0:	e7bc      	b.n	800ea2c <_printf_i+0x14c>
 800eab2:	682b      	ldr	r3, [r5, #0]
 800eab4:	1d1a      	adds	r2, r3, #4
 800eab6:	602a      	str	r2, [r5, #0]
 800eab8:	681d      	ldr	r5, [r3, #0]
 800eaba:	6862      	ldr	r2, [r4, #4]
 800eabc:	2100      	movs	r1, #0
 800eabe:	4628      	mov	r0, r5
 800eac0:	f7f1 fbbe 	bl	8000240 <memchr>
 800eac4:	b108      	cbz	r0, 800eaca <_printf_i+0x1ea>
 800eac6:	1b40      	subs	r0, r0, r5
 800eac8:	6060      	str	r0, [r4, #4]
 800eaca:	6863      	ldr	r3, [r4, #4]
 800eacc:	6123      	str	r3, [r4, #16]
 800eace:	2300      	movs	r3, #0
 800ead0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ead4:	e7aa      	b.n	800ea2c <_printf_i+0x14c>
 800ead6:	6923      	ldr	r3, [r4, #16]
 800ead8:	462a      	mov	r2, r5
 800eada:	4649      	mov	r1, r9
 800eadc:	4640      	mov	r0, r8
 800eade:	47d0      	blx	sl
 800eae0:	3001      	adds	r0, #1
 800eae2:	d0ad      	beq.n	800ea40 <_printf_i+0x160>
 800eae4:	6823      	ldr	r3, [r4, #0]
 800eae6:	079b      	lsls	r3, r3, #30
 800eae8:	d413      	bmi.n	800eb12 <_printf_i+0x232>
 800eaea:	68e0      	ldr	r0, [r4, #12]
 800eaec:	9b03      	ldr	r3, [sp, #12]
 800eaee:	4298      	cmp	r0, r3
 800eaf0:	bfb8      	it	lt
 800eaf2:	4618      	movlt	r0, r3
 800eaf4:	e7a6      	b.n	800ea44 <_printf_i+0x164>
 800eaf6:	2301      	movs	r3, #1
 800eaf8:	4632      	mov	r2, r6
 800eafa:	4649      	mov	r1, r9
 800eafc:	4640      	mov	r0, r8
 800eafe:	47d0      	blx	sl
 800eb00:	3001      	adds	r0, #1
 800eb02:	d09d      	beq.n	800ea40 <_printf_i+0x160>
 800eb04:	3501      	adds	r5, #1
 800eb06:	68e3      	ldr	r3, [r4, #12]
 800eb08:	9903      	ldr	r1, [sp, #12]
 800eb0a:	1a5b      	subs	r3, r3, r1
 800eb0c:	42ab      	cmp	r3, r5
 800eb0e:	dcf2      	bgt.n	800eaf6 <_printf_i+0x216>
 800eb10:	e7eb      	b.n	800eaea <_printf_i+0x20a>
 800eb12:	2500      	movs	r5, #0
 800eb14:	f104 0619 	add.w	r6, r4, #25
 800eb18:	e7f5      	b.n	800eb06 <_printf_i+0x226>
 800eb1a:	bf00      	nop
 800eb1c:	0801214b 	.word	0x0801214b
 800eb20:	0801215c 	.word	0x0801215c

0800eb24 <std>:
 800eb24:	2300      	movs	r3, #0
 800eb26:	b510      	push	{r4, lr}
 800eb28:	4604      	mov	r4, r0
 800eb2a:	e9c0 3300 	strd	r3, r3, [r0]
 800eb2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eb32:	6083      	str	r3, [r0, #8]
 800eb34:	8181      	strh	r1, [r0, #12]
 800eb36:	6643      	str	r3, [r0, #100]	; 0x64
 800eb38:	81c2      	strh	r2, [r0, #14]
 800eb3a:	6183      	str	r3, [r0, #24]
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	2208      	movs	r2, #8
 800eb40:	305c      	adds	r0, #92	; 0x5c
 800eb42:	f000 f914 	bl	800ed6e <memset>
 800eb46:	4b0d      	ldr	r3, [pc, #52]	; (800eb7c <std+0x58>)
 800eb48:	6263      	str	r3, [r4, #36]	; 0x24
 800eb4a:	4b0d      	ldr	r3, [pc, #52]	; (800eb80 <std+0x5c>)
 800eb4c:	62a3      	str	r3, [r4, #40]	; 0x28
 800eb4e:	4b0d      	ldr	r3, [pc, #52]	; (800eb84 <std+0x60>)
 800eb50:	62e3      	str	r3, [r4, #44]	; 0x2c
 800eb52:	4b0d      	ldr	r3, [pc, #52]	; (800eb88 <std+0x64>)
 800eb54:	6323      	str	r3, [r4, #48]	; 0x30
 800eb56:	4b0d      	ldr	r3, [pc, #52]	; (800eb8c <std+0x68>)
 800eb58:	6224      	str	r4, [r4, #32]
 800eb5a:	429c      	cmp	r4, r3
 800eb5c:	d006      	beq.n	800eb6c <std+0x48>
 800eb5e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800eb62:	4294      	cmp	r4, r2
 800eb64:	d002      	beq.n	800eb6c <std+0x48>
 800eb66:	33d0      	adds	r3, #208	; 0xd0
 800eb68:	429c      	cmp	r4, r3
 800eb6a:	d105      	bne.n	800eb78 <std+0x54>
 800eb6c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800eb70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb74:	f000 b98a 	b.w	800ee8c <__retarget_lock_init_recursive>
 800eb78:	bd10      	pop	{r4, pc}
 800eb7a:	bf00      	nop
 800eb7c:	0800ece9 	.word	0x0800ece9
 800eb80:	0800ed0b 	.word	0x0800ed0b
 800eb84:	0800ed43 	.word	0x0800ed43
 800eb88:	0800ed67 	.word	0x0800ed67
 800eb8c:	20004620 	.word	0x20004620

0800eb90 <stdio_exit_handler>:
 800eb90:	4a02      	ldr	r2, [pc, #8]	; (800eb9c <stdio_exit_handler+0xc>)
 800eb92:	4903      	ldr	r1, [pc, #12]	; (800eba0 <stdio_exit_handler+0x10>)
 800eb94:	4803      	ldr	r0, [pc, #12]	; (800eba4 <stdio_exit_handler+0x14>)
 800eb96:	f000 b869 	b.w	800ec6c <_fwalk_sglue>
 800eb9a:	bf00      	nop
 800eb9c:	20000194 	.word	0x20000194
 800eba0:	08010859 	.word	0x08010859
 800eba4:	200001a0 	.word	0x200001a0

0800eba8 <cleanup_stdio>:
 800eba8:	6841      	ldr	r1, [r0, #4]
 800ebaa:	4b0c      	ldr	r3, [pc, #48]	; (800ebdc <cleanup_stdio+0x34>)
 800ebac:	4299      	cmp	r1, r3
 800ebae:	b510      	push	{r4, lr}
 800ebb0:	4604      	mov	r4, r0
 800ebb2:	d001      	beq.n	800ebb8 <cleanup_stdio+0x10>
 800ebb4:	f001 fe50 	bl	8010858 <_fflush_r>
 800ebb8:	68a1      	ldr	r1, [r4, #8]
 800ebba:	4b09      	ldr	r3, [pc, #36]	; (800ebe0 <cleanup_stdio+0x38>)
 800ebbc:	4299      	cmp	r1, r3
 800ebbe:	d002      	beq.n	800ebc6 <cleanup_stdio+0x1e>
 800ebc0:	4620      	mov	r0, r4
 800ebc2:	f001 fe49 	bl	8010858 <_fflush_r>
 800ebc6:	68e1      	ldr	r1, [r4, #12]
 800ebc8:	4b06      	ldr	r3, [pc, #24]	; (800ebe4 <cleanup_stdio+0x3c>)
 800ebca:	4299      	cmp	r1, r3
 800ebcc:	d004      	beq.n	800ebd8 <cleanup_stdio+0x30>
 800ebce:	4620      	mov	r0, r4
 800ebd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ebd4:	f001 be40 	b.w	8010858 <_fflush_r>
 800ebd8:	bd10      	pop	{r4, pc}
 800ebda:	bf00      	nop
 800ebdc:	20004620 	.word	0x20004620
 800ebe0:	20004688 	.word	0x20004688
 800ebe4:	200046f0 	.word	0x200046f0

0800ebe8 <global_stdio_init.part.0>:
 800ebe8:	b510      	push	{r4, lr}
 800ebea:	4b0b      	ldr	r3, [pc, #44]	; (800ec18 <global_stdio_init.part.0+0x30>)
 800ebec:	4c0b      	ldr	r4, [pc, #44]	; (800ec1c <global_stdio_init.part.0+0x34>)
 800ebee:	4a0c      	ldr	r2, [pc, #48]	; (800ec20 <global_stdio_init.part.0+0x38>)
 800ebf0:	601a      	str	r2, [r3, #0]
 800ebf2:	4620      	mov	r0, r4
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	2104      	movs	r1, #4
 800ebf8:	f7ff ff94 	bl	800eb24 <std>
 800ebfc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ec00:	2201      	movs	r2, #1
 800ec02:	2109      	movs	r1, #9
 800ec04:	f7ff ff8e 	bl	800eb24 <std>
 800ec08:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ec0c:	2202      	movs	r2, #2
 800ec0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec12:	2112      	movs	r1, #18
 800ec14:	f7ff bf86 	b.w	800eb24 <std>
 800ec18:	20004758 	.word	0x20004758
 800ec1c:	20004620 	.word	0x20004620
 800ec20:	0800eb91 	.word	0x0800eb91

0800ec24 <__sfp_lock_acquire>:
 800ec24:	4801      	ldr	r0, [pc, #4]	; (800ec2c <__sfp_lock_acquire+0x8>)
 800ec26:	f000 b932 	b.w	800ee8e <__retarget_lock_acquire_recursive>
 800ec2a:	bf00      	nop
 800ec2c:	20004761 	.word	0x20004761

0800ec30 <__sfp_lock_release>:
 800ec30:	4801      	ldr	r0, [pc, #4]	; (800ec38 <__sfp_lock_release+0x8>)
 800ec32:	f000 b92d 	b.w	800ee90 <__retarget_lock_release_recursive>
 800ec36:	bf00      	nop
 800ec38:	20004761 	.word	0x20004761

0800ec3c <__sinit>:
 800ec3c:	b510      	push	{r4, lr}
 800ec3e:	4604      	mov	r4, r0
 800ec40:	f7ff fff0 	bl	800ec24 <__sfp_lock_acquire>
 800ec44:	6a23      	ldr	r3, [r4, #32]
 800ec46:	b11b      	cbz	r3, 800ec50 <__sinit+0x14>
 800ec48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec4c:	f7ff bff0 	b.w	800ec30 <__sfp_lock_release>
 800ec50:	4b04      	ldr	r3, [pc, #16]	; (800ec64 <__sinit+0x28>)
 800ec52:	6223      	str	r3, [r4, #32]
 800ec54:	4b04      	ldr	r3, [pc, #16]	; (800ec68 <__sinit+0x2c>)
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d1f5      	bne.n	800ec48 <__sinit+0xc>
 800ec5c:	f7ff ffc4 	bl	800ebe8 <global_stdio_init.part.0>
 800ec60:	e7f2      	b.n	800ec48 <__sinit+0xc>
 800ec62:	bf00      	nop
 800ec64:	0800eba9 	.word	0x0800eba9
 800ec68:	20004758 	.word	0x20004758

0800ec6c <_fwalk_sglue>:
 800ec6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec70:	4607      	mov	r7, r0
 800ec72:	4688      	mov	r8, r1
 800ec74:	4614      	mov	r4, r2
 800ec76:	2600      	movs	r6, #0
 800ec78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ec7c:	f1b9 0901 	subs.w	r9, r9, #1
 800ec80:	d505      	bpl.n	800ec8e <_fwalk_sglue+0x22>
 800ec82:	6824      	ldr	r4, [r4, #0]
 800ec84:	2c00      	cmp	r4, #0
 800ec86:	d1f7      	bne.n	800ec78 <_fwalk_sglue+0xc>
 800ec88:	4630      	mov	r0, r6
 800ec8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec8e:	89ab      	ldrh	r3, [r5, #12]
 800ec90:	2b01      	cmp	r3, #1
 800ec92:	d907      	bls.n	800eca4 <_fwalk_sglue+0x38>
 800ec94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ec98:	3301      	adds	r3, #1
 800ec9a:	d003      	beq.n	800eca4 <_fwalk_sglue+0x38>
 800ec9c:	4629      	mov	r1, r5
 800ec9e:	4638      	mov	r0, r7
 800eca0:	47c0      	blx	r8
 800eca2:	4306      	orrs	r6, r0
 800eca4:	3568      	adds	r5, #104	; 0x68
 800eca6:	e7e9      	b.n	800ec7c <_fwalk_sglue+0x10>

0800eca8 <siprintf>:
 800eca8:	b40e      	push	{r1, r2, r3}
 800ecaa:	b500      	push	{lr}
 800ecac:	b09c      	sub	sp, #112	; 0x70
 800ecae:	ab1d      	add	r3, sp, #116	; 0x74
 800ecb0:	9002      	str	r0, [sp, #8]
 800ecb2:	9006      	str	r0, [sp, #24]
 800ecb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ecb8:	4809      	ldr	r0, [pc, #36]	; (800ece0 <siprintf+0x38>)
 800ecba:	9107      	str	r1, [sp, #28]
 800ecbc:	9104      	str	r1, [sp, #16]
 800ecbe:	4909      	ldr	r1, [pc, #36]	; (800ece4 <siprintf+0x3c>)
 800ecc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecc4:	9105      	str	r1, [sp, #20]
 800ecc6:	6800      	ldr	r0, [r0, #0]
 800ecc8:	9301      	str	r3, [sp, #4]
 800ecca:	a902      	add	r1, sp, #8
 800eccc:	f001 fc40 	bl	8010550 <_svfiprintf_r>
 800ecd0:	9b02      	ldr	r3, [sp, #8]
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	701a      	strb	r2, [r3, #0]
 800ecd6:	b01c      	add	sp, #112	; 0x70
 800ecd8:	f85d eb04 	ldr.w	lr, [sp], #4
 800ecdc:	b003      	add	sp, #12
 800ecde:	4770      	bx	lr
 800ece0:	200001ec 	.word	0x200001ec
 800ece4:	ffff0208 	.word	0xffff0208

0800ece8 <__sread>:
 800ece8:	b510      	push	{r4, lr}
 800ecea:	460c      	mov	r4, r1
 800ecec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecf0:	f000 f87e 	bl	800edf0 <_read_r>
 800ecf4:	2800      	cmp	r0, #0
 800ecf6:	bfab      	itete	ge
 800ecf8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ecfa:	89a3      	ldrhlt	r3, [r4, #12]
 800ecfc:	181b      	addge	r3, r3, r0
 800ecfe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ed02:	bfac      	ite	ge
 800ed04:	6563      	strge	r3, [r4, #84]	; 0x54
 800ed06:	81a3      	strhlt	r3, [r4, #12]
 800ed08:	bd10      	pop	{r4, pc}

0800ed0a <__swrite>:
 800ed0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed0e:	461f      	mov	r7, r3
 800ed10:	898b      	ldrh	r3, [r1, #12]
 800ed12:	05db      	lsls	r3, r3, #23
 800ed14:	4605      	mov	r5, r0
 800ed16:	460c      	mov	r4, r1
 800ed18:	4616      	mov	r6, r2
 800ed1a:	d505      	bpl.n	800ed28 <__swrite+0x1e>
 800ed1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed20:	2302      	movs	r3, #2
 800ed22:	2200      	movs	r2, #0
 800ed24:	f000 f852 	bl	800edcc <_lseek_r>
 800ed28:	89a3      	ldrh	r3, [r4, #12]
 800ed2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ed32:	81a3      	strh	r3, [r4, #12]
 800ed34:	4632      	mov	r2, r6
 800ed36:	463b      	mov	r3, r7
 800ed38:	4628      	mov	r0, r5
 800ed3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed3e:	f000 b869 	b.w	800ee14 <_write_r>

0800ed42 <__sseek>:
 800ed42:	b510      	push	{r4, lr}
 800ed44:	460c      	mov	r4, r1
 800ed46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed4a:	f000 f83f 	bl	800edcc <_lseek_r>
 800ed4e:	1c43      	adds	r3, r0, #1
 800ed50:	89a3      	ldrh	r3, [r4, #12]
 800ed52:	bf15      	itete	ne
 800ed54:	6560      	strne	r0, [r4, #84]	; 0x54
 800ed56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ed5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ed5e:	81a3      	strheq	r3, [r4, #12]
 800ed60:	bf18      	it	ne
 800ed62:	81a3      	strhne	r3, [r4, #12]
 800ed64:	bd10      	pop	{r4, pc}

0800ed66 <__sclose>:
 800ed66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed6a:	f000 b81f 	b.w	800edac <_close_r>

0800ed6e <memset>:
 800ed6e:	4402      	add	r2, r0
 800ed70:	4603      	mov	r3, r0
 800ed72:	4293      	cmp	r3, r2
 800ed74:	d100      	bne.n	800ed78 <memset+0xa>
 800ed76:	4770      	bx	lr
 800ed78:	f803 1b01 	strb.w	r1, [r3], #1
 800ed7c:	e7f9      	b.n	800ed72 <memset+0x4>

0800ed7e <strncpy>:
 800ed7e:	b510      	push	{r4, lr}
 800ed80:	3901      	subs	r1, #1
 800ed82:	4603      	mov	r3, r0
 800ed84:	b132      	cbz	r2, 800ed94 <strncpy+0x16>
 800ed86:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ed8a:	f803 4b01 	strb.w	r4, [r3], #1
 800ed8e:	3a01      	subs	r2, #1
 800ed90:	2c00      	cmp	r4, #0
 800ed92:	d1f7      	bne.n	800ed84 <strncpy+0x6>
 800ed94:	441a      	add	r2, r3
 800ed96:	2100      	movs	r1, #0
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	d100      	bne.n	800ed9e <strncpy+0x20>
 800ed9c:	bd10      	pop	{r4, pc}
 800ed9e:	f803 1b01 	strb.w	r1, [r3], #1
 800eda2:	e7f9      	b.n	800ed98 <strncpy+0x1a>

0800eda4 <_localeconv_r>:
 800eda4:	4800      	ldr	r0, [pc, #0]	; (800eda8 <_localeconv_r+0x4>)
 800eda6:	4770      	bx	lr
 800eda8:	200002e0 	.word	0x200002e0

0800edac <_close_r>:
 800edac:	b538      	push	{r3, r4, r5, lr}
 800edae:	4d06      	ldr	r5, [pc, #24]	; (800edc8 <_close_r+0x1c>)
 800edb0:	2300      	movs	r3, #0
 800edb2:	4604      	mov	r4, r0
 800edb4:	4608      	mov	r0, r1
 800edb6:	602b      	str	r3, [r5, #0]
 800edb8:	f7f3 fc99 	bl	80026ee <_close>
 800edbc:	1c43      	adds	r3, r0, #1
 800edbe:	d102      	bne.n	800edc6 <_close_r+0x1a>
 800edc0:	682b      	ldr	r3, [r5, #0]
 800edc2:	b103      	cbz	r3, 800edc6 <_close_r+0x1a>
 800edc4:	6023      	str	r3, [r4, #0]
 800edc6:	bd38      	pop	{r3, r4, r5, pc}
 800edc8:	2000475c 	.word	0x2000475c

0800edcc <_lseek_r>:
 800edcc:	b538      	push	{r3, r4, r5, lr}
 800edce:	4d07      	ldr	r5, [pc, #28]	; (800edec <_lseek_r+0x20>)
 800edd0:	4604      	mov	r4, r0
 800edd2:	4608      	mov	r0, r1
 800edd4:	4611      	mov	r1, r2
 800edd6:	2200      	movs	r2, #0
 800edd8:	602a      	str	r2, [r5, #0]
 800edda:	461a      	mov	r2, r3
 800eddc:	f7f3 fcae 	bl	800273c <_lseek>
 800ede0:	1c43      	adds	r3, r0, #1
 800ede2:	d102      	bne.n	800edea <_lseek_r+0x1e>
 800ede4:	682b      	ldr	r3, [r5, #0]
 800ede6:	b103      	cbz	r3, 800edea <_lseek_r+0x1e>
 800ede8:	6023      	str	r3, [r4, #0]
 800edea:	bd38      	pop	{r3, r4, r5, pc}
 800edec:	2000475c 	.word	0x2000475c

0800edf0 <_read_r>:
 800edf0:	b538      	push	{r3, r4, r5, lr}
 800edf2:	4d07      	ldr	r5, [pc, #28]	; (800ee10 <_read_r+0x20>)
 800edf4:	4604      	mov	r4, r0
 800edf6:	4608      	mov	r0, r1
 800edf8:	4611      	mov	r1, r2
 800edfa:	2200      	movs	r2, #0
 800edfc:	602a      	str	r2, [r5, #0]
 800edfe:	461a      	mov	r2, r3
 800ee00:	f7f3 fc3c 	bl	800267c <_read>
 800ee04:	1c43      	adds	r3, r0, #1
 800ee06:	d102      	bne.n	800ee0e <_read_r+0x1e>
 800ee08:	682b      	ldr	r3, [r5, #0]
 800ee0a:	b103      	cbz	r3, 800ee0e <_read_r+0x1e>
 800ee0c:	6023      	str	r3, [r4, #0]
 800ee0e:	bd38      	pop	{r3, r4, r5, pc}
 800ee10:	2000475c 	.word	0x2000475c

0800ee14 <_write_r>:
 800ee14:	b538      	push	{r3, r4, r5, lr}
 800ee16:	4d07      	ldr	r5, [pc, #28]	; (800ee34 <_write_r+0x20>)
 800ee18:	4604      	mov	r4, r0
 800ee1a:	4608      	mov	r0, r1
 800ee1c:	4611      	mov	r1, r2
 800ee1e:	2200      	movs	r2, #0
 800ee20:	602a      	str	r2, [r5, #0]
 800ee22:	461a      	mov	r2, r3
 800ee24:	f7f3 fc47 	bl	80026b6 <_write>
 800ee28:	1c43      	adds	r3, r0, #1
 800ee2a:	d102      	bne.n	800ee32 <_write_r+0x1e>
 800ee2c:	682b      	ldr	r3, [r5, #0]
 800ee2e:	b103      	cbz	r3, 800ee32 <_write_r+0x1e>
 800ee30:	6023      	str	r3, [r4, #0]
 800ee32:	bd38      	pop	{r3, r4, r5, pc}
 800ee34:	2000475c 	.word	0x2000475c

0800ee38 <__errno>:
 800ee38:	4b01      	ldr	r3, [pc, #4]	; (800ee40 <__errno+0x8>)
 800ee3a:	6818      	ldr	r0, [r3, #0]
 800ee3c:	4770      	bx	lr
 800ee3e:	bf00      	nop
 800ee40:	200001ec 	.word	0x200001ec

0800ee44 <__libc_init_array>:
 800ee44:	b570      	push	{r4, r5, r6, lr}
 800ee46:	4d0d      	ldr	r5, [pc, #52]	; (800ee7c <__libc_init_array+0x38>)
 800ee48:	4c0d      	ldr	r4, [pc, #52]	; (800ee80 <__libc_init_array+0x3c>)
 800ee4a:	1b64      	subs	r4, r4, r5
 800ee4c:	10a4      	asrs	r4, r4, #2
 800ee4e:	2600      	movs	r6, #0
 800ee50:	42a6      	cmp	r6, r4
 800ee52:	d109      	bne.n	800ee68 <__libc_init_array+0x24>
 800ee54:	4d0b      	ldr	r5, [pc, #44]	; (800ee84 <__libc_init_array+0x40>)
 800ee56:	4c0c      	ldr	r4, [pc, #48]	; (800ee88 <__libc_init_array+0x44>)
 800ee58:	f002 ffce 	bl	8011df8 <_init>
 800ee5c:	1b64      	subs	r4, r4, r5
 800ee5e:	10a4      	asrs	r4, r4, #2
 800ee60:	2600      	movs	r6, #0
 800ee62:	42a6      	cmp	r6, r4
 800ee64:	d105      	bne.n	800ee72 <__libc_init_array+0x2e>
 800ee66:	bd70      	pop	{r4, r5, r6, pc}
 800ee68:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee6c:	4798      	blx	r3
 800ee6e:	3601      	adds	r6, #1
 800ee70:	e7ee      	b.n	800ee50 <__libc_init_array+0xc>
 800ee72:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee76:	4798      	blx	r3
 800ee78:	3601      	adds	r6, #1
 800ee7a:	e7f2      	b.n	800ee62 <__libc_init_array+0x1e>
 800ee7c:	080123e0 	.word	0x080123e0
 800ee80:	080123e0 	.word	0x080123e0
 800ee84:	080123e0 	.word	0x080123e0
 800ee88:	080123e4 	.word	0x080123e4

0800ee8c <__retarget_lock_init_recursive>:
 800ee8c:	4770      	bx	lr

0800ee8e <__retarget_lock_acquire_recursive>:
 800ee8e:	4770      	bx	lr

0800ee90 <__retarget_lock_release_recursive>:
 800ee90:	4770      	bx	lr

0800ee92 <memcpy>:
 800ee92:	440a      	add	r2, r1
 800ee94:	4291      	cmp	r1, r2
 800ee96:	f100 33ff 	add.w	r3, r0, #4294967295
 800ee9a:	d100      	bne.n	800ee9e <memcpy+0xc>
 800ee9c:	4770      	bx	lr
 800ee9e:	b510      	push	{r4, lr}
 800eea0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eea4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eea8:	4291      	cmp	r1, r2
 800eeaa:	d1f9      	bne.n	800eea0 <memcpy+0xe>
 800eeac:	bd10      	pop	{r4, pc}

0800eeae <quorem>:
 800eeae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeb2:	6903      	ldr	r3, [r0, #16]
 800eeb4:	690c      	ldr	r4, [r1, #16]
 800eeb6:	42a3      	cmp	r3, r4
 800eeb8:	4607      	mov	r7, r0
 800eeba:	db7e      	blt.n	800efba <quorem+0x10c>
 800eebc:	3c01      	subs	r4, #1
 800eebe:	f101 0814 	add.w	r8, r1, #20
 800eec2:	f100 0514 	add.w	r5, r0, #20
 800eec6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eeca:	9301      	str	r3, [sp, #4]
 800eecc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eed0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eed4:	3301      	adds	r3, #1
 800eed6:	429a      	cmp	r2, r3
 800eed8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800eedc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eee0:	fbb2 f6f3 	udiv	r6, r2, r3
 800eee4:	d331      	bcc.n	800ef4a <quorem+0x9c>
 800eee6:	f04f 0e00 	mov.w	lr, #0
 800eeea:	4640      	mov	r0, r8
 800eeec:	46ac      	mov	ip, r5
 800eeee:	46f2      	mov	sl, lr
 800eef0:	f850 2b04 	ldr.w	r2, [r0], #4
 800eef4:	b293      	uxth	r3, r2
 800eef6:	fb06 e303 	mla	r3, r6, r3, lr
 800eefa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800eefe:	0c1a      	lsrs	r2, r3, #16
 800ef00:	b29b      	uxth	r3, r3
 800ef02:	ebaa 0303 	sub.w	r3, sl, r3
 800ef06:	f8dc a000 	ldr.w	sl, [ip]
 800ef0a:	fa13 f38a 	uxtah	r3, r3, sl
 800ef0e:	fb06 220e 	mla	r2, r6, lr, r2
 800ef12:	9300      	str	r3, [sp, #0]
 800ef14:	9b00      	ldr	r3, [sp, #0]
 800ef16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ef1a:	b292      	uxth	r2, r2
 800ef1c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ef20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef24:	f8bd 3000 	ldrh.w	r3, [sp]
 800ef28:	4581      	cmp	r9, r0
 800ef2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef2e:	f84c 3b04 	str.w	r3, [ip], #4
 800ef32:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ef36:	d2db      	bcs.n	800eef0 <quorem+0x42>
 800ef38:	f855 300b 	ldr.w	r3, [r5, fp]
 800ef3c:	b92b      	cbnz	r3, 800ef4a <quorem+0x9c>
 800ef3e:	9b01      	ldr	r3, [sp, #4]
 800ef40:	3b04      	subs	r3, #4
 800ef42:	429d      	cmp	r5, r3
 800ef44:	461a      	mov	r2, r3
 800ef46:	d32c      	bcc.n	800efa2 <quorem+0xf4>
 800ef48:	613c      	str	r4, [r7, #16]
 800ef4a:	4638      	mov	r0, r7
 800ef4c:	f001 f9a6 	bl	801029c <__mcmp>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	db22      	blt.n	800ef9a <quorem+0xec>
 800ef54:	3601      	adds	r6, #1
 800ef56:	4629      	mov	r1, r5
 800ef58:	2000      	movs	r0, #0
 800ef5a:	f858 2b04 	ldr.w	r2, [r8], #4
 800ef5e:	f8d1 c000 	ldr.w	ip, [r1]
 800ef62:	b293      	uxth	r3, r2
 800ef64:	1ac3      	subs	r3, r0, r3
 800ef66:	0c12      	lsrs	r2, r2, #16
 800ef68:	fa13 f38c 	uxtah	r3, r3, ip
 800ef6c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ef70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef74:	b29b      	uxth	r3, r3
 800ef76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef7a:	45c1      	cmp	r9, r8
 800ef7c:	f841 3b04 	str.w	r3, [r1], #4
 800ef80:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ef84:	d2e9      	bcs.n	800ef5a <quorem+0xac>
 800ef86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ef8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ef8e:	b922      	cbnz	r2, 800ef9a <quorem+0xec>
 800ef90:	3b04      	subs	r3, #4
 800ef92:	429d      	cmp	r5, r3
 800ef94:	461a      	mov	r2, r3
 800ef96:	d30a      	bcc.n	800efae <quorem+0x100>
 800ef98:	613c      	str	r4, [r7, #16]
 800ef9a:	4630      	mov	r0, r6
 800ef9c:	b003      	add	sp, #12
 800ef9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efa2:	6812      	ldr	r2, [r2, #0]
 800efa4:	3b04      	subs	r3, #4
 800efa6:	2a00      	cmp	r2, #0
 800efa8:	d1ce      	bne.n	800ef48 <quorem+0x9a>
 800efaa:	3c01      	subs	r4, #1
 800efac:	e7c9      	b.n	800ef42 <quorem+0x94>
 800efae:	6812      	ldr	r2, [r2, #0]
 800efb0:	3b04      	subs	r3, #4
 800efb2:	2a00      	cmp	r2, #0
 800efb4:	d1f0      	bne.n	800ef98 <quorem+0xea>
 800efb6:	3c01      	subs	r4, #1
 800efb8:	e7eb      	b.n	800ef92 <quorem+0xe4>
 800efba:	2000      	movs	r0, #0
 800efbc:	e7ee      	b.n	800ef9c <quorem+0xee>
	...

0800efc0 <_dtoa_r>:
 800efc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efc4:	ed2d 8b04 	vpush	{d8-d9}
 800efc8:	69c5      	ldr	r5, [r0, #28]
 800efca:	b093      	sub	sp, #76	; 0x4c
 800efcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800efd0:	ec57 6b10 	vmov	r6, r7, d0
 800efd4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800efd8:	9107      	str	r1, [sp, #28]
 800efda:	4604      	mov	r4, r0
 800efdc:	920a      	str	r2, [sp, #40]	; 0x28
 800efde:	930d      	str	r3, [sp, #52]	; 0x34
 800efe0:	b975      	cbnz	r5, 800f000 <_dtoa_r+0x40>
 800efe2:	2010      	movs	r0, #16
 800efe4:	f000 fe2a 	bl	800fc3c <malloc>
 800efe8:	4602      	mov	r2, r0
 800efea:	61e0      	str	r0, [r4, #28]
 800efec:	b920      	cbnz	r0, 800eff8 <_dtoa_r+0x38>
 800efee:	4bae      	ldr	r3, [pc, #696]	; (800f2a8 <_dtoa_r+0x2e8>)
 800eff0:	21ef      	movs	r1, #239	; 0xef
 800eff2:	48ae      	ldr	r0, [pc, #696]	; (800f2ac <_dtoa_r+0x2ec>)
 800eff4:	f001 fc82 	bl	80108fc <__assert_func>
 800eff8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800effc:	6005      	str	r5, [r0, #0]
 800effe:	60c5      	str	r5, [r0, #12]
 800f000:	69e3      	ldr	r3, [r4, #28]
 800f002:	6819      	ldr	r1, [r3, #0]
 800f004:	b151      	cbz	r1, 800f01c <_dtoa_r+0x5c>
 800f006:	685a      	ldr	r2, [r3, #4]
 800f008:	604a      	str	r2, [r1, #4]
 800f00a:	2301      	movs	r3, #1
 800f00c:	4093      	lsls	r3, r2
 800f00e:	608b      	str	r3, [r1, #8]
 800f010:	4620      	mov	r0, r4
 800f012:	f000 ff07 	bl	800fe24 <_Bfree>
 800f016:	69e3      	ldr	r3, [r4, #28]
 800f018:	2200      	movs	r2, #0
 800f01a:	601a      	str	r2, [r3, #0]
 800f01c:	1e3b      	subs	r3, r7, #0
 800f01e:	bfbb      	ittet	lt
 800f020:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f024:	9303      	strlt	r3, [sp, #12]
 800f026:	2300      	movge	r3, #0
 800f028:	2201      	movlt	r2, #1
 800f02a:	bfac      	ite	ge
 800f02c:	f8c8 3000 	strge.w	r3, [r8]
 800f030:	f8c8 2000 	strlt.w	r2, [r8]
 800f034:	4b9e      	ldr	r3, [pc, #632]	; (800f2b0 <_dtoa_r+0x2f0>)
 800f036:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f03a:	ea33 0308 	bics.w	r3, r3, r8
 800f03e:	d11b      	bne.n	800f078 <_dtoa_r+0xb8>
 800f040:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f042:	f242 730f 	movw	r3, #9999	; 0x270f
 800f046:	6013      	str	r3, [r2, #0]
 800f048:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f04c:	4333      	orrs	r3, r6
 800f04e:	f000 8593 	beq.w	800fb78 <_dtoa_r+0xbb8>
 800f052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f054:	b963      	cbnz	r3, 800f070 <_dtoa_r+0xb0>
 800f056:	4b97      	ldr	r3, [pc, #604]	; (800f2b4 <_dtoa_r+0x2f4>)
 800f058:	e027      	b.n	800f0aa <_dtoa_r+0xea>
 800f05a:	4b97      	ldr	r3, [pc, #604]	; (800f2b8 <_dtoa_r+0x2f8>)
 800f05c:	9300      	str	r3, [sp, #0]
 800f05e:	3308      	adds	r3, #8
 800f060:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f062:	6013      	str	r3, [r2, #0]
 800f064:	9800      	ldr	r0, [sp, #0]
 800f066:	b013      	add	sp, #76	; 0x4c
 800f068:	ecbd 8b04 	vpop	{d8-d9}
 800f06c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f070:	4b90      	ldr	r3, [pc, #576]	; (800f2b4 <_dtoa_r+0x2f4>)
 800f072:	9300      	str	r3, [sp, #0]
 800f074:	3303      	adds	r3, #3
 800f076:	e7f3      	b.n	800f060 <_dtoa_r+0xa0>
 800f078:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f07c:	2200      	movs	r2, #0
 800f07e:	ec51 0b17 	vmov	r0, r1, d7
 800f082:	eeb0 8a47 	vmov.f32	s16, s14
 800f086:	eef0 8a67 	vmov.f32	s17, s15
 800f08a:	2300      	movs	r3, #0
 800f08c:	f7f1 fd54 	bl	8000b38 <__aeabi_dcmpeq>
 800f090:	4681      	mov	r9, r0
 800f092:	b160      	cbz	r0, 800f0ae <_dtoa_r+0xee>
 800f094:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f096:	2301      	movs	r3, #1
 800f098:	6013      	str	r3, [r2, #0]
 800f09a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	f000 8568 	beq.w	800fb72 <_dtoa_r+0xbb2>
 800f0a2:	4b86      	ldr	r3, [pc, #536]	; (800f2bc <_dtoa_r+0x2fc>)
 800f0a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f0a6:	6013      	str	r3, [r2, #0]
 800f0a8:	3b01      	subs	r3, #1
 800f0aa:	9300      	str	r3, [sp, #0]
 800f0ac:	e7da      	b.n	800f064 <_dtoa_r+0xa4>
 800f0ae:	aa10      	add	r2, sp, #64	; 0x40
 800f0b0:	a911      	add	r1, sp, #68	; 0x44
 800f0b2:	4620      	mov	r0, r4
 800f0b4:	eeb0 0a48 	vmov.f32	s0, s16
 800f0b8:	eef0 0a68 	vmov.f32	s1, s17
 800f0bc:	f001 f994 	bl	80103e8 <__d2b>
 800f0c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f0c4:	4682      	mov	sl, r0
 800f0c6:	2d00      	cmp	r5, #0
 800f0c8:	d07f      	beq.n	800f1ca <_dtoa_r+0x20a>
 800f0ca:	ee18 3a90 	vmov	r3, s17
 800f0ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f0d2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f0d6:	ec51 0b18 	vmov	r0, r1, d8
 800f0da:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f0de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f0e2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f0e6:	4619      	mov	r1, r3
 800f0e8:	2200      	movs	r2, #0
 800f0ea:	4b75      	ldr	r3, [pc, #468]	; (800f2c0 <_dtoa_r+0x300>)
 800f0ec:	f7f1 f904 	bl	80002f8 <__aeabi_dsub>
 800f0f0:	a367      	add	r3, pc, #412	; (adr r3, 800f290 <_dtoa_r+0x2d0>)
 800f0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0f6:	f7f1 fab7 	bl	8000668 <__aeabi_dmul>
 800f0fa:	a367      	add	r3, pc, #412	; (adr r3, 800f298 <_dtoa_r+0x2d8>)
 800f0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f100:	f7f1 f8fc 	bl	80002fc <__adddf3>
 800f104:	4606      	mov	r6, r0
 800f106:	4628      	mov	r0, r5
 800f108:	460f      	mov	r7, r1
 800f10a:	f7f1 fa43 	bl	8000594 <__aeabi_i2d>
 800f10e:	a364      	add	r3, pc, #400	; (adr r3, 800f2a0 <_dtoa_r+0x2e0>)
 800f110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f114:	f7f1 faa8 	bl	8000668 <__aeabi_dmul>
 800f118:	4602      	mov	r2, r0
 800f11a:	460b      	mov	r3, r1
 800f11c:	4630      	mov	r0, r6
 800f11e:	4639      	mov	r1, r7
 800f120:	f7f1 f8ec 	bl	80002fc <__adddf3>
 800f124:	4606      	mov	r6, r0
 800f126:	460f      	mov	r7, r1
 800f128:	f7f1 fd4e 	bl	8000bc8 <__aeabi_d2iz>
 800f12c:	2200      	movs	r2, #0
 800f12e:	4683      	mov	fp, r0
 800f130:	2300      	movs	r3, #0
 800f132:	4630      	mov	r0, r6
 800f134:	4639      	mov	r1, r7
 800f136:	f7f1 fd09 	bl	8000b4c <__aeabi_dcmplt>
 800f13a:	b148      	cbz	r0, 800f150 <_dtoa_r+0x190>
 800f13c:	4658      	mov	r0, fp
 800f13e:	f7f1 fa29 	bl	8000594 <__aeabi_i2d>
 800f142:	4632      	mov	r2, r6
 800f144:	463b      	mov	r3, r7
 800f146:	f7f1 fcf7 	bl	8000b38 <__aeabi_dcmpeq>
 800f14a:	b908      	cbnz	r0, 800f150 <_dtoa_r+0x190>
 800f14c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f150:	f1bb 0f16 	cmp.w	fp, #22
 800f154:	d857      	bhi.n	800f206 <_dtoa_r+0x246>
 800f156:	4b5b      	ldr	r3, [pc, #364]	; (800f2c4 <_dtoa_r+0x304>)
 800f158:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f160:	ec51 0b18 	vmov	r0, r1, d8
 800f164:	f7f1 fcf2 	bl	8000b4c <__aeabi_dcmplt>
 800f168:	2800      	cmp	r0, #0
 800f16a:	d04e      	beq.n	800f20a <_dtoa_r+0x24a>
 800f16c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f170:	2300      	movs	r3, #0
 800f172:	930c      	str	r3, [sp, #48]	; 0x30
 800f174:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f176:	1b5b      	subs	r3, r3, r5
 800f178:	1e5a      	subs	r2, r3, #1
 800f17a:	bf45      	ittet	mi
 800f17c:	f1c3 0301 	rsbmi	r3, r3, #1
 800f180:	9305      	strmi	r3, [sp, #20]
 800f182:	2300      	movpl	r3, #0
 800f184:	2300      	movmi	r3, #0
 800f186:	9206      	str	r2, [sp, #24]
 800f188:	bf54      	ite	pl
 800f18a:	9305      	strpl	r3, [sp, #20]
 800f18c:	9306      	strmi	r3, [sp, #24]
 800f18e:	f1bb 0f00 	cmp.w	fp, #0
 800f192:	db3c      	blt.n	800f20e <_dtoa_r+0x24e>
 800f194:	9b06      	ldr	r3, [sp, #24]
 800f196:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f19a:	445b      	add	r3, fp
 800f19c:	9306      	str	r3, [sp, #24]
 800f19e:	2300      	movs	r3, #0
 800f1a0:	9308      	str	r3, [sp, #32]
 800f1a2:	9b07      	ldr	r3, [sp, #28]
 800f1a4:	2b09      	cmp	r3, #9
 800f1a6:	d868      	bhi.n	800f27a <_dtoa_r+0x2ba>
 800f1a8:	2b05      	cmp	r3, #5
 800f1aa:	bfc4      	itt	gt
 800f1ac:	3b04      	subgt	r3, #4
 800f1ae:	9307      	strgt	r3, [sp, #28]
 800f1b0:	9b07      	ldr	r3, [sp, #28]
 800f1b2:	f1a3 0302 	sub.w	r3, r3, #2
 800f1b6:	bfcc      	ite	gt
 800f1b8:	2500      	movgt	r5, #0
 800f1ba:	2501      	movle	r5, #1
 800f1bc:	2b03      	cmp	r3, #3
 800f1be:	f200 8085 	bhi.w	800f2cc <_dtoa_r+0x30c>
 800f1c2:	e8df f003 	tbb	[pc, r3]
 800f1c6:	3b2e      	.short	0x3b2e
 800f1c8:	5839      	.short	0x5839
 800f1ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f1ce:	441d      	add	r5, r3
 800f1d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f1d4:	2b20      	cmp	r3, #32
 800f1d6:	bfc1      	itttt	gt
 800f1d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f1dc:	fa08 f803 	lslgt.w	r8, r8, r3
 800f1e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800f1e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800f1e8:	bfd6      	itet	le
 800f1ea:	f1c3 0320 	rsble	r3, r3, #32
 800f1ee:	ea48 0003 	orrgt.w	r0, r8, r3
 800f1f2:	fa06 f003 	lslle.w	r0, r6, r3
 800f1f6:	f7f1 f9bd 	bl	8000574 <__aeabi_ui2d>
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800f200:	3d01      	subs	r5, #1
 800f202:	920e      	str	r2, [sp, #56]	; 0x38
 800f204:	e76f      	b.n	800f0e6 <_dtoa_r+0x126>
 800f206:	2301      	movs	r3, #1
 800f208:	e7b3      	b.n	800f172 <_dtoa_r+0x1b2>
 800f20a:	900c      	str	r0, [sp, #48]	; 0x30
 800f20c:	e7b2      	b.n	800f174 <_dtoa_r+0x1b4>
 800f20e:	9b05      	ldr	r3, [sp, #20]
 800f210:	eba3 030b 	sub.w	r3, r3, fp
 800f214:	9305      	str	r3, [sp, #20]
 800f216:	f1cb 0300 	rsb	r3, fp, #0
 800f21a:	9308      	str	r3, [sp, #32]
 800f21c:	2300      	movs	r3, #0
 800f21e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f220:	e7bf      	b.n	800f1a2 <_dtoa_r+0x1e2>
 800f222:	2300      	movs	r3, #0
 800f224:	9309      	str	r3, [sp, #36]	; 0x24
 800f226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f228:	2b00      	cmp	r3, #0
 800f22a:	dc52      	bgt.n	800f2d2 <_dtoa_r+0x312>
 800f22c:	2301      	movs	r3, #1
 800f22e:	9301      	str	r3, [sp, #4]
 800f230:	9304      	str	r3, [sp, #16]
 800f232:	461a      	mov	r2, r3
 800f234:	920a      	str	r2, [sp, #40]	; 0x28
 800f236:	e00b      	b.n	800f250 <_dtoa_r+0x290>
 800f238:	2301      	movs	r3, #1
 800f23a:	e7f3      	b.n	800f224 <_dtoa_r+0x264>
 800f23c:	2300      	movs	r3, #0
 800f23e:	9309      	str	r3, [sp, #36]	; 0x24
 800f240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f242:	445b      	add	r3, fp
 800f244:	9301      	str	r3, [sp, #4]
 800f246:	3301      	adds	r3, #1
 800f248:	2b01      	cmp	r3, #1
 800f24a:	9304      	str	r3, [sp, #16]
 800f24c:	bfb8      	it	lt
 800f24e:	2301      	movlt	r3, #1
 800f250:	69e0      	ldr	r0, [r4, #28]
 800f252:	2100      	movs	r1, #0
 800f254:	2204      	movs	r2, #4
 800f256:	f102 0614 	add.w	r6, r2, #20
 800f25a:	429e      	cmp	r6, r3
 800f25c:	d93d      	bls.n	800f2da <_dtoa_r+0x31a>
 800f25e:	6041      	str	r1, [r0, #4]
 800f260:	4620      	mov	r0, r4
 800f262:	f000 fd9f 	bl	800fda4 <_Balloc>
 800f266:	9000      	str	r0, [sp, #0]
 800f268:	2800      	cmp	r0, #0
 800f26a:	d139      	bne.n	800f2e0 <_dtoa_r+0x320>
 800f26c:	4b16      	ldr	r3, [pc, #88]	; (800f2c8 <_dtoa_r+0x308>)
 800f26e:	4602      	mov	r2, r0
 800f270:	f240 11af 	movw	r1, #431	; 0x1af
 800f274:	e6bd      	b.n	800eff2 <_dtoa_r+0x32>
 800f276:	2301      	movs	r3, #1
 800f278:	e7e1      	b.n	800f23e <_dtoa_r+0x27e>
 800f27a:	2501      	movs	r5, #1
 800f27c:	2300      	movs	r3, #0
 800f27e:	9307      	str	r3, [sp, #28]
 800f280:	9509      	str	r5, [sp, #36]	; 0x24
 800f282:	f04f 33ff 	mov.w	r3, #4294967295
 800f286:	9301      	str	r3, [sp, #4]
 800f288:	9304      	str	r3, [sp, #16]
 800f28a:	2200      	movs	r2, #0
 800f28c:	2312      	movs	r3, #18
 800f28e:	e7d1      	b.n	800f234 <_dtoa_r+0x274>
 800f290:	636f4361 	.word	0x636f4361
 800f294:	3fd287a7 	.word	0x3fd287a7
 800f298:	8b60c8b3 	.word	0x8b60c8b3
 800f29c:	3fc68a28 	.word	0x3fc68a28
 800f2a0:	509f79fb 	.word	0x509f79fb
 800f2a4:	3fd34413 	.word	0x3fd34413
 800f2a8:	0801217a 	.word	0x0801217a
 800f2ac:	08012191 	.word	0x08012191
 800f2b0:	7ff00000 	.word	0x7ff00000
 800f2b4:	08012176 	.word	0x08012176
 800f2b8:	0801216d 	.word	0x0801216d
 800f2bc:	0801214a 	.word	0x0801214a
 800f2c0:	3ff80000 	.word	0x3ff80000
 800f2c4:	08012280 	.word	0x08012280
 800f2c8:	080121e9 	.word	0x080121e9
 800f2cc:	2301      	movs	r3, #1
 800f2ce:	9309      	str	r3, [sp, #36]	; 0x24
 800f2d0:	e7d7      	b.n	800f282 <_dtoa_r+0x2c2>
 800f2d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2d4:	9301      	str	r3, [sp, #4]
 800f2d6:	9304      	str	r3, [sp, #16]
 800f2d8:	e7ba      	b.n	800f250 <_dtoa_r+0x290>
 800f2da:	3101      	adds	r1, #1
 800f2dc:	0052      	lsls	r2, r2, #1
 800f2de:	e7ba      	b.n	800f256 <_dtoa_r+0x296>
 800f2e0:	69e3      	ldr	r3, [r4, #28]
 800f2e2:	9a00      	ldr	r2, [sp, #0]
 800f2e4:	601a      	str	r2, [r3, #0]
 800f2e6:	9b04      	ldr	r3, [sp, #16]
 800f2e8:	2b0e      	cmp	r3, #14
 800f2ea:	f200 80a8 	bhi.w	800f43e <_dtoa_r+0x47e>
 800f2ee:	2d00      	cmp	r5, #0
 800f2f0:	f000 80a5 	beq.w	800f43e <_dtoa_r+0x47e>
 800f2f4:	f1bb 0f00 	cmp.w	fp, #0
 800f2f8:	dd38      	ble.n	800f36c <_dtoa_r+0x3ac>
 800f2fa:	4bc0      	ldr	r3, [pc, #768]	; (800f5fc <_dtoa_r+0x63c>)
 800f2fc:	f00b 020f 	and.w	r2, fp, #15
 800f300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f304:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f308:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f30c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800f310:	d019      	beq.n	800f346 <_dtoa_r+0x386>
 800f312:	4bbb      	ldr	r3, [pc, #748]	; (800f600 <_dtoa_r+0x640>)
 800f314:	ec51 0b18 	vmov	r0, r1, d8
 800f318:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f31c:	f7f1 face 	bl	80008bc <__aeabi_ddiv>
 800f320:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f324:	f008 080f 	and.w	r8, r8, #15
 800f328:	2503      	movs	r5, #3
 800f32a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800f600 <_dtoa_r+0x640>
 800f32e:	f1b8 0f00 	cmp.w	r8, #0
 800f332:	d10a      	bne.n	800f34a <_dtoa_r+0x38a>
 800f334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f338:	4632      	mov	r2, r6
 800f33a:	463b      	mov	r3, r7
 800f33c:	f7f1 fabe 	bl	80008bc <__aeabi_ddiv>
 800f340:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f344:	e02b      	b.n	800f39e <_dtoa_r+0x3de>
 800f346:	2502      	movs	r5, #2
 800f348:	e7ef      	b.n	800f32a <_dtoa_r+0x36a>
 800f34a:	f018 0f01 	tst.w	r8, #1
 800f34e:	d008      	beq.n	800f362 <_dtoa_r+0x3a2>
 800f350:	4630      	mov	r0, r6
 800f352:	4639      	mov	r1, r7
 800f354:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f358:	f7f1 f986 	bl	8000668 <__aeabi_dmul>
 800f35c:	3501      	adds	r5, #1
 800f35e:	4606      	mov	r6, r0
 800f360:	460f      	mov	r7, r1
 800f362:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f366:	f109 0908 	add.w	r9, r9, #8
 800f36a:	e7e0      	b.n	800f32e <_dtoa_r+0x36e>
 800f36c:	f000 809f 	beq.w	800f4ae <_dtoa_r+0x4ee>
 800f370:	f1cb 0600 	rsb	r6, fp, #0
 800f374:	4ba1      	ldr	r3, [pc, #644]	; (800f5fc <_dtoa_r+0x63c>)
 800f376:	4fa2      	ldr	r7, [pc, #648]	; (800f600 <_dtoa_r+0x640>)
 800f378:	f006 020f 	and.w	r2, r6, #15
 800f37c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f384:	ec51 0b18 	vmov	r0, r1, d8
 800f388:	f7f1 f96e 	bl	8000668 <__aeabi_dmul>
 800f38c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f390:	1136      	asrs	r6, r6, #4
 800f392:	2300      	movs	r3, #0
 800f394:	2502      	movs	r5, #2
 800f396:	2e00      	cmp	r6, #0
 800f398:	d17e      	bne.n	800f498 <_dtoa_r+0x4d8>
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d1d0      	bne.n	800f340 <_dtoa_r+0x380>
 800f39e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	f000 8084 	beq.w	800f4b2 <_dtoa_r+0x4f2>
 800f3aa:	4b96      	ldr	r3, [pc, #600]	; (800f604 <_dtoa_r+0x644>)
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	4640      	mov	r0, r8
 800f3b0:	4649      	mov	r1, r9
 800f3b2:	f7f1 fbcb 	bl	8000b4c <__aeabi_dcmplt>
 800f3b6:	2800      	cmp	r0, #0
 800f3b8:	d07b      	beq.n	800f4b2 <_dtoa_r+0x4f2>
 800f3ba:	9b04      	ldr	r3, [sp, #16]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d078      	beq.n	800f4b2 <_dtoa_r+0x4f2>
 800f3c0:	9b01      	ldr	r3, [sp, #4]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	dd39      	ble.n	800f43a <_dtoa_r+0x47a>
 800f3c6:	4b90      	ldr	r3, [pc, #576]	; (800f608 <_dtoa_r+0x648>)
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	4640      	mov	r0, r8
 800f3cc:	4649      	mov	r1, r9
 800f3ce:	f7f1 f94b 	bl	8000668 <__aeabi_dmul>
 800f3d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f3d6:	9e01      	ldr	r6, [sp, #4]
 800f3d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f3dc:	3501      	adds	r5, #1
 800f3de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f3e2:	4628      	mov	r0, r5
 800f3e4:	f7f1 f8d6 	bl	8000594 <__aeabi_i2d>
 800f3e8:	4642      	mov	r2, r8
 800f3ea:	464b      	mov	r3, r9
 800f3ec:	f7f1 f93c 	bl	8000668 <__aeabi_dmul>
 800f3f0:	4b86      	ldr	r3, [pc, #536]	; (800f60c <_dtoa_r+0x64c>)
 800f3f2:	2200      	movs	r2, #0
 800f3f4:	f7f0 ff82 	bl	80002fc <__adddf3>
 800f3f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f3fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f400:	9303      	str	r3, [sp, #12]
 800f402:	2e00      	cmp	r6, #0
 800f404:	d158      	bne.n	800f4b8 <_dtoa_r+0x4f8>
 800f406:	4b82      	ldr	r3, [pc, #520]	; (800f610 <_dtoa_r+0x650>)
 800f408:	2200      	movs	r2, #0
 800f40a:	4640      	mov	r0, r8
 800f40c:	4649      	mov	r1, r9
 800f40e:	f7f0 ff73 	bl	80002f8 <__aeabi_dsub>
 800f412:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f416:	4680      	mov	r8, r0
 800f418:	4689      	mov	r9, r1
 800f41a:	f7f1 fbb5 	bl	8000b88 <__aeabi_dcmpgt>
 800f41e:	2800      	cmp	r0, #0
 800f420:	f040 8296 	bne.w	800f950 <_dtoa_r+0x990>
 800f424:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f428:	4640      	mov	r0, r8
 800f42a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f42e:	4649      	mov	r1, r9
 800f430:	f7f1 fb8c 	bl	8000b4c <__aeabi_dcmplt>
 800f434:	2800      	cmp	r0, #0
 800f436:	f040 8289 	bne.w	800f94c <_dtoa_r+0x98c>
 800f43a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f43e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f440:	2b00      	cmp	r3, #0
 800f442:	f2c0 814e 	blt.w	800f6e2 <_dtoa_r+0x722>
 800f446:	f1bb 0f0e 	cmp.w	fp, #14
 800f44a:	f300 814a 	bgt.w	800f6e2 <_dtoa_r+0x722>
 800f44e:	4b6b      	ldr	r3, [pc, #428]	; (800f5fc <_dtoa_r+0x63c>)
 800f450:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f454:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	f280 80dc 	bge.w	800f618 <_dtoa_r+0x658>
 800f460:	9b04      	ldr	r3, [sp, #16]
 800f462:	2b00      	cmp	r3, #0
 800f464:	f300 80d8 	bgt.w	800f618 <_dtoa_r+0x658>
 800f468:	f040 826f 	bne.w	800f94a <_dtoa_r+0x98a>
 800f46c:	4b68      	ldr	r3, [pc, #416]	; (800f610 <_dtoa_r+0x650>)
 800f46e:	2200      	movs	r2, #0
 800f470:	4640      	mov	r0, r8
 800f472:	4649      	mov	r1, r9
 800f474:	f7f1 f8f8 	bl	8000668 <__aeabi_dmul>
 800f478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f47c:	f7f1 fb7a 	bl	8000b74 <__aeabi_dcmpge>
 800f480:	9e04      	ldr	r6, [sp, #16]
 800f482:	4637      	mov	r7, r6
 800f484:	2800      	cmp	r0, #0
 800f486:	f040 8245 	bne.w	800f914 <_dtoa_r+0x954>
 800f48a:	9d00      	ldr	r5, [sp, #0]
 800f48c:	2331      	movs	r3, #49	; 0x31
 800f48e:	f805 3b01 	strb.w	r3, [r5], #1
 800f492:	f10b 0b01 	add.w	fp, fp, #1
 800f496:	e241      	b.n	800f91c <_dtoa_r+0x95c>
 800f498:	07f2      	lsls	r2, r6, #31
 800f49a:	d505      	bpl.n	800f4a8 <_dtoa_r+0x4e8>
 800f49c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4a0:	f7f1 f8e2 	bl	8000668 <__aeabi_dmul>
 800f4a4:	3501      	adds	r5, #1
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	1076      	asrs	r6, r6, #1
 800f4aa:	3708      	adds	r7, #8
 800f4ac:	e773      	b.n	800f396 <_dtoa_r+0x3d6>
 800f4ae:	2502      	movs	r5, #2
 800f4b0:	e775      	b.n	800f39e <_dtoa_r+0x3de>
 800f4b2:	9e04      	ldr	r6, [sp, #16]
 800f4b4:	465f      	mov	r7, fp
 800f4b6:	e792      	b.n	800f3de <_dtoa_r+0x41e>
 800f4b8:	9900      	ldr	r1, [sp, #0]
 800f4ba:	4b50      	ldr	r3, [pc, #320]	; (800f5fc <_dtoa_r+0x63c>)
 800f4bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f4c0:	4431      	add	r1, r6
 800f4c2:	9102      	str	r1, [sp, #8]
 800f4c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f4c6:	eeb0 9a47 	vmov.f32	s18, s14
 800f4ca:	eef0 9a67 	vmov.f32	s19, s15
 800f4ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f4d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f4d6:	2900      	cmp	r1, #0
 800f4d8:	d044      	beq.n	800f564 <_dtoa_r+0x5a4>
 800f4da:	494e      	ldr	r1, [pc, #312]	; (800f614 <_dtoa_r+0x654>)
 800f4dc:	2000      	movs	r0, #0
 800f4de:	f7f1 f9ed 	bl	80008bc <__aeabi_ddiv>
 800f4e2:	ec53 2b19 	vmov	r2, r3, d9
 800f4e6:	f7f0 ff07 	bl	80002f8 <__aeabi_dsub>
 800f4ea:	9d00      	ldr	r5, [sp, #0]
 800f4ec:	ec41 0b19 	vmov	d9, r0, r1
 800f4f0:	4649      	mov	r1, r9
 800f4f2:	4640      	mov	r0, r8
 800f4f4:	f7f1 fb68 	bl	8000bc8 <__aeabi_d2iz>
 800f4f8:	4606      	mov	r6, r0
 800f4fa:	f7f1 f84b 	bl	8000594 <__aeabi_i2d>
 800f4fe:	4602      	mov	r2, r0
 800f500:	460b      	mov	r3, r1
 800f502:	4640      	mov	r0, r8
 800f504:	4649      	mov	r1, r9
 800f506:	f7f0 fef7 	bl	80002f8 <__aeabi_dsub>
 800f50a:	3630      	adds	r6, #48	; 0x30
 800f50c:	f805 6b01 	strb.w	r6, [r5], #1
 800f510:	ec53 2b19 	vmov	r2, r3, d9
 800f514:	4680      	mov	r8, r0
 800f516:	4689      	mov	r9, r1
 800f518:	f7f1 fb18 	bl	8000b4c <__aeabi_dcmplt>
 800f51c:	2800      	cmp	r0, #0
 800f51e:	d164      	bne.n	800f5ea <_dtoa_r+0x62a>
 800f520:	4642      	mov	r2, r8
 800f522:	464b      	mov	r3, r9
 800f524:	4937      	ldr	r1, [pc, #220]	; (800f604 <_dtoa_r+0x644>)
 800f526:	2000      	movs	r0, #0
 800f528:	f7f0 fee6 	bl	80002f8 <__aeabi_dsub>
 800f52c:	ec53 2b19 	vmov	r2, r3, d9
 800f530:	f7f1 fb0c 	bl	8000b4c <__aeabi_dcmplt>
 800f534:	2800      	cmp	r0, #0
 800f536:	f040 80b6 	bne.w	800f6a6 <_dtoa_r+0x6e6>
 800f53a:	9b02      	ldr	r3, [sp, #8]
 800f53c:	429d      	cmp	r5, r3
 800f53e:	f43f af7c 	beq.w	800f43a <_dtoa_r+0x47a>
 800f542:	4b31      	ldr	r3, [pc, #196]	; (800f608 <_dtoa_r+0x648>)
 800f544:	ec51 0b19 	vmov	r0, r1, d9
 800f548:	2200      	movs	r2, #0
 800f54a:	f7f1 f88d 	bl	8000668 <__aeabi_dmul>
 800f54e:	4b2e      	ldr	r3, [pc, #184]	; (800f608 <_dtoa_r+0x648>)
 800f550:	ec41 0b19 	vmov	d9, r0, r1
 800f554:	2200      	movs	r2, #0
 800f556:	4640      	mov	r0, r8
 800f558:	4649      	mov	r1, r9
 800f55a:	f7f1 f885 	bl	8000668 <__aeabi_dmul>
 800f55e:	4680      	mov	r8, r0
 800f560:	4689      	mov	r9, r1
 800f562:	e7c5      	b.n	800f4f0 <_dtoa_r+0x530>
 800f564:	ec51 0b17 	vmov	r0, r1, d7
 800f568:	f7f1 f87e 	bl	8000668 <__aeabi_dmul>
 800f56c:	9b02      	ldr	r3, [sp, #8]
 800f56e:	9d00      	ldr	r5, [sp, #0]
 800f570:	930f      	str	r3, [sp, #60]	; 0x3c
 800f572:	ec41 0b19 	vmov	d9, r0, r1
 800f576:	4649      	mov	r1, r9
 800f578:	4640      	mov	r0, r8
 800f57a:	f7f1 fb25 	bl	8000bc8 <__aeabi_d2iz>
 800f57e:	4606      	mov	r6, r0
 800f580:	f7f1 f808 	bl	8000594 <__aeabi_i2d>
 800f584:	3630      	adds	r6, #48	; 0x30
 800f586:	4602      	mov	r2, r0
 800f588:	460b      	mov	r3, r1
 800f58a:	4640      	mov	r0, r8
 800f58c:	4649      	mov	r1, r9
 800f58e:	f7f0 feb3 	bl	80002f8 <__aeabi_dsub>
 800f592:	f805 6b01 	strb.w	r6, [r5], #1
 800f596:	9b02      	ldr	r3, [sp, #8]
 800f598:	429d      	cmp	r5, r3
 800f59a:	4680      	mov	r8, r0
 800f59c:	4689      	mov	r9, r1
 800f59e:	f04f 0200 	mov.w	r2, #0
 800f5a2:	d124      	bne.n	800f5ee <_dtoa_r+0x62e>
 800f5a4:	4b1b      	ldr	r3, [pc, #108]	; (800f614 <_dtoa_r+0x654>)
 800f5a6:	ec51 0b19 	vmov	r0, r1, d9
 800f5aa:	f7f0 fea7 	bl	80002fc <__adddf3>
 800f5ae:	4602      	mov	r2, r0
 800f5b0:	460b      	mov	r3, r1
 800f5b2:	4640      	mov	r0, r8
 800f5b4:	4649      	mov	r1, r9
 800f5b6:	f7f1 fae7 	bl	8000b88 <__aeabi_dcmpgt>
 800f5ba:	2800      	cmp	r0, #0
 800f5bc:	d173      	bne.n	800f6a6 <_dtoa_r+0x6e6>
 800f5be:	ec53 2b19 	vmov	r2, r3, d9
 800f5c2:	4914      	ldr	r1, [pc, #80]	; (800f614 <_dtoa_r+0x654>)
 800f5c4:	2000      	movs	r0, #0
 800f5c6:	f7f0 fe97 	bl	80002f8 <__aeabi_dsub>
 800f5ca:	4602      	mov	r2, r0
 800f5cc:	460b      	mov	r3, r1
 800f5ce:	4640      	mov	r0, r8
 800f5d0:	4649      	mov	r1, r9
 800f5d2:	f7f1 fabb 	bl	8000b4c <__aeabi_dcmplt>
 800f5d6:	2800      	cmp	r0, #0
 800f5d8:	f43f af2f 	beq.w	800f43a <_dtoa_r+0x47a>
 800f5dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f5de:	1e6b      	subs	r3, r5, #1
 800f5e0:	930f      	str	r3, [sp, #60]	; 0x3c
 800f5e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f5e6:	2b30      	cmp	r3, #48	; 0x30
 800f5e8:	d0f8      	beq.n	800f5dc <_dtoa_r+0x61c>
 800f5ea:	46bb      	mov	fp, r7
 800f5ec:	e04a      	b.n	800f684 <_dtoa_r+0x6c4>
 800f5ee:	4b06      	ldr	r3, [pc, #24]	; (800f608 <_dtoa_r+0x648>)
 800f5f0:	f7f1 f83a 	bl	8000668 <__aeabi_dmul>
 800f5f4:	4680      	mov	r8, r0
 800f5f6:	4689      	mov	r9, r1
 800f5f8:	e7bd      	b.n	800f576 <_dtoa_r+0x5b6>
 800f5fa:	bf00      	nop
 800f5fc:	08012280 	.word	0x08012280
 800f600:	08012258 	.word	0x08012258
 800f604:	3ff00000 	.word	0x3ff00000
 800f608:	40240000 	.word	0x40240000
 800f60c:	401c0000 	.word	0x401c0000
 800f610:	40140000 	.word	0x40140000
 800f614:	3fe00000 	.word	0x3fe00000
 800f618:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f61c:	9d00      	ldr	r5, [sp, #0]
 800f61e:	4642      	mov	r2, r8
 800f620:	464b      	mov	r3, r9
 800f622:	4630      	mov	r0, r6
 800f624:	4639      	mov	r1, r7
 800f626:	f7f1 f949 	bl	80008bc <__aeabi_ddiv>
 800f62a:	f7f1 facd 	bl	8000bc8 <__aeabi_d2iz>
 800f62e:	9001      	str	r0, [sp, #4]
 800f630:	f7f0 ffb0 	bl	8000594 <__aeabi_i2d>
 800f634:	4642      	mov	r2, r8
 800f636:	464b      	mov	r3, r9
 800f638:	f7f1 f816 	bl	8000668 <__aeabi_dmul>
 800f63c:	4602      	mov	r2, r0
 800f63e:	460b      	mov	r3, r1
 800f640:	4630      	mov	r0, r6
 800f642:	4639      	mov	r1, r7
 800f644:	f7f0 fe58 	bl	80002f8 <__aeabi_dsub>
 800f648:	9e01      	ldr	r6, [sp, #4]
 800f64a:	9f04      	ldr	r7, [sp, #16]
 800f64c:	3630      	adds	r6, #48	; 0x30
 800f64e:	f805 6b01 	strb.w	r6, [r5], #1
 800f652:	9e00      	ldr	r6, [sp, #0]
 800f654:	1bae      	subs	r6, r5, r6
 800f656:	42b7      	cmp	r7, r6
 800f658:	4602      	mov	r2, r0
 800f65a:	460b      	mov	r3, r1
 800f65c:	d134      	bne.n	800f6c8 <_dtoa_r+0x708>
 800f65e:	f7f0 fe4d 	bl	80002fc <__adddf3>
 800f662:	4642      	mov	r2, r8
 800f664:	464b      	mov	r3, r9
 800f666:	4606      	mov	r6, r0
 800f668:	460f      	mov	r7, r1
 800f66a:	f7f1 fa8d 	bl	8000b88 <__aeabi_dcmpgt>
 800f66e:	b9c8      	cbnz	r0, 800f6a4 <_dtoa_r+0x6e4>
 800f670:	4642      	mov	r2, r8
 800f672:	464b      	mov	r3, r9
 800f674:	4630      	mov	r0, r6
 800f676:	4639      	mov	r1, r7
 800f678:	f7f1 fa5e 	bl	8000b38 <__aeabi_dcmpeq>
 800f67c:	b110      	cbz	r0, 800f684 <_dtoa_r+0x6c4>
 800f67e:	9b01      	ldr	r3, [sp, #4]
 800f680:	07db      	lsls	r3, r3, #31
 800f682:	d40f      	bmi.n	800f6a4 <_dtoa_r+0x6e4>
 800f684:	4651      	mov	r1, sl
 800f686:	4620      	mov	r0, r4
 800f688:	f000 fbcc 	bl	800fe24 <_Bfree>
 800f68c:	2300      	movs	r3, #0
 800f68e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f690:	702b      	strb	r3, [r5, #0]
 800f692:	f10b 0301 	add.w	r3, fp, #1
 800f696:	6013      	str	r3, [r2, #0]
 800f698:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	f43f ace2 	beq.w	800f064 <_dtoa_r+0xa4>
 800f6a0:	601d      	str	r5, [r3, #0]
 800f6a2:	e4df      	b.n	800f064 <_dtoa_r+0xa4>
 800f6a4:	465f      	mov	r7, fp
 800f6a6:	462b      	mov	r3, r5
 800f6a8:	461d      	mov	r5, r3
 800f6aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6ae:	2a39      	cmp	r2, #57	; 0x39
 800f6b0:	d106      	bne.n	800f6c0 <_dtoa_r+0x700>
 800f6b2:	9a00      	ldr	r2, [sp, #0]
 800f6b4:	429a      	cmp	r2, r3
 800f6b6:	d1f7      	bne.n	800f6a8 <_dtoa_r+0x6e8>
 800f6b8:	9900      	ldr	r1, [sp, #0]
 800f6ba:	2230      	movs	r2, #48	; 0x30
 800f6bc:	3701      	adds	r7, #1
 800f6be:	700a      	strb	r2, [r1, #0]
 800f6c0:	781a      	ldrb	r2, [r3, #0]
 800f6c2:	3201      	adds	r2, #1
 800f6c4:	701a      	strb	r2, [r3, #0]
 800f6c6:	e790      	b.n	800f5ea <_dtoa_r+0x62a>
 800f6c8:	4ba3      	ldr	r3, [pc, #652]	; (800f958 <_dtoa_r+0x998>)
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	f7f0 ffcc 	bl	8000668 <__aeabi_dmul>
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	4606      	mov	r6, r0
 800f6d6:	460f      	mov	r7, r1
 800f6d8:	f7f1 fa2e 	bl	8000b38 <__aeabi_dcmpeq>
 800f6dc:	2800      	cmp	r0, #0
 800f6de:	d09e      	beq.n	800f61e <_dtoa_r+0x65e>
 800f6e0:	e7d0      	b.n	800f684 <_dtoa_r+0x6c4>
 800f6e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f6e4:	2a00      	cmp	r2, #0
 800f6e6:	f000 80ca 	beq.w	800f87e <_dtoa_r+0x8be>
 800f6ea:	9a07      	ldr	r2, [sp, #28]
 800f6ec:	2a01      	cmp	r2, #1
 800f6ee:	f300 80ad 	bgt.w	800f84c <_dtoa_r+0x88c>
 800f6f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f6f4:	2a00      	cmp	r2, #0
 800f6f6:	f000 80a5 	beq.w	800f844 <_dtoa_r+0x884>
 800f6fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f6fe:	9e08      	ldr	r6, [sp, #32]
 800f700:	9d05      	ldr	r5, [sp, #20]
 800f702:	9a05      	ldr	r2, [sp, #20]
 800f704:	441a      	add	r2, r3
 800f706:	9205      	str	r2, [sp, #20]
 800f708:	9a06      	ldr	r2, [sp, #24]
 800f70a:	2101      	movs	r1, #1
 800f70c:	441a      	add	r2, r3
 800f70e:	4620      	mov	r0, r4
 800f710:	9206      	str	r2, [sp, #24]
 800f712:	f000 fc3d 	bl	800ff90 <__i2b>
 800f716:	4607      	mov	r7, r0
 800f718:	b165      	cbz	r5, 800f734 <_dtoa_r+0x774>
 800f71a:	9b06      	ldr	r3, [sp, #24]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	dd09      	ble.n	800f734 <_dtoa_r+0x774>
 800f720:	42ab      	cmp	r3, r5
 800f722:	9a05      	ldr	r2, [sp, #20]
 800f724:	bfa8      	it	ge
 800f726:	462b      	movge	r3, r5
 800f728:	1ad2      	subs	r2, r2, r3
 800f72a:	9205      	str	r2, [sp, #20]
 800f72c:	9a06      	ldr	r2, [sp, #24]
 800f72e:	1aed      	subs	r5, r5, r3
 800f730:	1ad3      	subs	r3, r2, r3
 800f732:	9306      	str	r3, [sp, #24]
 800f734:	9b08      	ldr	r3, [sp, #32]
 800f736:	b1f3      	cbz	r3, 800f776 <_dtoa_r+0x7b6>
 800f738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	f000 80a3 	beq.w	800f886 <_dtoa_r+0x8c6>
 800f740:	2e00      	cmp	r6, #0
 800f742:	dd10      	ble.n	800f766 <_dtoa_r+0x7a6>
 800f744:	4639      	mov	r1, r7
 800f746:	4632      	mov	r2, r6
 800f748:	4620      	mov	r0, r4
 800f74a:	f000 fce1 	bl	8010110 <__pow5mult>
 800f74e:	4652      	mov	r2, sl
 800f750:	4601      	mov	r1, r0
 800f752:	4607      	mov	r7, r0
 800f754:	4620      	mov	r0, r4
 800f756:	f000 fc31 	bl	800ffbc <__multiply>
 800f75a:	4651      	mov	r1, sl
 800f75c:	4680      	mov	r8, r0
 800f75e:	4620      	mov	r0, r4
 800f760:	f000 fb60 	bl	800fe24 <_Bfree>
 800f764:	46c2      	mov	sl, r8
 800f766:	9b08      	ldr	r3, [sp, #32]
 800f768:	1b9a      	subs	r2, r3, r6
 800f76a:	d004      	beq.n	800f776 <_dtoa_r+0x7b6>
 800f76c:	4651      	mov	r1, sl
 800f76e:	4620      	mov	r0, r4
 800f770:	f000 fcce 	bl	8010110 <__pow5mult>
 800f774:	4682      	mov	sl, r0
 800f776:	2101      	movs	r1, #1
 800f778:	4620      	mov	r0, r4
 800f77a:	f000 fc09 	bl	800ff90 <__i2b>
 800f77e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f780:	2b00      	cmp	r3, #0
 800f782:	4606      	mov	r6, r0
 800f784:	f340 8081 	ble.w	800f88a <_dtoa_r+0x8ca>
 800f788:	461a      	mov	r2, r3
 800f78a:	4601      	mov	r1, r0
 800f78c:	4620      	mov	r0, r4
 800f78e:	f000 fcbf 	bl	8010110 <__pow5mult>
 800f792:	9b07      	ldr	r3, [sp, #28]
 800f794:	2b01      	cmp	r3, #1
 800f796:	4606      	mov	r6, r0
 800f798:	dd7a      	ble.n	800f890 <_dtoa_r+0x8d0>
 800f79a:	f04f 0800 	mov.w	r8, #0
 800f79e:	6933      	ldr	r3, [r6, #16]
 800f7a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f7a4:	6918      	ldr	r0, [r3, #16]
 800f7a6:	f000 fba5 	bl	800fef4 <__hi0bits>
 800f7aa:	f1c0 0020 	rsb	r0, r0, #32
 800f7ae:	9b06      	ldr	r3, [sp, #24]
 800f7b0:	4418      	add	r0, r3
 800f7b2:	f010 001f 	ands.w	r0, r0, #31
 800f7b6:	f000 8094 	beq.w	800f8e2 <_dtoa_r+0x922>
 800f7ba:	f1c0 0320 	rsb	r3, r0, #32
 800f7be:	2b04      	cmp	r3, #4
 800f7c0:	f340 8085 	ble.w	800f8ce <_dtoa_r+0x90e>
 800f7c4:	9b05      	ldr	r3, [sp, #20]
 800f7c6:	f1c0 001c 	rsb	r0, r0, #28
 800f7ca:	4403      	add	r3, r0
 800f7cc:	9305      	str	r3, [sp, #20]
 800f7ce:	9b06      	ldr	r3, [sp, #24]
 800f7d0:	4403      	add	r3, r0
 800f7d2:	4405      	add	r5, r0
 800f7d4:	9306      	str	r3, [sp, #24]
 800f7d6:	9b05      	ldr	r3, [sp, #20]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	dd05      	ble.n	800f7e8 <_dtoa_r+0x828>
 800f7dc:	4651      	mov	r1, sl
 800f7de:	461a      	mov	r2, r3
 800f7e0:	4620      	mov	r0, r4
 800f7e2:	f000 fcef 	bl	80101c4 <__lshift>
 800f7e6:	4682      	mov	sl, r0
 800f7e8:	9b06      	ldr	r3, [sp, #24]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	dd05      	ble.n	800f7fa <_dtoa_r+0x83a>
 800f7ee:	4631      	mov	r1, r6
 800f7f0:	461a      	mov	r2, r3
 800f7f2:	4620      	mov	r0, r4
 800f7f4:	f000 fce6 	bl	80101c4 <__lshift>
 800f7f8:	4606      	mov	r6, r0
 800f7fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d072      	beq.n	800f8e6 <_dtoa_r+0x926>
 800f800:	4631      	mov	r1, r6
 800f802:	4650      	mov	r0, sl
 800f804:	f000 fd4a 	bl	801029c <__mcmp>
 800f808:	2800      	cmp	r0, #0
 800f80a:	da6c      	bge.n	800f8e6 <_dtoa_r+0x926>
 800f80c:	2300      	movs	r3, #0
 800f80e:	4651      	mov	r1, sl
 800f810:	220a      	movs	r2, #10
 800f812:	4620      	mov	r0, r4
 800f814:	f000 fb28 	bl	800fe68 <__multadd>
 800f818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f81a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f81e:	4682      	mov	sl, r0
 800f820:	2b00      	cmp	r3, #0
 800f822:	f000 81b0 	beq.w	800fb86 <_dtoa_r+0xbc6>
 800f826:	2300      	movs	r3, #0
 800f828:	4639      	mov	r1, r7
 800f82a:	220a      	movs	r2, #10
 800f82c:	4620      	mov	r0, r4
 800f82e:	f000 fb1b 	bl	800fe68 <__multadd>
 800f832:	9b01      	ldr	r3, [sp, #4]
 800f834:	2b00      	cmp	r3, #0
 800f836:	4607      	mov	r7, r0
 800f838:	f300 8096 	bgt.w	800f968 <_dtoa_r+0x9a8>
 800f83c:	9b07      	ldr	r3, [sp, #28]
 800f83e:	2b02      	cmp	r3, #2
 800f840:	dc59      	bgt.n	800f8f6 <_dtoa_r+0x936>
 800f842:	e091      	b.n	800f968 <_dtoa_r+0x9a8>
 800f844:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f846:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f84a:	e758      	b.n	800f6fe <_dtoa_r+0x73e>
 800f84c:	9b04      	ldr	r3, [sp, #16]
 800f84e:	1e5e      	subs	r6, r3, #1
 800f850:	9b08      	ldr	r3, [sp, #32]
 800f852:	42b3      	cmp	r3, r6
 800f854:	bfbf      	itttt	lt
 800f856:	9b08      	ldrlt	r3, [sp, #32]
 800f858:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800f85a:	9608      	strlt	r6, [sp, #32]
 800f85c:	1af3      	sublt	r3, r6, r3
 800f85e:	bfb4      	ite	lt
 800f860:	18d2      	addlt	r2, r2, r3
 800f862:	1b9e      	subge	r6, r3, r6
 800f864:	9b04      	ldr	r3, [sp, #16]
 800f866:	bfbc      	itt	lt
 800f868:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800f86a:	2600      	movlt	r6, #0
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	bfb7      	itett	lt
 800f870:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800f874:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800f878:	1a9d      	sublt	r5, r3, r2
 800f87a:	2300      	movlt	r3, #0
 800f87c:	e741      	b.n	800f702 <_dtoa_r+0x742>
 800f87e:	9e08      	ldr	r6, [sp, #32]
 800f880:	9d05      	ldr	r5, [sp, #20]
 800f882:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f884:	e748      	b.n	800f718 <_dtoa_r+0x758>
 800f886:	9a08      	ldr	r2, [sp, #32]
 800f888:	e770      	b.n	800f76c <_dtoa_r+0x7ac>
 800f88a:	9b07      	ldr	r3, [sp, #28]
 800f88c:	2b01      	cmp	r3, #1
 800f88e:	dc19      	bgt.n	800f8c4 <_dtoa_r+0x904>
 800f890:	9b02      	ldr	r3, [sp, #8]
 800f892:	b9bb      	cbnz	r3, 800f8c4 <_dtoa_r+0x904>
 800f894:	9b03      	ldr	r3, [sp, #12]
 800f896:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f89a:	b99b      	cbnz	r3, 800f8c4 <_dtoa_r+0x904>
 800f89c:	9b03      	ldr	r3, [sp, #12]
 800f89e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f8a2:	0d1b      	lsrs	r3, r3, #20
 800f8a4:	051b      	lsls	r3, r3, #20
 800f8a6:	b183      	cbz	r3, 800f8ca <_dtoa_r+0x90a>
 800f8a8:	9b05      	ldr	r3, [sp, #20]
 800f8aa:	3301      	adds	r3, #1
 800f8ac:	9305      	str	r3, [sp, #20]
 800f8ae:	9b06      	ldr	r3, [sp, #24]
 800f8b0:	3301      	adds	r3, #1
 800f8b2:	9306      	str	r3, [sp, #24]
 800f8b4:	f04f 0801 	mov.w	r8, #1
 800f8b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	f47f af6f 	bne.w	800f79e <_dtoa_r+0x7de>
 800f8c0:	2001      	movs	r0, #1
 800f8c2:	e774      	b.n	800f7ae <_dtoa_r+0x7ee>
 800f8c4:	f04f 0800 	mov.w	r8, #0
 800f8c8:	e7f6      	b.n	800f8b8 <_dtoa_r+0x8f8>
 800f8ca:	4698      	mov	r8, r3
 800f8cc:	e7f4      	b.n	800f8b8 <_dtoa_r+0x8f8>
 800f8ce:	d082      	beq.n	800f7d6 <_dtoa_r+0x816>
 800f8d0:	9a05      	ldr	r2, [sp, #20]
 800f8d2:	331c      	adds	r3, #28
 800f8d4:	441a      	add	r2, r3
 800f8d6:	9205      	str	r2, [sp, #20]
 800f8d8:	9a06      	ldr	r2, [sp, #24]
 800f8da:	441a      	add	r2, r3
 800f8dc:	441d      	add	r5, r3
 800f8de:	9206      	str	r2, [sp, #24]
 800f8e0:	e779      	b.n	800f7d6 <_dtoa_r+0x816>
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	e7f4      	b.n	800f8d0 <_dtoa_r+0x910>
 800f8e6:	9b04      	ldr	r3, [sp, #16]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	dc37      	bgt.n	800f95c <_dtoa_r+0x99c>
 800f8ec:	9b07      	ldr	r3, [sp, #28]
 800f8ee:	2b02      	cmp	r3, #2
 800f8f0:	dd34      	ble.n	800f95c <_dtoa_r+0x99c>
 800f8f2:	9b04      	ldr	r3, [sp, #16]
 800f8f4:	9301      	str	r3, [sp, #4]
 800f8f6:	9b01      	ldr	r3, [sp, #4]
 800f8f8:	b963      	cbnz	r3, 800f914 <_dtoa_r+0x954>
 800f8fa:	4631      	mov	r1, r6
 800f8fc:	2205      	movs	r2, #5
 800f8fe:	4620      	mov	r0, r4
 800f900:	f000 fab2 	bl	800fe68 <__multadd>
 800f904:	4601      	mov	r1, r0
 800f906:	4606      	mov	r6, r0
 800f908:	4650      	mov	r0, sl
 800f90a:	f000 fcc7 	bl	801029c <__mcmp>
 800f90e:	2800      	cmp	r0, #0
 800f910:	f73f adbb 	bgt.w	800f48a <_dtoa_r+0x4ca>
 800f914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f916:	9d00      	ldr	r5, [sp, #0]
 800f918:	ea6f 0b03 	mvn.w	fp, r3
 800f91c:	f04f 0800 	mov.w	r8, #0
 800f920:	4631      	mov	r1, r6
 800f922:	4620      	mov	r0, r4
 800f924:	f000 fa7e 	bl	800fe24 <_Bfree>
 800f928:	2f00      	cmp	r7, #0
 800f92a:	f43f aeab 	beq.w	800f684 <_dtoa_r+0x6c4>
 800f92e:	f1b8 0f00 	cmp.w	r8, #0
 800f932:	d005      	beq.n	800f940 <_dtoa_r+0x980>
 800f934:	45b8      	cmp	r8, r7
 800f936:	d003      	beq.n	800f940 <_dtoa_r+0x980>
 800f938:	4641      	mov	r1, r8
 800f93a:	4620      	mov	r0, r4
 800f93c:	f000 fa72 	bl	800fe24 <_Bfree>
 800f940:	4639      	mov	r1, r7
 800f942:	4620      	mov	r0, r4
 800f944:	f000 fa6e 	bl	800fe24 <_Bfree>
 800f948:	e69c      	b.n	800f684 <_dtoa_r+0x6c4>
 800f94a:	2600      	movs	r6, #0
 800f94c:	4637      	mov	r7, r6
 800f94e:	e7e1      	b.n	800f914 <_dtoa_r+0x954>
 800f950:	46bb      	mov	fp, r7
 800f952:	4637      	mov	r7, r6
 800f954:	e599      	b.n	800f48a <_dtoa_r+0x4ca>
 800f956:	bf00      	nop
 800f958:	40240000 	.word	0x40240000
 800f95c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f95e:	2b00      	cmp	r3, #0
 800f960:	f000 80c8 	beq.w	800faf4 <_dtoa_r+0xb34>
 800f964:	9b04      	ldr	r3, [sp, #16]
 800f966:	9301      	str	r3, [sp, #4]
 800f968:	2d00      	cmp	r5, #0
 800f96a:	dd05      	ble.n	800f978 <_dtoa_r+0x9b8>
 800f96c:	4639      	mov	r1, r7
 800f96e:	462a      	mov	r2, r5
 800f970:	4620      	mov	r0, r4
 800f972:	f000 fc27 	bl	80101c4 <__lshift>
 800f976:	4607      	mov	r7, r0
 800f978:	f1b8 0f00 	cmp.w	r8, #0
 800f97c:	d05b      	beq.n	800fa36 <_dtoa_r+0xa76>
 800f97e:	6879      	ldr	r1, [r7, #4]
 800f980:	4620      	mov	r0, r4
 800f982:	f000 fa0f 	bl	800fda4 <_Balloc>
 800f986:	4605      	mov	r5, r0
 800f988:	b928      	cbnz	r0, 800f996 <_dtoa_r+0x9d6>
 800f98a:	4b83      	ldr	r3, [pc, #524]	; (800fb98 <_dtoa_r+0xbd8>)
 800f98c:	4602      	mov	r2, r0
 800f98e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800f992:	f7ff bb2e 	b.w	800eff2 <_dtoa_r+0x32>
 800f996:	693a      	ldr	r2, [r7, #16]
 800f998:	3202      	adds	r2, #2
 800f99a:	0092      	lsls	r2, r2, #2
 800f99c:	f107 010c 	add.w	r1, r7, #12
 800f9a0:	300c      	adds	r0, #12
 800f9a2:	f7ff fa76 	bl	800ee92 <memcpy>
 800f9a6:	2201      	movs	r2, #1
 800f9a8:	4629      	mov	r1, r5
 800f9aa:	4620      	mov	r0, r4
 800f9ac:	f000 fc0a 	bl	80101c4 <__lshift>
 800f9b0:	9b00      	ldr	r3, [sp, #0]
 800f9b2:	3301      	adds	r3, #1
 800f9b4:	9304      	str	r3, [sp, #16]
 800f9b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f9ba:	4413      	add	r3, r2
 800f9bc:	9308      	str	r3, [sp, #32]
 800f9be:	9b02      	ldr	r3, [sp, #8]
 800f9c0:	f003 0301 	and.w	r3, r3, #1
 800f9c4:	46b8      	mov	r8, r7
 800f9c6:	9306      	str	r3, [sp, #24]
 800f9c8:	4607      	mov	r7, r0
 800f9ca:	9b04      	ldr	r3, [sp, #16]
 800f9cc:	4631      	mov	r1, r6
 800f9ce:	3b01      	subs	r3, #1
 800f9d0:	4650      	mov	r0, sl
 800f9d2:	9301      	str	r3, [sp, #4]
 800f9d4:	f7ff fa6b 	bl	800eeae <quorem>
 800f9d8:	4641      	mov	r1, r8
 800f9da:	9002      	str	r0, [sp, #8]
 800f9dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f9e0:	4650      	mov	r0, sl
 800f9e2:	f000 fc5b 	bl	801029c <__mcmp>
 800f9e6:	463a      	mov	r2, r7
 800f9e8:	9005      	str	r0, [sp, #20]
 800f9ea:	4631      	mov	r1, r6
 800f9ec:	4620      	mov	r0, r4
 800f9ee:	f000 fc71 	bl	80102d4 <__mdiff>
 800f9f2:	68c2      	ldr	r2, [r0, #12]
 800f9f4:	4605      	mov	r5, r0
 800f9f6:	bb02      	cbnz	r2, 800fa3a <_dtoa_r+0xa7a>
 800f9f8:	4601      	mov	r1, r0
 800f9fa:	4650      	mov	r0, sl
 800f9fc:	f000 fc4e 	bl	801029c <__mcmp>
 800fa00:	4602      	mov	r2, r0
 800fa02:	4629      	mov	r1, r5
 800fa04:	4620      	mov	r0, r4
 800fa06:	9209      	str	r2, [sp, #36]	; 0x24
 800fa08:	f000 fa0c 	bl	800fe24 <_Bfree>
 800fa0c:	9b07      	ldr	r3, [sp, #28]
 800fa0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa10:	9d04      	ldr	r5, [sp, #16]
 800fa12:	ea43 0102 	orr.w	r1, r3, r2
 800fa16:	9b06      	ldr	r3, [sp, #24]
 800fa18:	4319      	orrs	r1, r3
 800fa1a:	d110      	bne.n	800fa3e <_dtoa_r+0xa7e>
 800fa1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fa20:	d029      	beq.n	800fa76 <_dtoa_r+0xab6>
 800fa22:	9b05      	ldr	r3, [sp, #20]
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	dd02      	ble.n	800fa2e <_dtoa_r+0xa6e>
 800fa28:	9b02      	ldr	r3, [sp, #8]
 800fa2a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800fa2e:	9b01      	ldr	r3, [sp, #4]
 800fa30:	f883 9000 	strb.w	r9, [r3]
 800fa34:	e774      	b.n	800f920 <_dtoa_r+0x960>
 800fa36:	4638      	mov	r0, r7
 800fa38:	e7ba      	b.n	800f9b0 <_dtoa_r+0x9f0>
 800fa3a:	2201      	movs	r2, #1
 800fa3c:	e7e1      	b.n	800fa02 <_dtoa_r+0xa42>
 800fa3e:	9b05      	ldr	r3, [sp, #20]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	db04      	blt.n	800fa4e <_dtoa_r+0xa8e>
 800fa44:	9907      	ldr	r1, [sp, #28]
 800fa46:	430b      	orrs	r3, r1
 800fa48:	9906      	ldr	r1, [sp, #24]
 800fa4a:	430b      	orrs	r3, r1
 800fa4c:	d120      	bne.n	800fa90 <_dtoa_r+0xad0>
 800fa4e:	2a00      	cmp	r2, #0
 800fa50:	dded      	ble.n	800fa2e <_dtoa_r+0xa6e>
 800fa52:	4651      	mov	r1, sl
 800fa54:	2201      	movs	r2, #1
 800fa56:	4620      	mov	r0, r4
 800fa58:	f000 fbb4 	bl	80101c4 <__lshift>
 800fa5c:	4631      	mov	r1, r6
 800fa5e:	4682      	mov	sl, r0
 800fa60:	f000 fc1c 	bl	801029c <__mcmp>
 800fa64:	2800      	cmp	r0, #0
 800fa66:	dc03      	bgt.n	800fa70 <_dtoa_r+0xab0>
 800fa68:	d1e1      	bne.n	800fa2e <_dtoa_r+0xa6e>
 800fa6a:	f019 0f01 	tst.w	r9, #1
 800fa6e:	d0de      	beq.n	800fa2e <_dtoa_r+0xa6e>
 800fa70:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fa74:	d1d8      	bne.n	800fa28 <_dtoa_r+0xa68>
 800fa76:	9a01      	ldr	r2, [sp, #4]
 800fa78:	2339      	movs	r3, #57	; 0x39
 800fa7a:	7013      	strb	r3, [r2, #0]
 800fa7c:	462b      	mov	r3, r5
 800fa7e:	461d      	mov	r5, r3
 800fa80:	3b01      	subs	r3, #1
 800fa82:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fa86:	2a39      	cmp	r2, #57	; 0x39
 800fa88:	d06c      	beq.n	800fb64 <_dtoa_r+0xba4>
 800fa8a:	3201      	adds	r2, #1
 800fa8c:	701a      	strb	r2, [r3, #0]
 800fa8e:	e747      	b.n	800f920 <_dtoa_r+0x960>
 800fa90:	2a00      	cmp	r2, #0
 800fa92:	dd07      	ble.n	800faa4 <_dtoa_r+0xae4>
 800fa94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fa98:	d0ed      	beq.n	800fa76 <_dtoa_r+0xab6>
 800fa9a:	9a01      	ldr	r2, [sp, #4]
 800fa9c:	f109 0301 	add.w	r3, r9, #1
 800faa0:	7013      	strb	r3, [r2, #0]
 800faa2:	e73d      	b.n	800f920 <_dtoa_r+0x960>
 800faa4:	9b04      	ldr	r3, [sp, #16]
 800faa6:	9a08      	ldr	r2, [sp, #32]
 800faa8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800faac:	4293      	cmp	r3, r2
 800faae:	d043      	beq.n	800fb38 <_dtoa_r+0xb78>
 800fab0:	4651      	mov	r1, sl
 800fab2:	2300      	movs	r3, #0
 800fab4:	220a      	movs	r2, #10
 800fab6:	4620      	mov	r0, r4
 800fab8:	f000 f9d6 	bl	800fe68 <__multadd>
 800fabc:	45b8      	cmp	r8, r7
 800fabe:	4682      	mov	sl, r0
 800fac0:	f04f 0300 	mov.w	r3, #0
 800fac4:	f04f 020a 	mov.w	r2, #10
 800fac8:	4641      	mov	r1, r8
 800faca:	4620      	mov	r0, r4
 800facc:	d107      	bne.n	800fade <_dtoa_r+0xb1e>
 800face:	f000 f9cb 	bl	800fe68 <__multadd>
 800fad2:	4680      	mov	r8, r0
 800fad4:	4607      	mov	r7, r0
 800fad6:	9b04      	ldr	r3, [sp, #16]
 800fad8:	3301      	adds	r3, #1
 800fada:	9304      	str	r3, [sp, #16]
 800fadc:	e775      	b.n	800f9ca <_dtoa_r+0xa0a>
 800fade:	f000 f9c3 	bl	800fe68 <__multadd>
 800fae2:	4639      	mov	r1, r7
 800fae4:	4680      	mov	r8, r0
 800fae6:	2300      	movs	r3, #0
 800fae8:	220a      	movs	r2, #10
 800faea:	4620      	mov	r0, r4
 800faec:	f000 f9bc 	bl	800fe68 <__multadd>
 800faf0:	4607      	mov	r7, r0
 800faf2:	e7f0      	b.n	800fad6 <_dtoa_r+0xb16>
 800faf4:	9b04      	ldr	r3, [sp, #16]
 800faf6:	9301      	str	r3, [sp, #4]
 800faf8:	9d00      	ldr	r5, [sp, #0]
 800fafa:	4631      	mov	r1, r6
 800fafc:	4650      	mov	r0, sl
 800fafe:	f7ff f9d6 	bl	800eeae <quorem>
 800fb02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fb06:	9b00      	ldr	r3, [sp, #0]
 800fb08:	f805 9b01 	strb.w	r9, [r5], #1
 800fb0c:	1aea      	subs	r2, r5, r3
 800fb0e:	9b01      	ldr	r3, [sp, #4]
 800fb10:	4293      	cmp	r3, r2
 800fb12:	dd07      	ble.n	800fb24 <_dtoa_r+0xb64>
 800fb14:	4651      	mov	r1, sl
 800fb16:	2300      	movs	r3, #0
 800fb18:	220a      	movs	r2, #10
 800fb1a:	4620      	mov	r0, r4
 800fb1c:	f000 f9a4 	bl	800fe68 <__multadd>
 800fb20:	4682      	mov	sl, r0
 800fb22:	e7ea      	b.n	800fafa <_dtoa_r+0xb3a>
 800fb24:	9b01      	ldr	r3, [sp, #4]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	bfc8      	it	gt
 800fb2a:	461d      	movgt	r5, r3
 800fb2c:	9b00      	ldr	r3, [sp, #0]
 800fb2e:	bfd8      	it	le
 800fb30:	2501      	movle	r5, #1
 800fb32:	441d      	add	r5, r3
 800fb34:	f04f 0800 	mov.w	r8, #0
 800fb38:	4651      	mov	r1, sl
 800fb3a:	2201      	movs	r2, #1
 800fb3c:	4620      	mov	r0, r4
 800fb3e:	f000 fb41 	bl	80101c4 <__lshift>
 800fb42:	4631      	mov	r1, r6
 800fb44:	4682      	mov	sl, r0
 800fb46:	f000 fba9 	bl	801029c <__mcmp>
 800fb4a:	2800      	cmp	r0, #0
 800fb4c:	dc96      	bgt.n	800fa7c <_dtoa_r+0xabc>
 800fb4e:	d102      	bne.n	800fb56 <_dtoa_r+0xb96>
 800fb50:	f019 0f01 	tst.w	r9, #1
 800fb54:	d192      	bne.n	800fa7c <_dtoa_r+0xabc>
 800fb56:	462b      	mov	r3, r5
 800fb58:	461d      	mov	r5, r3
 800fb5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fb5e:	2a30      	cmp	r2, #48	; 0x30
 800fb60:	d0fa      	beq.n	800fb58 <_dtoa_r+0xb98>
 800fb62:	e6dd      	b.n	800f920 <_dtoa_r+0x960>
 800fb64:	9a00      	ldr	r2, [sp, #0]
 800fb66:	429a      	cmp	r2, r3
 800fb68:	d189      	bne.n	800fa7e <_dtoa_r+0xabe>
 800fb6a:	f10b 0b01 	add.w	fp, fp, #1
 800fb6e:	2331      	movs	r3, #49	; 0x31
 800fb70:	e796      	b.n	800faa0 <_dtoa_r+0xae0>
 800fb72:	4b0a      	ldr	r3, [pc, #40]	; (800fb9c <_dtoa_r+0xbdc>)
 800fb74:	f7ff ba99 	b.w	800f0aa <_dtoa_r+0xea>
 800fb78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	f47f aa6d 	bne.w	800f05a <_dtoa_r+0x9a>
 800fb80:	4b07      	ldr	r3, [pc, #28]	; (800fba0 <_dtoa_r+0xbe0>)
 800fb82:	f7ff ba92 	b.w	800f0aa <_dtoa_r+0xea>
 800fb86:	9b01      	ldr	r3, [sp, #4]
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	dcb5      	bgt.n	800faf8 <_dtoa_r+0xb38>
 800fb8c:	9b07      	ldr	r3, [sp, #28]
 800fb8e:	2b02      	cmp	r3, #2
 800fb90:	f73f aeb1 	bgt.w	800f8f6 <_dtoa_r+0x936>
 800fb94:	e7b0      	b.n	800faf8 <_dtoa_r+0xb38>
 800fb96:	bf00      	nop
 800fb98:	080121e9 	.word	0x080121e9
 800fb9c:	08012149 	.word	0x08012149
 800fba0:	0801216d 	.word	0x0801216d

0800fba4 <_free_r>:
 800fba4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fba6:	2900      	cmp	r1, #0
 800fba8:	d044      	beq.n	800fc34 <_free_r+0x90>
 800fbaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fbae:	9001      	str	r0, [sp, #4]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	f1a1 0404 	sub.w	r4, r1, #4
 800fbb6:	bfb8      	it	lt
 800fbb8:	18e4      	addlt	r4, r4, r3
 800fbba:	f000 f8e7 	bl	800fd8c <__malloc_lock>
 800fbbe:	4a1e      	ldr	r2, [pc, #120]	; (800fc38 <_free_r+0x94>)
 800fbc0:	9801      	ldr	r0, [sp, #4]
 800fbc2:	6813      	ldr	r3, [r2, #0]
 800fbc4:	b933      	cbnz	r3, 800fbd4 <_free_r+0x30>
 800fbc6:	6063      	str	r3, [r4, #4]
 800fbc8:	6014      	str	r4, [r2, #0]
 800fbca:	b003      	add	sp, #12
 800fbcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fbd0:	f000 b8e2 	b.w	800fd98 <__malloc_unlock>
 800fbd4:	42a3      	cmp	r3, r4
 800fbd6:	d908      	bls.n	800fbea <_free_r+0x46>
 800fbd8:	6825      	ldr	r5, [r4, #0]
 800fbda:	1961      	adds	r1, r4, r5
 800fbdc:	428b      	cmp	r3, r1
 800fbde:	bf01      	itttt	eq
 800fbe0:	6819      	ldreq	r1, [r3, #0]
 800fbe2:	685b      	ldreq	r3, [r3, #4]
 800fbe4:	1949      	addeq	r1, r1, r5
 800fbe6:	6021      	streq	r1, [r4, #0]
 800fbe8:	e7ed      	b.n	800fbc6 <_free_r+0x22>
 800fbea:	461a      	mov	r2, r3
 800fbec:	685b      	ldr	r3, [r3, #4]
 800fbee:	b10b      	cbz	r3, 800fbf4 <_free_r+0x50>
 800fbf0:	42a3      	cmp	r3, r4
 800fbf2:	d9fa      	bls.n	800fbea <_free_r+0x46>
 800fbf4:	6811      	ldr	r1, [r2, #0]
 800fbf6:	1855      	adds	r5, r2, r1
 800fbf8:	42a5      	cmp	r5, r4
 800fbfa:	d10b      	bne.n	800fc14 <_free_r+0x70>
 800fbfc:	6824      	ldr	r4, [r4, #0]
 800fbfe:	4421      	add	r1, r4
 800fc00:	1854      	adds	r4, r2, r1
 800fc02:	42a3      	cmp	r3, r4
 800fc04:	6011      	str	r1, [r2, #0]
 800fc06:	d1e0      	bne.n	800fbca <_free_r+0x26>
 800fc08:	681c      	ldr	r4, [r3, #0]
 800fc0a:	685b      	ldr	r3, [r3, #4]
 800fc0c:	6053      	str	r3, [r2, #4]
 800fc0e:	440c      	add	r4, r1
 800fc10:	6014      	str	r4, [r2, #0]
 800fc12:	e7da      	b.n	800fbca <_free_r+0x26>
 800fc14:	d902      	bls.n	800fc1c <_free_r+0x78>
 800fc16:	230c      	movs	r3, #12
 800fc18:	6003      	str	r3, [r0, #0]
 800fc1a:	e7d6      	b.n	800fbca <_free_r+0x26>
 800fc1c:	6825      	ldr	r5, [r4, #0]
 800fc1e:	1961      	adds	r1, r4, r5
 800fc20:	428b      	cmp	r3, r1
 800fc22:	bf04      	itt	eq
 800fc24:	6819      	ldreq	r1, [r3, #0]
 800fc26:	685b      	ldreq	r3, [r3, #4]
 800fc28:	6063      	str	r3, [r4, #4]
 800fc2a:	bf04      	itt	eq
 800fc2c:	1949      	addeq	r1, r1, r5
 800fc2e:	6021      	streq	r1, [r4, #0]
 800fc30:	6054      	str	r4, [r2, #4]
 800fc32:	e7ca      	b.n	800fbca <_free_r+0x26>
 800fc34:	b003      	add	sp, #12
 800fc36:	bd30      	pop	{r4, r5, pc}
 800fc38:	20004764 	.word	0x20004764

0800fc3c <malloc>:
 800fc3c:	4b02      	ldr	r3, [pc, #8]	; (800fc48 <malloc+0xc>)
 800fc3e:	4601      	mov	r1, r0
 800fc40:	6818      	ldr	r0, [r3, #0]
 800fc42:	f000 b823 	b.w	800fc8c <_malloc_r>
 800fc46:	bf00      	nop
 800fc48:	200001ec 	.word	0x200001ec

0800fc4c <sbrk_aligned>:
 800fc4c:	b570      	push	{r4, r5, r6, lr}
 800fc4e:	4e0e      	ldr	r6, [pc, #56]	; (800fc88 <sbrk_aligned+0x3c>)
 800fc50:	460c      	mov	r4, r1
 800fc52:	6831      	ldr	r1, [r6, #0]
 800fc54:	4605      	mov	r5, r0
 800fc56:	b911      	cbnz	r1, 800fc5e <sbrk_aligned+0x12>
 800fc58:	f000 fe40 	bl	80108dc <_sbrk_r>
 800fc5c:	6030      	str	r0, [r6, #0]
 800fc5e:	4621      	mov	r1, r4
 800fc60:	4628      	mov	r0, r5
 800fc62:	f000 fe3b 	bl	80108dc <_sbrk_r>
 800fc66:	1c43      	adds	r3, r0, #1
 800fc68:	d00a      	beq.n	800fc80 <sbrk_aligned+0x34>
 800fc6a:	1cc4      	adds	r4, r0, #3
 800fc6c:	f024 0403 	bic.w	r4, r4, #3
 800fc70:	42a0      	cmp	r0, r4
 800fc72:	d007      	beq.n	800fc84 <sbrk_aligned+0x38>
 800fc74:	1a21      	subs	r1, r4, r0
 800fc76:	4628      	mov	r0, r5
 800fc78:	f000 fe30 	bl	80108dc <_sbrk_r>
 800fc7c:	3001      	adds	r0, #1
 800fc7e:	d101      	bne.n	800fc84 <sbrk_aligned+0x38>
 800fc80:	f04f 34ff 	mov.w	r4, #4294967295
 800fc84:	4620      	mov	r0, r4
 800fc86:	bd70      	pop	{r4, r5, r6, pc}
 800fc88:	20004768 	.word	0x20004768

0800fc8c <_malloc_r>:
 800fc8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc90:	1ccd      	adds	r5, r1, #3
 800fc92:	f025 0503 	bic.w	r5, r5, #3
 800fc96:	3508      	adds	r5, #8
 800fc98:	2d0c      	cmp	r5, #12
 800fc9a:	bf38      	it	cc
 800fc9c:	250c      	movcc	r5, #12
 800fc9e:	2d00      	cmp	r5, #0
 800fca0:	4607      	mov	r7, r0
 800fca2:	db01      	blt.n	800fca8 <_malloc_r+0x1c>
 800fca4:	42a9      	cmp	r1, r5
 800fca6:	d905      	bls.n	800fcb4 <_malloc_r+0x28>
 800fca8:	230c      	movs	r3, #12
 800fcaa:	603b      	str	r3, [r7, #0]
 800fcac:	2600      	movs	r6, #0
 800fcae:	4630      	mov	r0, r6
 800fcb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcb4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800fd88 <_malloc_r+0xfc>
 800fcb8:	f000 f868 	bl	800fd8c <__malloc_lock>
 800fcbc:	f8d8 3000 	ldr.w	r3, [r8]
 800fcc0:	461c      	mov	r4, r3
 800fcc2:	bb5c      	cbnz	r4, 800fd1c <_malloc_r+0x90>
 800fcc4:	4629      	mov	r1, r5
 800fcc6:	4638      	mov	r0, r7
 800fcc8:	f7ff ffc0 	bl	800fc4c <sbrk_aligned>
 800fccc:	1c43      	adds	r3, r0, #1
 800fcce:	4604      	mov	r4, r0
 800fcd0:	d155      	bne.n	800fd7e <_malloc_r+0xf2>
 800fcd2:	f8d8 4000 	ldr.w	r4, [r8]
 800fcd6:	4626      	mov	r6, r4
 800fcd8:	2e00      	cmp	r6, #0
 800fcda:	d145      	bne.n	800fd68 <_malloc_r+0xdc>
 800fcdc:	2c00      	cmp	r4, #0
 800fcde:	d048      	beq.n	800fd72 <_malloc_r+0xe6>
 800fce0:	6823      	ldr	r3, [r4, #0]
 800fce2:	4631      	mov	r1, r6
 800fce4:	4638      	mov	r0, r7
 800fce6:	eb04 0903 	add.w	r9, r4, r3
 800fcea:	f000 fdf7 	bl	80108dc <_sbrk_r>
 800fcee:	4581      	cmp	r9, r0
 800fcf0:	d13f      	bne.n	800fd72 <_malloc_r+0xe6>
 800fcf2:	6821      	ldr	r1, [r4, #0]
 800fcf4:	1a6d      	subs	r5, r5, r1
 800fcf6:	4629      	mov	r1, r5
 800fcf8:	4638      	mov	r0, r7
 800fcfa:	f7ff ffa7 	bl	800fc4c <sbrk_aligned>
 800fcfe:	3001      	adds	r0, #1
 800fd00:	d037      	beq.n	800fd72 <_malloc_r+0xe6>
 800fd02:	6823      	ldr	r3, [r4, #0]
 800fd04:	442b      	add	r3, r5
 800fd06:	6023      	str	r3, [r4, #0]
 800fd08:	f8d8 3000 	ldr.w	r3, [r8]
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d038      	beq.n	800fd82 <_malloc_r+0xf6>
 800fd10:	685a      	ldr	r2, [r3, #4]
 800fd12:	42a2      	cmp	r2, r4
 800fd14:	d12b      	bne.n	800fd6e <_malloc_r+0xe2>
 800fd16:	2200      	movs	r2, #0
 800fd18:	605a      	str	r2, [r3, #4]
 800fd1a:	e00f      	b.n	800fd3c <_malloc_r+0xb0>
 800fd1c:	6822      	ldr	r2, [r4, #0]
 800fd1e:	1b52      	subs	r2, r2, r5
 800fd20:	d41f      	bmi.n	800fd62 <_malloc_r+0xd6>
 800fd22:	2a0b      	cmp	r2, #11
 800fd24:	d917      	bls.n	800fd56 <_malloc_r+0xca>
 800fd26:	1961      	adds	r1, r4, r5
 800fd28:	42a3      	cmp	r3, r4
 800fd2a:	6025      	str	r5, [r4, #0]
 800fd2c:	bf18      	it	ne
 800fd2e:	6059      	strne	r1, [r3, #4]
 800fd30:	6863      	ldr	r3, [r4, #4]
 800fd32:	bf08      	it	eq
 800fd34:	f8c8 1000 	streq.w	r1, [r8]
 800fd38:	5162      	str	r2, [r4, r5]
 800fd3a:	604b      	str	r3, [r1, #4]
 800fd3c:	4638      	mov	r0, r7
 800fd3e:	f104 060b 	add.w	r6, r4, #11
 800fd42:	f000 f829 	bl	800fd98 <__malloc_unlock>
 800fd46:	f026 0607 	bic.w	r6, r6, #7
 800fd4a:	1d23      	adds	r3, r4, #4
 800fd4c:	1af2      	subs	r2, r6, r3
 800fd4e:	d0ae      	beq.n	800fcae <_malloc_r+0x22>
 800fd50:	1b9b      	subs	r3, r3, r6
 800fd52:	50a3      	str	r3, [r4, r2]
 800fd54:	e7ab      	b.n	800fcae <_malloc_r+0x22>
 800fd56:	42a3      	cmp	r3, r4
 800fd58:	6862      	ldr	r2, [r4, #4]
 800fd5a:	d1dd      	bne.n	800fd18 <_malloc_r+0x8c>
 800fd5c:	f8c8 2000 	str.w	r2, [r8]
 800fd60:	e7ec      	b.n	800fd3c <_malloc_r+0xb0>
 800fd62:	4623      	mov	r3, r4
 800fd64:	6864      	ldr	r4, [r4, #4]
 800fd66:	e7ac      	b.n	800fcc2 <_malloc_r+0x36>
 800fd68:	4634      	mov	r4, r6
 800fd6a:	6876      	ldr	r6, [r6, #4]
 800fd6c:	e7b4      	b.n	800fcd8 <_malloc_r+0x4c>
 800fd6e:	4613      	mov	r3, r2
 800fd70:	e7cc      	b.n	800fd0c <_malloc_r+0x80>
 800fd72:	230c      	movs	r3, #12
 800fd74:	603b      	str	r3, [r7, #0]
 800fd76:	4638      	mov	r0, r7
 800fd78:	f000 f80e 	bl	800fd98 <__malloc_unlock>
 800fd7c:	e797      	b.n	800fcae <_malloc_r+0x22>
 800fd7e:	6025      	str	r5, [r4, #0]
 800fd80:	e7dc      	b.n	800fd3c <_malloc_r+0xb0>
 800fd82:	605b      	str	r3, [r3, #4]
 800fd84:	deff      	udf	#255	; 0xff
 800fd86:	bf00      	nop
 800fd88:	20004764 	.word	0x20004764

0800fd8c <__malloc_lock>:
 800fd8c:	4801      	ldr	r0, [pc, #4]	; (800fd94 <__malloc_lock+0x8>)
 800fd8e:	f7ff b87e 	b.w	800ee8e <__retarget_lock_acquire_recursive>
 800fd92:	bf00      	nop
 800fd94:	20004760 	.word	0x20004760

0800fd98 <__malloc_unlock>:
 800fd98:	4801      	ldr	r0, [pc, #4]	; (800fda0 <__malloc_unlock+0x8>)
 800fd9a:	f7ff b879 	b.w	800ee90 <__retarget_lock_release_recursive>
 800fd9e:	bf00      	nop
 800fda0:	20004760 	.word	0x20004760

0800fda4 <_Balloc>:
 800fda4:	b570      	push	{r4, r5, r6, lr}
 800fda6:	69c6      	ldr	r6, [r0, #28]
 800fda8:	4604      	mov	r4, r0
 800fdaa:	460d      	mov	r5, r1
 800fdac:	b976      	cbnz	r6, 800fdcc <_Balloc+0x28>
 800fdae:	2010      	movs	r0, #16
 800fdb0:	f7ff ff44 	bl	800fc3c <malloc>
 800fdb4:	4602      	mov	r2, r0
 800fdb6:	61e0      	str	r0, [r4, #28]
 800fdb8:	b920      	cbnz	r0, 800fdc4 <_Balloc+0x20>
 800fdba:	4b18      	ldr	r3, [pc, #96]	; (800fe1c <_Balloc+0x78>)
 800fdbc:	4818      	ldr	r0, [pc, #96]	; (800fe20 <_Balloc+0x7c>)
 800fdbe:	216b      	movs	r1, #107	; 0x6b
 800fdc0:	f000 fd9c 	bl	80108fc <__assert_func>
 800fdc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fdc8:	6006      	str	r6, [r0, #0]
 800fdca:	60c6      	str	r6, [r0, #12]
 800fdcc:	69e6      	ldr	r6, [r4, #28]
 800fdce:	68f3      	ldr	r3, [r6, #12]
 800fdd0:	b183      	cbz	r3, 800fdf4 <_Balloc+0x50>
 800fdd2:	69e3      	ldr	r3, [r4, #28]
 800fdd4:	68db      	ldr	r3, [r3, #12]
 800fdd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fdda:	b9b8      	cbnz	r0, 800fe0c <_Balloc+0x68>
 800fddc:	2101      	movs	r1, #1
 800fdde:	fa01 f605 	lsl.w	r6, r1, r5
 800fde2:	1d72      	adds	r2, r6, #5
 800fde4:	0092      	lsls	r2, r2, #2
 800fde6:	4620      	mov	r0, r4
 800fde8:	f000 fda6 	bl	8010938 <_calloc_r>
 800fdec:	b160      	cbz	r0, 800fe08 <_Balloc+0x64>
 800fdee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fdf2:	e00e      	b.n	800fe12 <_Balloc+0x6e>
 800fdf4:	2221      	movs	r2, #33	; 0x21
 800fdf6:	2104      	movs	r1, #4
 800fdf8:	4620      	mov	r0, r4
 800fdfa:	f000 fd9d 	bl	8010938 <_calloc_r>
 800fdfe:	69e3      	ldr	r3, [r4, #28]
 800fe00:	60f0      	str	r0, [r6, #12]
 800fe02:	68db      	ldr	r3, [r3, #12]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d1e4      	bne.n	800fdd2 <_Balloc+0x2e>
 800fe08:	2000      	movs	r0, #0
 800fe0a:	bd70      	pop	{r4, r5, r6, pc}
 800fe0c:	6802      	ldr	r2, [r0, #0]
 800fe0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fe12:	2300      	movs	r3, #0
 800fe14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fe18:	e7f7      	b.n	800fe0a <_Balloc+0x66>
 800fe1a:	bf00      	nop
 800fe1c:	0801217a 	.word	0x0801217a
 800fe20:	080121fa 	.word	0x080121fa

0800fe24 <_Bfree>:
 800fe24:	b570      	push	{r4, r5, r6, lr}
 800fe26:	69c6      	ldr	r6, [r0, #28]
 800fe28:	4605      	mov	r5, r0
 800fe2a:	460c      	mov	r4, r1
 800fe2c:	b976      	cbnz	r6, 800fe4c <_Bfree+0x28>
 800fe2e:	2010      	movs	r0, #16
 800fe30:	f7ff ff04 	bl	800fc3c <malloc>
 800fe34:	4602      	mov	r2, r0
 800fe36:	61e8      	str	r0, [r5, #28]
 800fe38:	b920      	cbnz	r0, 800fe44 <_Bfree+0x20>
 800fe3a:	4b09      	ldr	r3, [pc, #36]	; (800fe60 <_Bfree+0x3c>)
 800fe3c:	4809      	ldr	r0, [pc, #36]	; (800fe64 <_Bfree+0x40>)
 800fe3e:	218f      	movs	r1, #143	; 0x8f
 800fe40:	f000 fd5c 	bl	80108fc <__assert_func>
 800fe44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fe48:	6006      	str	r6, [r0, #0]
 800fe4a:	60c6      	str	r6, [r0, #12]
 800fe4c:	b13c      	cbz	r4, 800fe5e <_Bfree+0x3a>
 800fe4e:	69eb      	ldr	r3, [r5, #28]
 800fe50:	6862      	ldr	r2, [r4, #4]
 800fe52:	68db      	ldr	r3, [r3, #12]
 800fe54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fe58:	6021      	str	r1, [r4, #0]
 800fe5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fe5e:	bd70      	pop	{r4, r5, r6, pc}
 800fe60:	0801217a 	.word	0x0801217a
 800fe64:	080121fa 	.word	0x080121fa

0800fe68 <__multadd>:
 800fe68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe6c:	690d      	ldr	r5, [r1, #16]
 800fe6e:	4607      	mov	r7, r0
 800fe70:	460c      	mov	r4, r1
 800fe72:	461e      	mov	r6, r3
 800fe74:	f101 0c14 	add.w	ip, r1, #20
 800fe78:	2000      	movs	r0, #0
 800fe7a:	f8dc 3000 	ldr.w	r3, [ip]
 800fe7e:	b299      	uxth	r1, r3
 800fe80:	fb02 6101 	mla	r1, r2, r1, r6
 800fe84:	0c1e      	lsrs	r6, r3, #16
 800fe86:	0c0b      	lsrs	r3, r1, #16
 800fe88:	fb02 3306 	mla	r3, r2, r6, r3
 800fe8c:	b289      	uxth	r1, r1
 800fe8e:	3001      	adds	r0, #1
 800fe90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fe94:	4285      	cmp	r5, r0
 800fe96:	f84c 1b04 	str.w	r1, [ip], #4
 800fe9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fe9e:	dcec      	bgt.n	800fe7a <__multadd+0x12>
 800fea0:	b30e      	cbz	r6, 800fee6 <__multadd+0x7e>
 800fea2:	68a3      	ldr	r3, [r4, #8]
 800fea4:	42ab      	cmp	r3, r5
 800fea6:	dc19      	bgt.n	800fedc <__multadd+0x74>
 800fea8:	6861      	ldr	r1, [r4, #4]
 800feaa:	4638      	mov	r0, r7
 800feac:	3101      	adds	r1, #1
 800feae:	f7ff ff79 	bl	800fda4 <_Balloc>
 800feb2:	4680      	mov	r8, r0
 800feb4:	b928      	cbnz	r0, 800fec2 <__multadd+0x5a>
 800feb6:	4602      	mov	r2, r0
 800feb8:	4b0c      	ldr	r3, [pc, #48]	; (800feec <__multadd+0x84>)
 800feba:	480d      	ldr	r0, [pc, #52]	; (800fef0 <__multadd+0x88>)
 800febc:	21ba      	movs	r1, #186	; 0xba
 800febe:	f000 fd1d 	bl	80108fc <__assert_func>
 800fec2:	6922      	ldr	r2, [r4, #16]
 800fec4:	3202      	adds	r2, #2
 800fec6:	f104 010c 	add.w	r1, r4, #12
 800feca:	0092      	lsls	r2, r2, #2
 800fecc:	300c      	adds	r0, #12
 800fece:	f7fe ffe0 	bl	800ee92 <memcpy>
 800fed2:	4621      	mov	r1, r4
 800fed4:	4638      	mov	r0, r7
 800fed6:	f7ff ffa5 	bl	800fe24 <_Bfree>
 800feda:	4644      	mov	r4, r8
 800fedc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fee0:	3501      	adds	r5, #1
 800fee2:	615e      	str	r6, [r3, #20]
 800fee4:	6125      	str	r5, [r4, #16]
 800fee6:	4620      	mov	r0, r4
 800fee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800feec:	080121e9 	.word	0x080121e9
 800fef0:	080121fa 	.word	0x080121fa

0800fef4 <__hi0bits>:
 800fef4:	0c03      	lsrs	r3, r0, #16
 800fef6:	041b      	lsls	r3, r3, #16
 800fef8:	b9d3      	cbnz	r3, 800ff30 <__hi0bits+0x3c>
 800fefa:	0400      	lsls	r0, r0, #16
 800fefc:	2310      	movs	r3, #16
 800fefe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ff02:	bf04      	itt	eq
 800ff04:	0200      	lsleq	r0, r0, #8
 800ff06:	3308      	addeq	r3, #8
 800ff08:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ff0c:	bf04      	itt	eq
 800ff0e:	0100      	lsleq	r0, r0, #4
 800ff10:	3304      	addeq	r3, #4
 800ff12:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ff16:	bf04      	itt	eq
 800ff18:	0080      	lsleq	r0, r0, #2
 800ff1a:	3302      	addeq	r3, #2
 800ff1c:	2800      	cmp	r0, #0
 800ff1e:	db05      	blt.n	800ff2c <__hi0bits+0x38>
 800ff20:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ff24:	f103 0301 	add.w	r3, r3, #1
 800ff28:	bf08      	it	eq
 800ff2a:	2320      	moveq	r3, #32
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	4770      	bx	lr
 800ff30:	2300      	movs	r3, #0
 800ff32:	e7e4      	b.n	800fefe <__hi0bits+0xa>

0800ff34 <__lo0bits>:
 800ff34:	6803      	ldr	r3, [r0, #0]
 800ff36:	f013 0207 	ands.w	r2, r3, #7
 800ff3a:	d00c      	beq.n	800ff56 <__lo0bits+0x22>
 800ff3c:	07d9      	lsls	r1, r3, #31
 800ff3e:	d422      	bmi.n	800ff86 <__lo0bits+0x52>
 800ff40:	079a      	lsls	r2, r3, #30
 800ff42:	bf49      	itett	mi
 800ff44:	085b      	lsrmi	r3, r3, #1
 800ff46:	089b      	lsrpl	r3, r3, #2
 800ff48:	6003      	strmi	r3, [r0, #0]
 800ff4a:	2201      	movmi	r2, #1
 800ff4c:	bf5c      	itt	pl
 800ff4e:	6003      	strpl	r3, [r0, #0]
 800ff50:	2202      	movpl	r2, #2
 800ff52:	4610      	mov	r0, r2
 800ff54:	4770      	bx	lr
 800ff56:	b299      	uxth	r1, r3
 800ff58:	b909      	cbnz	r1, 800ff5e <__lo0bits+0x2a>
 800ff5a:	0c1b      	lsrs	r3, r3, #16
 800ff5c:	2210      	movs	r2, #16
 800ff5e:	b2d9      	uxtb	r1, r3
 800ff60:	b909      	cbnz	r1, 800ff66 <__lo0bits+0x32>
 800ff62:	3208      	adds	r2, #8
 800ff64:	0a1b      	lsrs	r3, r3, #8
 800ff66:	0719      	lsls	r1, r3, #28
 800ff68:	bf04      	itt	eq
 800ff6a:	091b      	lsreq	r3, r3, #4
 800ff6c:	3204      	addeq	r2, #4
 800ff6e:	0799      	lsls	r1, r3, #30
 800ff70:	bf04      	itt	eq
 800ff72:	089b      	lsreq	r3, r3, #2
 800ff74:	3202      	addeq	r2, #2
 800ff76:	07d9      	lsls	r1, r3, #31
 800ff78:	d403      	bmi.n	800ff82 <__lo0bits+0x4e>
 800ff7a:	085b      	lsrs	r3, r3, #1
 800ff7c:	f102 0201 	add.w	r2, r2, #1
 800ff80:	d003      	beq.n	800ff8a <__lo0bits+0x56>
 800ff82:	6003      	str	r3, [r0, #0]
 800ff84:	e7e5      	b.n	800ff52 <__lo0bits+0x1e>
 800ff86:	2200      	movs	r2, #0
 800ff88:	e7e3      	b.n	800ff52 <__lo0bits+0x1e>
 800ff8a:	2220      	movs	r2, #32
 800ff8c:	e7e1      	b.n	800ff52 <__lo0bits+0x1e>
	...

0800ff90 <__i2b>:
 800ff90:	b510      	push	{r4, lr}
 800ff92:	460c      	mov	r4, r1
 800ff94:	2101      	movs	r1, #1
 800ff96:	f7ff ff05 	bl	800fda4 <_Balloc>
 800ff9a:	4602      	mov	r2, r0
 800ff9c:	b928      	cbnz	r0, 800ffaa <__i2b+0x1a>
 800ff9e:	4b05      	ldr	r3, [pc, #20]	; (800ffb4 <__i2b+0x24>)
 800ffa0:	4805      	ldr	r0, [pc, #20]	; (800ffb8 <__i2b+0x28>)
 800ffa2:	f240 1145 	movw	r1, #325	; 0x145
 800ffa6:	f000 fca9 	bl	80108fc <__assert_func>
 800ffaa:	2301      	movs	r3, #1
 800ffac:	6144      	str	r4, [r0, #20]
 800ffae:	6103      	str	r3, [r0, #16]
 800ffb0:	bd10      	pop	{r4, pc}
 800ffb2:	bf00      	nop
 800ffb4:	080121e9 	.word	0x080121e9
 800ffb8:	080121fa 	.word	0x080121fa

0800ffbc <__multiply>:
 800ffbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffc0:	4691      	mov	r9, r2
 800ffc2:	690a      	ldr	r2, [r1, #16]
 800ffc4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ffc8:	429a      	cmp	r2, r3
 800ffca:	bfb8      	it	lt
 800ffcc:	460b      	movlt	r3, r1
 800ffce:	460c      	mov	r4, r1
 800ffd0:	bfbc      	itt	lt
 800ffd2:	464c      	movlt	r4, r9
 800ffd4:	4699      	movlt	r9, r3
 800ffd6:	6927      	ldr	r7, [r4, #16]
 800ffd8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ffdc:	68a3      	ldr	r3, [r4, #8]
 800ffde:	6861      	ldr	r1, [r4, #4]
 800ffe0:	eb07 060a 	add.w	r6, r7, sl
 800ffe4:	42b3      	cmp	r3, r6
 800ffe6:	b085      	sub	sp, #20
 800ffe8:	bfb8      	it	lt
 800ffea:	3101      	addlt	r1, #1
 800ffec:	f7ff feda 	bl	800fda4 <_Balloc>
 800fff0:	b930      	cbnz	r0, 8010000 <__multiply+0x44>
 800fff2:	4602      	mov	r2, r0
 800fff4:	4b44      	ldr	r3, [pc, #272]	; (8010108 <__multiply+0x14c>)
 800fff6:	4845      	ldr	r0, [pc, #276]	; (801010c <__multiply+0x150>)
 800fff8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800fffc:	f000 fc7e 	bl	80108fc <__assert_func>
 8010000:	f100 0514 	add.w	r5, r0, #20
 8010004:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010008:	462b      	mov	r3, r5
 801000a:	2200      	movs	r2, #0
 801000c:	4543      	cmp	r3, r8
 801000e:	d321      	bcc.n	8010054 <__multiply+0x98>
 8010010:	f104 0314 	add.w	r3, r4, #20
 8010014:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010018:	f109 0314 	add.w	r3, r9, #20
 801001c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010020:	9202      	str	r2, [sp, #8]
 8010022:	1b3a      	subs	r2, r7, r4
 8010024:	3a15      	subs	r2, #21
 8010026:	f022 0203 	bic.w	r2, r2, #3
 801002a:	3204      	adds	r2, #4
 801002c:	f104 0115 	add.w	r1, r4, #21
 8010030:	428f      	cmp	r7, r1
 8010032:	bf38      	it	cc
 8010034:	2204      	movcc	r2, #4
 8010036:	9201      	str	r2, [sp, #4]
 8010038:	9a02      	ldr	r2, [sp, #8]
 801003a:	9303      	str	r3, [sp, #12]
 801003c:	429a      	cmp	r2, r3
 801003e:	d80c      	bhi.n	801005a <__multiply+0x9e>
 8010040:	2e00      	cmp	r6, #0
 8010042:	dd03      	ble.n	801004c <__multiply+0x90>
 8010044:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010048:	2b00      	cmp	r3, #0
 801004a:	d05b      	beq.n	8010104 <__multiply+0x148>
 801004c:	6106      	str	r6, [r0, #16]
 801004e:	b005      	add	sp, #20
 8010050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010054:	f843 2b04 	str.w	r2, [r3], #4
 8010058:	e7d8      	b.n	801000c <__multiply+0x50>
 801005a:	f8b3 a000 	ldrh.w	sl, [r3]
 801005e:	f1ba 0f00 	cmp.w	sl, #0
 8010062:	d024      	beq.n	80100ae <__multiply+0xf2>
 8010064:	f104 0e14 	add.w	lr, r4, #20
 8010068:	46a9      	mov	r9, r5
 801006a:	f04f 0c00 	mov.w	ip, #0
 801006e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010072:	f8d9 1000 	ldr.w	r1, [r9]
 8010076:	fa1f fb82 	uxth.w	fp, r2
 801007a:	b289      	uxth	r1, r1
 801007c:	fb0a 110b 	mla	r1, sl, fp, r1
 8010080:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010084:	f8d9 2000 	ldr.w	r2, [r9]
 8010088:	4461      	add	r1, ip
 801008a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801008e:	fb0a c20b 	mla	r2, sl, fp, ip
 8010092:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010096:	b289      	uxth	r1, r1
 8010098:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801009c:	4577      	cmp	r7, lr
 801009e:	f849 1b04 	str.w	r1, [r9], #4
 80100a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80100a6:	d8e2      	bhi.n	801006e <__multiply+0xb2>
 80100a8:	9a01      	ldr	r2, [sp, #4]
 80100aa:	f845 c002 	str.w	ip, [r5, r2]
 80100ae:	9a03      	ldr	r2, [sp, #12]
 80100b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80100b4:	3304      	adds	r3, #4
 80100b6:	f1b9 0f00 	cmp.w	r9, #0
 80100ba:	d021      	beq.n	8010100 <__multiply+0x144>
 80100bc:	6829      	ldr	r1, [r5, #0]
 80100be:	f104 0c14 	add.w	ip, r4, #20
 80100c2:	46ae      	mov	lr, r5
 80100c4:	f04f 0a00 	mov.w	sl, #0
 80100c8:	f8bc b000 	ldrh.w	fp, [ip]
 80100cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80100d0:	fb09 220b 	mla	r2, r9, fp, r2
 80100d4:	4452      	add	r2, sl
 80100d6:	b289      	uxth	r1, r1
 80100d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80100dc:	f84e 1b04 	str.w	r1, [lr], #4
 80100e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80100e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80100e8:	f8be 1000 	ldrh.w	r1, [lr]
 80100ec:	fb09 110a 	mla	r1, r9, sl, r1
 80100f0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80100f4:	4567      	cmp	r7, ip
 80100f6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80100fa:	d8e5      	bhi.n	80100c8 <__multiply+0x10c>
 80100fc:	9a01      	ldr	r2, [sp, #4]
 80100fe:	50a9      	str	r1, [r5, r2]
 8010100:	3504      	adds	r5, #4
 8010102:	e799      	b.n	8010038 <__multiply+0x7c>
 8010104:	3e01      	subs	r6, #1
 8010106:	e79b      	b.n	8010040 <__multiply+0x84>
 8010108:	080121e9 	.word	0x080121e9
 801010c:	080121fa 	.word	0x080121fa

08010110 <__pow5mult>:
 8010110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010114:	4615      	mov	r5, r2
 8010116:	f012 0203 	ands.w	r2, r2, #3
 801011a:	4606      	mov	r6, r0
 801011c:	460f      	mov	r7, r1
 801011e:	d007      	beq.n	8010130 <__pow5mult+0x20>
 8010120:	4c25      	ldr	r4, [pc, #148]	; (80101b8 <__pow5mult+0xa8>)
 8010122:	3a01      	subs	r2, #1
 8010124:	2300      	movs	r3, #0
 8010126:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801012a:	f7ff fe9d 	bl	800fe68 <__multadd>
 801012e:	4607      	mov	r7, r0
 8010130:	10ad      	asrs	r5, r5, #2
 8010132:	d03d      	beq.n	80101b0 <__pow5mult+0xa0>
 8010134:	69f4      	ldr	r4, [r6, #28]
 8010136:	b97c      	cbnz	r4, 8010158 <__pow5mult+0x48>
 8010138:	2010      	movs	r0, #16
 801013a:	f7ff fd7f 	bl	800fc3c <malloc>
 801013e:	4602      	mov	r2, r0
 8010140:	61f0      	str	r0, [r6, #28]
 8010142:	b928      	cbnz	r0, 8010150 <__pow5mult+0x40>
 8010144:	4b1d      	ldr	r3, [pc, #116]	; (80101bc <__pow5mult+0xac>)
 8010146:	481e      	ldr	r0, [pc, #120]	; (80101c0 <__pow5mult+0xb0>)
 8010148:	f240 11b3 	movw	r1, #435	; 0x1b3
 801014c:	f000 fbd6 	bl	80108fc <__assert_func>
 8010150:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010154:	6004      	str	r4, [r0, #0]
 8010156:	60c4      	str	r4, [r0, #12]
 8010158:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801015c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010160:	b94c      	cbnz	r4, 8010176 <__pow5mult+0x66>
 8010162:	f240 2171 	movw	r1, #625	; 0x271
 8010166:	4630      	mov	r0, r6
 8010168:	f7ff ff12 	bl	800ff90 <__i2b>
 801016c:	2300      	movs	r3, #0
 801016e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010172:	4604      	mov	r4, r0
 8010174:	6003      	str	r3, [r0, #0]
 8010176:	f04f 0900 	mov.w	r9, #0
 801017a:	07eb      	lsls	r3, r5, #31
 801017c:	d50a      	bpl.n	8010194 <__pow5mult+0x84>
 801017e:	4639      	mov	r1, r7
 8010180:	4622      	mov	r2, r4
 8010182:	4630      	mov	r0, r6
 8010184:	f7ff ff1a 	bl	800ffbc <__multiply>
 8010188:	4639      	mov	r1, r7
 801018a:	4680      	mov	r8, r0
 801018c:	4630      	mov	r0, r6
 801018e:	f7ff fe49 	bl	800fe24 <_Bfree>
 8010192:	4647      	mov	r7, r8
 8010194:	106d      	asrs	r5, r5, #1
 8010196:	d00b      	beq.n	80101b0 <__pow5mult+0xa0>
 8010198:	6820      	ldr	r0, [r4, #0]
 801019a:	b938      	cbnz	r0, 80101ac <__pow5mult+0x9c>
 801019c:	4622      	mov	r2, r4
 801019e:	4621      	mov	r1, r4
 80101a0:	4630      	mov	r0, r6
 80101a2:	f7ff ff0b 	bl	800ffbc <__multiply>
 80101a6:	6020      	str	r0, [r4, #0]
 80101a8:	f8c0 9000 	str.w	r9, [r0]
 80101ac:	4604      	mov	r4, r0
 80101ae:	e7e4      	b.n	801017a <__pow5mult+0x6a>
 80101b0:	4638      	mov	r0, r7
 80101b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101b6:	bf00      	nop
 80101b8:	08012348 	.word	0x08012348
 80101bc:	0801217a 	.word	0x0801217a
 80101c0:	080121fa 	.word	0x080121fa

080101c4 <__lshift>:
 80101c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101c8:	460c      	mov	r4, r1
 80101ca:	6849      	ldr	r1, [r1, #4]
 80101cc:	6923      	ldr	r3, [r4, #16]
 80101ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80101d2:	68a3      	ldr	r3, [r4, #8]
 80101d4:	4607      	mov	r7, r0
 80101d6:	4691      	mov	r9, r2
 80101d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80101dc:	f108 0601 	add.w	r6, r8, #1
 80101e0:	42b3      	cmp	r3, r6
 80101e2:	db0b      	blt.n	80101fc <__lshift+0x38>
 80101e4:	4638      	mov	r0, r7
 80101e6:	f7ff fddd 	bl	800fda4 <_Balloc>
 80101ea:	4605      	mov	r5, r0
 80101ec:	b948      	cbnz	r0, 8010202 <__lshift+0x3e>
 80101ee:	4602      	mov	r2, r0
 80101f0:	4b28      	ldr	r3, [pc, #160]	; (8010294 <__lshift+0xd0>)
 80101f2:	4829      	ldr	r0, [pc, #164]	; (8010298 <__lshift+0xd4>)
 80101f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80101f8:	f000 fb80 	bl	80108fc <__assert_func>
 80101fc:	3101      	adds	r1, #1
 80101fe:	005b      	lsls	r3, r3, #1
 8010200:	e7ee      	b.n	80101e0 <__lshift+0x1c>
 8010202:	2300      	movs	r3, #0
 8010204:	f100 0114 	add.w	r1, r0, #20
 8010208:	f100 0210 	add.w	r2, r0, #16
 801020c:	4618      	mov	r0, r3
 801020e:	4553      	cmp	r3, sl
 8010210:	db33      	blt.n	801027a <__lshift+0xb6>
 8010212:	6920      	ldr	r0, [r4, #16]
 8010214:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010218:	f104 0314 	add.w	r3, r4, #20
 801021c:	f019 091f 	ands.w	r9, r9, #31
 8010220:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010224:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010228:	d02b      	beq.n	8010282 <__lshift+0xbe>
 801022a:	f1c9 0e20 	rsb	lr, r9, #32
 801022e:	468a      	mov	sl, r1
 8010230:	2200      	movs	r2, #0
 8010232:	6818      	ldr	r0, [r3, #0]
 8010234:	fa00 f009 	lsl.w	r0, r0, r9
 8010238:	4310      	orrs	r0, r2
 801023a:	f84a 0b04 	str.w	r0, [sl], #4
 801023e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010242:	459c      	cmp	ip, r3
 8010244:	fa22 f20e 	lsr.w	r2, r2, lr
 8010248:	d8f3      	bhi.n	8010232 <__lshift+0x6e>
 801024a:	ebac 0304 	sub.w	r3, ip, r4
 801024e:	3b15      	subs	r3, #21
 8010250:	f023 0303 	bic.w	r3, r3, #3
 8010254:	3304      	adds	r3, #4
 8010256:	f104 0015 	add.w	r0, r4, #21
 801025a:	4584      	cmp	ip, r0
 801025c:	bf38      	it	cc
 801025e:	2304      	movcc	r3, #4
 8010260:	50ca      	str	r2, [r1, r3]
 8010262:	b10a      	cbz	r2, 8010268 <__lshift+0xa4>
 8010264:	f108 0602 	add.w	r6, r8, #2
 8010268:	3e01      	subs	r6, #1
 801026a:	4638      	mov	r0, r7
 801026c:	612e      	str	r6, [r5, #16]
 801026e:	4621      	mov	r1, r4
 8010270:	f7ff fdd8 	bl	800fe24 <_Bfree>
 8010274:	4628      	mov	r0, r5
 8010276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801027a:	f842 0f04 	str.w	r0, [r2, #4]!
 801027e:	3301      	adds	r3, #1
 8010280:	e7c5      	b.n	801020e <__lshift+0x4a>
 8010282:	3904      	subs	r1, #4
 8010284:	f853 2b04 	ldr.w	r2, [r3], #4
 8010288:	f841 2f04 	str.w	r2, [r1, #4]!
 801028c:	459c      	cmp	ip, r3
 801028e:	d8f9      	bhi.n	8010284 <__lshift+0xc0>
 8010290:	e7ea      	b.n	8010268 <__lshift+0xa4>
 8010292:	bf00      	nop
 8010294:	080121e9 	.word	0x080121e9
 8010298:	080121fa 	.word	0x080121fa

0801029c <__mcmp>:
 801029c:	b530      	push	{r4, r5, lr}
 801029e:	6902      	ldr	r2, [r0, #16]
 80102a0:	690c      	ldr	r4, [r1, #16]
 80102a2:	1b12      	subs	r2, r2, r4
 80102a4:	d10e      	bne.n	80102c4 <__mcmp+0x28>
 80102a6:	f100 0314 	add.w	r3, r0, #20
 80102aa:	3114      	adds	r1, #20
 80102ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80102b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80102b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80102b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80102bc:	42a5      	cmp	r5, r4
 80102be:	d003      	beq.n	80102c8 <__mcmp+0x2c>
 80102c0:	d305      	bcc.n	80102ce <__mcmp+0x32>
 80102c2:	2201      	movs	r2, #1
 80102c4:	4610      	mov	r0, r2
 80102c6:	bd30      	pop	{r4, r5, pc}
 80102c8:	4283      	cmp	r3, r0
 80102ca:	d3f3      	bcc.n	80102b4 <__mcmp+0x18>
 80102cc:	e7fa      	b.n	80102c4 <__mcmp+0x28>
 80102ce:	f04f 32ff 	mov.w	r2, #4294967295
 80102d2:	e7f7      	b.n	80102c4 <__mcmp+0x28>

080102d4 <__mdiff>:
 80102d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102d8:	460c      	mov	r4, r1
 80102da:	4606      	mov	r6, r0
 80102dc:	4611      	mov	r1, r2
 80102de:	4620      	mov	r0, r4
 80102e0:	4690      	mov	r8, r2
 80102e2:	f7ff ffdb 	bl	801029c <__mcmp>
 80102e6:	1e05      	subs	r5, r0, #0
 80102e8:	d110      	bne.n	801030c <__mdiff+0x38>
 80102ea:	4629      	mov	r1, r5
 80102ec:	4630      	mov	r0, r6
 80102ee:	f7ff fd59 	bl	800fda4 <_Balloc>
 80102f2:	b930      	cbnz	r0, 8010302 <__mdiff+0x2e>
 80102f4:	4b3a      	ldr	r3, [pc, #232]	; (80103e0 <__mdiff+0x10c>)
 80102f6:	4602      	mov	r2, r0
 80102f8:	f240 2137 	movw	r1, #567	; 0x237
 80102fc:	4839      	ldr	r0, [pc, #228]	; (80103e4 <__mdiff+0x110>)
 80102fe:	f000 fafd 	bl	80108fc <__assert_func>
 8010302:	2301      	movs	r3, #1
 8010304:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801030c:	bfa4      	itt	ge
 801030e:	4643      	movge	r3, r8
 8010310:	46a0      	movge	r8, r4
 8010312:	4630      	mov	r0, r6
 8010314:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010318:	bfa6      	itte	ge
 801031a:	461c      	movge	r4, r3
 801031c:	2500      	movge	r5, #0
 801031e:	2501      	movlt	r5, #1
 8010320:	f7ff fd40 	bl	800fda4 <_Balloc>
 8010324:	b920      	cbnz	r0, 8010330 <__mdiff+0x5c>
 8010326:	4b2e      	ldr	r3, [pc, #184]	; (80103e0 <__mdiff+0x10c>)
 8010328:	4602      	mov	r2, r0
 801032a:	f240 2145 	movw	r1, #581	; 0x245
 801032e:	e7e5      	b.n	80102fc <__mdiff+0x28>
 8010330:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010334:	6926      	ldr	r6, [r4, #16]
 8010336:	60c5      	str	r5, [r0, #12]
 8010338:	f104 0914 	add.w	r9, r4, #20
 801033c:	f108 0514 	add.w	r5, r8, #20
 8010340:	f100 0e14 	add.w	lr, r0, #20
 8010344:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010348:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801034c:	f108 0210 	add.w	r2, r8, #16
 8010350:	46f2      	mov	sl, lr
 8010352:	2100      	movs	r1, #0
 8010354:	f859 3b04 	ldr.w	r3, [r9], #4
 8010358:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801035c:	fa11 f88b 	uxtah	r8, r1, fp
 8010360:	b299      	uxth	r1, r3
 8010362:	0c1b      	lsrs	r3, r3, #16
 8010364:	eba8 0801 	sub.w	r8, r8, r1
 8010368:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801036c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010370:	fa1f f888 	uxth.w	r8, r8
 8010374:	1419      	asrs	r1, r3, #16
 8010376:	454e      	cmp	r6, r9
 8010378:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801037c:	f84a 3b04 	str.w	r3, [sl], #4
 8010380:	d8e8      	bhi.n	8010354 <__mdiff+0x80>
 8010382:	1b33      	subs	r3, r6, r4
 8010384:	3b15      	subs	r3, #21
 8010386:	f023 0303 	bic.w	r3, r3, #3
 801038a:	3304      	adds	r3, #4
 801038c:	3415      	adds	r4, #21
 801038e:	42a6      	cmp	r6, r4
 8010390:	bf38      	it	cc
 8010392:	2304      	movcc	r3, #4
 8010394:	441d      	add	r5, r3
 8010396:	4473      	add	r3, lr
 8010398:	469e      	mov	lr, r3
 801039a:	462e      	mov	r6, r5
 801039c:	4566      	cmp	r6, ip
 801039e:	d30e      	bcc.n	80103be <__mdiff+0xea>
 80103a0:	f10c 0203 	add.w	r2, ip, #3
 80103a4:	1b52      	subs	r2, r2, r5
 80103a6:	f022 0203 	bic.w	r2, r2, #3
 80103aa:	3d03      	subs	r5, #3
 80103ac:	45ac      	cmp	ip, r5
 80103ae:	bf38      	it	cc
 80103b0:	2200      	movcc	r2, #0
 80103b2:	4413      	add	r3, r2
 80103b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80103b8:	b17a      	cbz	r2, 80103da <__mdiff+0x106>
 80103ba:	6107      	str	r7, [r0, #16]
 80103bc:	e7a4      	b.n	8010308 <__mdiff+0x34>
 80103be:	f856 8b04 	ldr.w	r8, [r6], #4
 80103c2:	fa11 f288 	uxtah	r2, r1, r8
 80103c6:	1414      	asrs	r4, r2, #16
 80103c8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80103cc:	b292      	uxth	r2, r2
 80103ce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80103d2:	f84e 2b04 	str.w	r2, [lr], #4
 80103d6:	1421      	asrs	r1, r4, #16
 80103d8:	e7e0      	b.n	801039c <__mdiff+0xc8>
 80103da:	3f01      	subs	r7, #1
 80103dc:	e7ea      	b.n	80103b4 <__mdiff+0xe0>
 80103de:	bf00      	nop
 80103e0:	080121e9 	.word	0x080121e9
 80103e4:	080121fa 	.word	0x080121fa

080103e8 <__d2b>:
 80103e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80103ec:	460f      	mov	r7, r1
 80103ee:	2101      	movs	r1, #1
 80103f0:	ec59 8b10 	vmov	r8, r9, d0
 80103f4:	4616      	mov	r6, r2
 80103f6:	f7ff fcd5 	bl	800fda4 <_Balloc>
 80103fa:	4604      	mov	r4, r0
 80103fc:	b930      	cbnz	r0, 801040c <__d2b+0x24>
 80103fe:	4602      	mov	r2, r0
 8010400:	4b24      	ldr	r3, [pc, #144]	; (8010494 <__d2b+0xac>)
 8010402:	4825      	ldr	r0, [pc, #148]	; (8010498 <__d2b+0xb0>)
 8010404:	f240 310f 	movw	r1, #783	; 0x30f
 8010408:	f000 fa78 	bl	80108fc <__assert_func>
 801040c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010410:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010414:	bb2d      	cbnz	r5, 8010462 <__d2b+0x7a>
 8010416:	9301      	str	r3, [sp, #4]
 8010418:	f1b8 0300 	subs.w	r3, r8, #0
 801041c:	d026      	beq.n	801046c <__d2b+0x84>
 801041e:	4668      	mov	r0, sp
 8010420:	9300      	str	r3, [sp, #0]
 8010422:	f7ff fd87 	bl	800ff34 <__lo0bits>
 8010426:	e9dd 1200 	ldrd	r1, r2, [sp]
 801042a:	b1e8      	cbz	r0, 8010468 <__d2b+0x80>
 801042c:	f1c0 0320 	rsb	r3, r0, #32
 8010430:	fa02 f303 	lsl.w	r3, r2, r3
 8010434:	430b      	orrs	r3, r1
 8010436:	40c2      	lsrs	r2, r0
 8010438:	6163      	str	r3, [r4, #20]
 801043a:	9201      	str	r2, [sp, #4]
 801043c:	9b01      	ldr	r3, [sp, #4]
 801043e:	61a3      	str	r3, [r4, #24]
 8010440:	2b00      	cmp	r3, #0
 8010442:	bf14      	ite	ne
 8010444:	2202      	movne	r2, #2
 8010446:	2201      	moveq	r2, #1
 8010448:	6122      	str	r2, [r4, #16]
 801044a:	b1bd      	cbz	r5, 801047c <__d2b+0x94>
 801044c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010450:	4405      	add	r5, r0
 8010452:	603d      	str	r5, [r7, #0]
 8010454:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010458:	6030      	str	r0, [r6, #0]
 801045a:	4620      	mov	r0, r4
 801045c:	b003      	add	sp, #12
 801045e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010462:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010466:	e7d6      	b.n	8010416 <__d2b+0x2e>
 8010468:	6161      	str	r1, [r4, #20]
 801046a:	e7e7      	b.n	801043c <__d2b+0x54>
 801046c:	a801      	add	r0, sp, #4
 801046e:	f7ff fd61 	bl	800ff34 <__lo0bits>
 8010472:	9b01      	ldr	r3, [sp, #4]
 8010474:	6163      	str	r3, [r4, #20]
 8010476:	3020      	adds	r0, #32
 8010478:	2201      	movs	r2, #1
 801047a:	e7e5      	b.n	8010448 <__d2b+0x60>
 801047c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010480:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010484:	6038      	str	r0, [r7, #0]
 8010486:	6918      	ldr	r0, [r3, #16]
 8010488:	f7ff fd34 	bl	800fef4 <__hi0bits>
 801048c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010490:	e7e2      	b.n	8010458 <__d2b+0x70>
 8010492:	bf00      	nop
 8010494:	080121e9 	.word	0x080121e9
 8010498:	080121fa 	.word	0x080121fa

0801049c <__ssputs_r>:
 801049c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104a0:	688e      	ldr	r6, [r1, #8]
 80104a2:	461f      	mov	r7, r3
 80104a4:	42be      	cmp	r6, r7
 80104a6:	680b      	ldr	r3, [r1, #0]
 80104a8:	4682      	mov	sl, r0
 80104aa:	460c      	mov	r4, r1
 80104ac:	4690      	mov	r8, r2
 80104ae:	d82c      	bhi.n	801050a <__ssputs_r+0x6e>
 80104b0:	898a      	ldrh	r2, [r1, #12]
 80104b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80104b6:	d026      	beq.n	8010506 <__ssputs_r+0x6a>
 80104b8:	6965      	ldr	r5, [r4, #20]
 80104ba:	6909      	ldr	r1, [r1, #16]
 80104bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80104c0:	eba3 0901 	sub.w	r9, r3, r1
 80104c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80104c8:	1c7b      	adds	r3, r7, #1
 80104ca:	444b      	add	r3, r9
 80104cc:	106d      	asrs	r5, r5, #1
 80104ce:	429d      	cmp	r5, r3
 80104d0:	bf38      	it	cc
 80104d2:	461d      	movcc	r5, r3
 80104d4:	0553      	lsls	r3, r2, #21
 80104d6:	d527      	bpl.n	8010528 <__ssputs_r+0x8c>
 80104d8:	4629      	mov	r1, r5
 80104da:	f7ff fbd7 	bl	800fc8c <_malloc_r>
 80104de:	4606      	mov	r6, r0
 80104e0:	b360      	cbz	r0, 801053c <__ssputs_r+0xa0>
 80104e2:	6921      	ldr	r1, [r4, #16]
 80104e4:	464a      	mov	r2, r9
 80104e6:	f7fe fcd4 	bl	800ee92 <memcpy>
 80104ea:	89a3      	ldrh	r3, [r4, #12]
 80104ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80104f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104f4:	81a3      	strh	r3, [r4, #12]
 80104f6:	6126      	str	r6, [r4, #16]
 80104f8:	6165      	str	r5, [r4, #20]
 80104fa:	444e      	add	r6, r9
 80104fc:	eba5 0509 	sub.w	r5, r5, r9
 8010500:	6026      	str	r6, [r4, #0]
 8010502:	60a5      	str	r5, [r4, #8]
 8010504:	463e      	mov	r6, r7
 8010506:	42be      	cmp	r6, r7
 8010508:	d900      	bls.n	801050c <__ssputs_r+0x70>
 801050a:	463e      	mov	r6, r7
 801050c:	6820      	ldr	r0, [r4, #0]
 801050e:	4632      	mov	r2, r6
 8010510:	4641      	mov	r1, r8
 8010512:	f000 f9c9 	bl	80108a8 <memmove>
 8010516:	68a3      	ldr	r3, [r4, #8]
 8010518:	1b9b      	subs	r3, r3, r6
 801051a:	60a3      	str	r3, [r4, #8]
 801051c:	6823      	ldr	r3, [r4, #0]
 801051e:	4433      	add	r3, r6
 8010520:	6023      	str	r3, [r4, #0]
 8010522:	2000      	movs	r0, #0
 8010524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010528:	462a      	mov	r2, r5
 801052a:	f000 fa2d 	bl	8010988 <_realloc_r>
 801052e:	4606      	mov	r6, r0
 8010530:	2800      	cmp	r0, #0
 8010532:	d1e0      	bne.n	80104f6 <__ssputs_r+0x5a>
 8010534:	6921      	ldr	r1, [r4, #16]
 8010536:	4650      	mov	r0, sl
 8010538:	f7ff fb34 	bl	800fba4 <_free_r>
 801053c:	230c      	movs	r3, #12
 801053e:	f8ca 3000 	str.w	r3, [sl]
 8010542:	89a3      	ldrh	r3, [r4, #12]
 8010544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010548:	81a3      	strh	r3, [r4, #12]
 801054a:	f04f 30ff 	mov.w	r0, #4294967295
 801054e:	e7e9      	b.n	8010524 <__ssputs_r+0x88>

08010550 <_svfiprintf_r>:
 8010550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010554:	4698      	mov	r8, r3
 8010556:	898b      	ldrh	r3, [r1, #12]
 8010558:	061b      	lsls	r3, r3, #24
 801055a:	b09d      	sub	sp, #116	; 0x74
 801055c:	4607      	mov	r7, r0
 801055e:	460d      	mov	r5, r1
 8010560:	4614      	mov	r4, r2
 8010562:	d50e      	bpl.n	8010582 <_svfiprintf_r+0x32>
 8010564:	690b      	ldr	r3, [r1, #16]
 8010566:	b963      	cbnz	r3, 8010582 <_svfiprintf_r+0x32>
 8010568:	2140      	movs	r1, #64	; 0x40
 801056a:	f7ff fb8f 	bl	800fc8c <_malloc_r>
 801056e:	6028      	str	r0, [r5, #0]
 8010570:	6128      	str	r0, [r5, #16]
 8010572:	b920      	cbnz	r0, 801057e <_svfiprintf_r+0x2e>
 8010574:	230c      	movs	r3, #12
 8010576:	603b      	str	r3, [r7, #0]
 8010578:	f04f 30ff 	mov.w	r0, #4294967295
 801057c:	e0d0      	b.n	8010720 <_svfiprintf_r+0x1d0>
 801057e:	2340      	movs	r3, #64	; 0x40
 8010580:	616b      	str	r3, [r5, #20]
 8010582:	2300      	movs	r3, #0
 8010584:	9309      	str	r3, [sp, #36]	; 0x24
 8010586:	2320      	movs	r3, #32
 8010588:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801058c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010590:	2330      	movs	r3, #48	; 0x30
 8010592:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8010738 <_svfiprintf_r+0x1e8>
 8010596:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801059a:	f04f 0901 	mov.w	r9, #1
 801059e:	4623      	mov	r3, r4
 80105a0:	469a      	mov	sl, r3
 80105a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80105a6:	b10a      	cbz	r2, 80105ac <_svfiprintf_r+0x5c>
 80105a8:	2a25      	cmp	r2, #37	; 0x25
 80105aa:	d1f9      	bne.n	80105a0 <_svfiprintf_r+0x50>
 80105ac:	ebba 0b04 	subs.w	fp, sl, r4
 80105b0:	d00b      	beq.n	80105ca <_svfiprintf_r+0x7a>
 80105b2:	465b      	mov	r3, fp
 80105b4:	4622      	mov	r2, r4
 80105b6:	4629      	mov	r1, r5
 80105b8:	4638      	mov	r0, r7
 80105ba:	f7ff ff6f 	bl	801049c <__ssputs_r>
 80105be:	3001      	adds	r0, #1
 80105c0:	f000 80a9 	beq.w	8010716 <_svfiprintf_r+0x1c6>
 80105c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80105c6:	445a      	add	r2, fp
 80105c8:	9209      	str	r2, [sp, #36]	; 0x24
 80105ca:	f89a 3000 	ldrb.w	r3, [sl]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	f000 80a1 	beq.w	8010716 <_svfiprintf_r+0x1c6>
 80105d4:	2300      	movs	r3, #0
 80105d6:	f04f 32ff 	mov.w	r2, #4294967295
 80105da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80105de:	f10a 0a01 	add.w	sl, sl, #1
 80105e2:	9304      	str	r3, [sp, #16]
 80105e4:	9307      	str	r3, [sp, #28]
 80105e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80105ea:	931a      	str	r3, [sp, #104]	; 0x68
 80105ec:	4654      	mov	r4, sl
 80105ee:	2205      	movs	r2, #5
 80105f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105f4:	4850      	ldr	r0, [pc, #320]	; (8010738 <_svfiprintf_r+0x1e8>)
 80105f6:	f7ef fe23 	bl	8000240 <memchr>
 80105fa:	9a04      	ldr	r2, [sp, #16]
 80105fc:	b9d8      	cbnz	r0, 8010636 <_svfiprintf_r+0xe6>
 80105fe:	06d0      	lsls	r0, r2, #27
 8010600:	bf44      	itt	mi
 8010602:	2320      	movmi	r3, #32
 8010604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010608:	0711      	lsls	r1, r2, #28
 801060a:	bf44      	itt	mi
 801060c:	232b      	movmi	r3, #43	; 0x2b
 801060e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010612:	f89a 3000 	ldrb.w	r3, [sl]
 8010616:	2b2a      	cmp	r3, #42	; 0x2a
 8010618:	d015      	beq.n	8010646 <_svfiprintf_r+0xf6>
 801061a:	9a07      	ldr	r2, [sp, #28]
 801061c:	4654      	mov	r4, sl
 801061e:	2000      	movs	r0, #0
 8010620:	f04f 0c0a 	mov.w	ip, #10
 8010624:	4621      	mov	r1, r4
 8010626:	f811 3b01 	ldrb.w	r3, [r1], #1
 801062a:	3b30      	subs	r3, #48	; 0x30
 801062c:	2b09      	cmp	r3, #9
 801062e:	d94d      	bls.n	80106cc <_svfiprintf_r+0x17c>
 8010630:	b1b0      	cbz	r0, 8010660 <_svfiprintf_r+0x110>
 8010632:	9207      	str	r2, [sp, #28]
 8010634:	e014      	b.n	8010660 <_svfiprintf_r+0x110>
 8010636:	eba0 0308 	sub.w	r3, r0, r8
 801063a:	fa09 f303 	lsl.w	r3, r9, r3
 801063e:	4313      	orrs	r3, r2
 8010640:	9304      	str	r3, [sp, #16]
 8010642:	46a2      	mov	sl, r4
 8010644:	e7d2      	b.n	80105ec <_svfiprintf_r+0x9c>
 8010646:	9b03      	ldr	r3, [sp, #12]
 8010648:	1d19      	adds	r1, r3, #4
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	9103      	str	r1, [sp, #12]
 801064e:	2b00      	cmp	r3, #0
 8010650:	bfbb      	ittet	lt
 8010652:	425b      	neglt	r3, r3
 8010654:	f042 0202 	orrlt.w	r2, r2, #2
 8010658:	9307      	strge	r3, [sp, #28]
 801065a:	9307      	strlt	r3, [sp, #28]
 801065c:	bfb8      	it	lt
 801065e:	9204      	strlt	r2, [sp, #16]
 8010660:	7823      	ldrb	r3, [r4, #0]
 8010662:	2b2e      	cmp	r3, #46	; 0x2e
 8010664:	d10c      	bne.n	8010680 <_svfiprintf_r+0x130>
 8010666:	7863      	ldrb	r3, [r4, #1]
 8010668:	2b2a      	cmp	r3, #42	; 0x2a
 801066a:	d134      	bne.n	80106d6 <_svfiprintf_r+0x186>
 801066c:	9b03      	ldr	r3, [sp, #12]
 801066e:	1d1a      	adds	r2, r3, #4
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	9203      	str	r2, [sp, #12]
 8010674:	2b00      	cmp	r3, #0
 8010676:	bfb8      	it	lt
 8010678:	f04f 33ff 	movlt.w	r3, #4294967295
 801067c:	3402      	adds	r4, #2
 801067e:	9305      	str	r3, [sp, #20]
 8010680:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8010748 <_svfiprintf_r+0x1f8>
 8010684:	7821      	ldrb	r1, [r4, #0]
 8010686:	2203      	movs	r2, #3
 8010688:	4650      	mov	r0, sl
 801068a:	f7ef fdd9 	bl	8000240 <memchr>
 801068e:	b138      	cbz	r0, 80106a0 <_svfiprintf_r+0x150>
 8010690:	9b04      	ldr	r3, [sp, #16]
 8010692:	eba0 000a 	sub.w	r0, r0, sl
 8010696:	2240      	movs	r2, #64	; 0x40
 8010698:	4082      	lsls	r2, r0
 801069a:	4313      	orrs	r3, r2
 801069c:	3401      	adds	r4, #1
 801069e:	9304      	str	r3, [sp, #16]
 80106a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106a4:	4825      	ldr	r0, [pc, #148]	; (801073c <_svfiprintf_r+0x1ec>)
 80106a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80106aa:	2206      	movs	r2, #6
 80106ac:	f7ef fdc8 	bl	8000240 <memchr>
 80106b0:	2800      	cmp	r0, #0
 80106b2:	d038      	beq.n	8010726 <_svfiprintf_r+0x1d6>
 80106b4:	4b22      	ldr	r3, [pc, #136]	; (8010740 <_svfiprintf_r+0x1f0>)
 80106b6:	bb1b      	cbnz	r3, 8010700 <_svfiprintf_r+0x1b0>
 80106b8:	9b03      	ldr	r3, [sp, #12]
 80106ba:	3307      	adds	r3, #7
 80106bc:	f023 0307 	bic.w	r3, r3, #7
 80106c0:	3308      	adds	r3, #8
 80106c2:	9303      	str	r3, [sp, #12]
 80106c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106c6:	4433      	add	r3, r6
 80106c8:	9309      	str	r3, [sp, #36]	; 0x24
 80106ca:	e768      	b.n	801059e <_svfiprintf_r+0x4e>
 80106cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80106d0:	460c      	mov	r4, r1
 80106d2:	2001      	movs	r0, #1
 80106d4:	e7a6      	b.n	8010624 <_svfiprintf_r+0xd4>
 80106d6:	2300      	movs	r3, #0
 80106d8:	3401      	adds	r4, #1
 80106da:	9305      	str	r3, [sp, #20]
 80106dc:	4619      	mov	r1, r3
 80106de:	f04f 0c0a 	mov.w	ip, #10
 80106e2:	4620      	mov	r0, r4
 80106e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80106e8:	3a30      	subs	r2, #48	; 0x30
 80106ea:	2a09      	cmp	r2, #9
 80106ec:	d903      	bls.n	80106f6 <_svfiprintf_r+0x1a6>
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d0c6      	beq.n	8010680 <_svfiprintf_r+0x130>
 80106f2:	9105      	str	r1, [sp, #20]
 80106f4:	e7c4      	b.n	8010680 <_svfiprintf_r+0x130>
 80106f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80106fa:	4604      	mov	r4, r0
 80106fc:	2301      	movs	r3, #1
 80106fe:	e7f0      	b.n	80106e2 <_svfiprintf_r+0x192>
 8010700:	ab03      	add	r3, sp, #12
 8010702:	9300      	str	r3, [sp, #0]
 8010704:	462a      	mov	r2, r5
 8010706:	4b0f      	ldr	r3, [pc, #60]	; (8010744 <_svfiprintf_r+0x1f4>)
 8010708:	a904      	add	r1, sp, #16
 801070a:	4638      	mov	r0, r7
 801070c:	f7fd fe44 	bl	800e398 <_printf_float>
 8010710:	1c42      	adds	r2, r0, #1
 8010712:	4606      	mov	r6, r0
 8010714:	d1d6      	bne.n	80106c4 <_svfiprintf_r+0x174>
 8010716:	89ab      	ldrh	r3, [r5, #12]
 8010718:	065b      	lsls	r3, r3, #25
 801071a:	f53f af2d 	bmi.w	8010578 <_svfiprintf_r+0x28>
 801071e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010720:	b01d      	add	sp, #116	; 0x74
 8010722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010726:	ab03      	add	r3, sp, #12
 8010728:	9300      	str	r3, [sp, #0]
 801072a:	462a      	mov	r2, r5
 801072c:	4b05      	ldr	r3, [pc, #20]	; (8010744 <_svfiprintf_r+0x1f4>)
 801072e:	a904      	add	r1, sp, #16
 8010730:	4638      	mov	r0, r7
 8010732:	f7fe f8d5 	bl	800e8e0 <_printf_i>
 8010736:	e7eb      	b.n	8010710 <_svfiprintf_r+0x1c0>
 8010738:	08012354 	.word	0x08012354
 801073c:	0801235e 	.word	0x0801235e
 8010740:	0800e399 	.word	0x0800e399
 8010744:	0801049d 	.word	0x0801049d
 8010748:	0801235a 	.word	0x0801235a

0801074c <__sflush_r>:
 801074c:	898a      	ldrh	r2, [r1, #12]
 801074e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010752:	4605      	mov	r5, r0
 8010754:	0710      	lsls	r0, r2, #28
 8010756:	460c      	mov	r4, r1
 8010758:	d458      	bmi.n	801080c <__sflush_r+0xc0>
 801075a:	684b      	ldr	r3, [r1, #4]
 801075c:	2b00      	cmp	r3, #0
 801075e:	dc05      	bgt.n	801076c <__sflush_r+0x20>
 8010760:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010762:	2b00      	cmp	r3, #0
 8010764:	dc02      	bgt.n	801076c <__sflush_r+0x20>
 8010766:	2000      	movs	r0, #0
 8010768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801076c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801076e:	2e00      	cmp	r6, #0
 8010770:	d0f9      	beq.n	8010766 <__sflush_r+0x1a>
 8010772:	2300      	movs	r3, #0
 8010774:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010778:	682f      	ldr	r7, [r5, #0]
 801077a:	6a21      	ldr	r1, [r4, #32]
 801077c:	602b      	str	r3, [r5, #0]
 801077e:	d032      	beq.n	80107e6 <__sflush_r+0x9a>
 8010780:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010782:	89a3      	ldrh	r3, [r4, #12]
 8010784:	075a      	lsls	r2, r3, #29
 8010786:	d505      	bpl.n	8010794 <__sflush_r+0x48>
 8010788:	6863      	ldr	r3, [r4, #4]
 801078a:	1ac0      	subs	r0, r0, r3
 801078c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801078e:	b10b      	cbz	r3, 8010794 <__sflush_r+0x48>
 8010790:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010792:	1ac0      	subs	r0, r0, r3
 8010794:	2300      	movs	r3, #0
 8010796:	4602      	mov	r2, r0
 8010798:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801079a:	6a21      	ldr	r1, [r4, #32]
 801079c:	4628      	mov	r0, r5
 801079e:	47b0      	blx	r6
 80107a0:	1c43      	adds	r3, r0, #1
 80107a2:	89a3      	ldrh	r3, [r4, #12]
 80107a4:	d106      	bne.n	80107b4 <__sflush_r+0x68>
 80107a6:	6829      	ldr	r1, [r5, #0]
 80107a8:	291d      	cmp	r1, #29
 80107aa:	d82b      	bhi.n	8010804 <__sflush_r+0xb8>
 80107ac:	4a29      	ldr	r2, [pc, #164]	; (8010854 <__sflush_r+0x108>)
 80107ae:	410a      	asrs	r2, r1
 80107b0:	07d6      	lsls	r6, r2, #31
 80107b2:	d427      	bmi.n	8010804 <__sflush_r+0xb8>
 80107b4:	2200      	movs	r2, #0
 80107b6:	6062      	str	r2, [r4, #4]
 80107b8:	04d9      	lsls	r1, r3, #19
 80107ba:	6922      	ldr	r2, [r4, #16]
 80107bc:	6022      	str	r2, [r4, #0]
 80107be:	d504      	bpl.n	80107ca <__sflush_r+0x7e>
 80107c0:	1c42      	adds	r2, r0, #1
 80107c2:	d101      	bne.n	80107c8 <__sflush_r+0x7c>
 80107c4:	682b      	ldr	r3, [r5, #0]
 80107c6:	b903      	cbnz	r3, 80107ca <__sflush_r+0x7e>
 80107c8:	6560      	str	r0, [r4, #84]	; 0x54
 80107ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80107cc:	602f      	str	r7, [r5, #0]
 80107ce:	2900      	cmp	r1, #0
 80107d0:	d0c9      	beq.n	8010766 <__sflush_r+0x1a>
 80107d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80107d6:	4299      	cmp	r1, r3
 80107d8:	d002      	beq.n	80107e0 <__sflush_r+0x94>
 80107da:	4628      	mov	r0, r5
 80107dc:	f7ff f9e2 	bl	800fba4 <_free_r>
 80107e0:	2000      	movs	r0, #0
 80107e2:	6360      	str	r0, [r4, #52]	; 0x34
 80107e4:	e7c0      	b.n	8010768 <__sflush_r+0x1c>
 80107e6:	2301      	movs	r3, #1
 80107e8:	4628      	mov	r0, r5
 80107ea:	47b0      	blx	r6
 80107ec:	1c41      	adds	r1, r0, #1
 80107ee:	d1c8      	bne.n	8010782 <__sflush_r+0x36>
 80107f0:	682b      	ldr	r3, [r5, #0]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d0c5      	beq.n	8010782 <__sflush_r+0x36>
 80107f6:	2b1d      	cmp	r3, #29
 80107f8:	d001      	beq.n	80107fe <__sflush_r+0xb2>
 80107fa:	2b16      	cmp	r3, #22
 80107fc:	d101      	bne.n	8010802 <__sflush_r+0xb6>
 80107fe:	602f      	str	r7, [r5, #0]
 8010800:	e7b1      	b.n	8010766 <__sflush_r+0x1a>
 8010802:	89a3      	ldrh	r3, [r4, #12]
 8010804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010808:	81a3      	strh	r3, [r4, #12]
 801080a:	e7ad      	b.n	8010768 <__sflush_r+0x1c>
 801080c:	690f      	ldr	r7, [r1, #16]
 801080e:	2f00      	cmp	r7, #0
 8010810:	d0a9      	beq.n	8010766 <__sflush_r+0x1a>
 8010812:	0793      	lsls	r3, r2, #30
 8010814:	680e      	ldr	r6, [r1, #0]
 8010816:	bf08      	it	eq
 8010818:	694b      	ldreq	r3, [r1, #20]
 801081a:	600f      	str	r7, [r1, #0]
 801081c:	bf18      	it	ne
 801081e:	2300      	movne	r3, #0
 8010820:	eba6 0807 	sub.w	r8, r6, r7
 8010824:	608b      	str	r3, [r1, #8]
 8010826:	f1b8 0f00 	cmp.w	r8, #0
 801082a:	dd9c      	ble.n	8010766 <__sflush_r+0x1a>
 801082c:	6a21      	ldr	r1, [r4, #32]
 801082e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010830:	4643      	mov	r3, r8
 8010832:	463a      	mov	r2, r7
 8010834:	4628      	mov	r0, r5
 8010836:	47b0      	blx	r6
 8010838:	2800      	cmp	r0, #0
 801083a:	dc06      	bgt.n	801084a <__sflush_r+0xfe>
 801083c:	89a3      	ldrh	r3, [r4, #12]
 801083e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010842:	81a3      	strh	r3, [r4, #12]
 8010844:	f04f 30ff 	mov.w	r0, #4294967295
 8010848:	e78e      	b.n	8010768 <__sflush_r+0x1c>
 801084a:	4407      	add	r7, r0
 801084c:	eba8 0800 	sub.w	r8, r8, r0
 8010850:	e7e9      	b.n	8010826 <__sflush_r+0xda>
 8010852:	bf00      	nop
 8010854:	dfbffffe 	.word	0xdfbffffe

08010858 <_fflush_r>:
 8010858:	b538      	push	{r3, r4, r5, lr}
 801085a:	690b      	ldr	r3, [r1, #16]
 801085c:	4605      	mov	r5, r0
 801085e:	460c      	mov	r4, r1
 8010860:	b913      	cbnz	r3, 8010868 <_fflush_r+0x10>
 8010862:	2500      	movs	r5, #0
 8010864:	4628      	mov	r0, r5
 8010866:	bd38      	pop	{r3, r4, r5, pc}
 8010868:	b118      	cbz	r0, 8010872 <_fflush_r+0x1a>
 801086a:	6a03      	ldr	r3, [r0, #32]
 801086c:	b90b      	cbnz	r3, 8010872 <_fflush_r+0x1a>
 801086e:	f7fe f9e5 	bl	800ec3c <__sinit>
 8010872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010876:	2b00      	cmp	r3, #0
 8010878:	d0f3      	beq.n	8010862 <_fflush_r+0xa>
 801087a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801087c:	07d0      	lsls	r0, r2, #31
 801087e:	d404      	bmi.n	801088a <_fflush_r+0x32>
 8010880:	0599      	lsls	r1, r3, #22
 8010882:	d402      	bmi.n	801088a <_fflush_r+0x32>
 8010884:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010886:	f7fe fb02 	bl	800ee8e <__retarget_lock_acquire_recursive>
 801088a:	4628      	mov	r0, r5
 801088c:	4621      	mov	r1, r4
 801088e:	f7ff ff5d 	bl	801074c <__sflush_r>
 8010892:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010894:	07da      	lsls	r2, r3, #31
 8010896:	4605      	mov	r5, r0
 8010898:	d4e4      	bmi.n	8010864 <_fflush_r+0xc>
 801089a:	89a3      	ldrh	r3, [r4, #12]
 801089c:	059b      	lsls	r3, r3, #22
 801089e:	d4e1      	bmi.n	8010864 <_fflush_r+0xc>
 80108a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80108a2:	f7fe faf5 	bl	800ee90 <__retarget_lock_release_recursive>
 80108a6:	e7dd      	b.n	8010864 <_fflush_r+0xc>

080108a8 <memmove>:
 80108a8:	4288      	cmp	r0, r1
 80108aa:	b510      	push	{r4, lr}
 80108ac:	eb01 0402 	add.w	r4, r1, r2
 80108b0:	d902      	bls.n	80108b8 <memmove+0x10>
 80108b2:	4284      	cmp	r4, r0
 80108b4:	4623      	mov	r3, r4
 80108b6:	d807      	bhi.n	80108c8 <memmove+0x20>
 80108b8:	1e43      	subs	r3, r0, #1
 80108ba:	42a1      	cmp	r1, r4
 80108bc:	d008      	beq.n	80108d0 <memmove+0x28>
 80108be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80108c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80108c6:	e7f8      	b.n	80108ba <memmove+0x12>
 80108c8:	4402      	add	r2, r0
 80108ca:	4601      	mov	r1, r0
 80108cc:	428a      	cmp	r2, r1
 80108ce:	d100      	bne.n	80108d2 <memmove+0x2a>
 80108d0:	bd10      	pop	{r4, pc}
 80108d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80108d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80108da:	e7f7      	b.n	80108cc <memmove+0x24>

080108dc <_sbrk_r>:
 80108dc:	b538      	push	{r3, r4, r5, lr}
 80108de:	4d06      	ldr	r5, [pc, #24]	; (80108f8 <_sbrk_r+0x1c>)
 80108e0:	2300      	movs	r3, #0
 80108e2:	4604      	mov	r4, r0
 80108e4:	4608      	mov	r0, r1
 80108e6:	602b      	str	r3, [r5, #0]
 80108e8:	f7f1 ff36 	bl	8002758 <_sbrk>
 80108ec:	1c43      	adds	r3, r0, #1
 80108ee:	d102      	bne.n	80108f6 <_sbrk_r+0x1a>
 80108f0:	682b      	ldr	r3, [r5, #0]
 80108f2:	b103      	cbz	r3, 80108f6 <_sbrk_r+0x1a>
 80108f4:	6023      	str	r3, [r4, #0]
 80108f6:	bd38      	pop	{r3, r4, r5, pc}
 80108f8:	2000475c 	.word	0x2000475c

080108fc <__assert_func>:
 80108fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80108fe:	4614      	mov	r4, r2
 8010900:	461a      	mov	r2, r3
 8010902:	4b09      	ldr	r3, [pc, #36]	; (8010928 <__assert_func+0x2c>)
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	4605      	mov	r5, r0
 8010908:	68d8      	ldr	r0, [r3, #12]
 801090a:	b14c      	cbz	r4, 8010920 <__assert_func+0x24>
 801090c:	4b07      	ldr	r3, [pc, #28]	; (801092c <__assert_func+0x30>)
 801090e:	9100      	str	r1, [sp, #0]
 8010910:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010914:	4906      	ldr	r1, [pc, #24]	; (8010930 <__assert_func+0x34>)
 8010916:	462b      	mov	r3, r5
 8010918:	f000 f872 	bl	8010a00 <fiprintf>
 801091c:	f000 f882 	bl	8010a24 <abort>
 8010920:	4b04      	ldr	r3, [pc, #16]	; (8010934 <__assert_func+0x38>)
 8010922:	461c      	mov	r4, r3
 8010924:	e7f3      	b.n	801090e <__assert_func+0x12>
 8010926:	bf00      	nop
 8010928:	200001ec 	.word	0x200001ec
 801092c:	0801236f 	.word	0x0801236f
 8010930:	0801237c 	.word	0x0801237c
 8010934:	080123aa 	.word	0x080123aa

08010938 <_calloc_r>:
 8010938:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801093a:	fba1 2402 	umull	r2, r4, r1, r2
 801093e:	b94c      	cbnz	r4, 8010954 <_calloc_r+0x1c>
 8010940:	4611      	mov	r1, r2
 8010942:	9201      	str	r2, [sp, #4]
 8010944:	f7ff f9a2 	bl	800fc8c <_malloc_r>
 8010948:	9a01      	ldr	r2, [sp, #4]
 801094a:	4605      	mov	r5, r0
 801094c:	b930      	cbnz	r0, 801095c <_calloc_r+0x24>
 801094e:	4628      	mov	r0, r5
 8010950:	b003      	add	sp, #12
 8010952:	bd30      	pop	{r4, r5, pc}
 8010954:	220c      	movs	r2, #12
 8010956:	6002      	str	r2, [r0, #0]
 8010958:	2500      	movs	r5, #0
 801095a:	e7f8      	b.n	801094e <_calloc_r+0x16>
 801095c:	4621      	mov	r1, r4
 801095e:	f7fe fa06 	bl	800ed6e <memset>
 8010962:	e7f4      	b.n	801094e <_calloc_r+0x16>

08010964 <__ascii_mbtowc>:
 8010964:	b082      	sub	sp, #8
 8010966:	b901      	cbnz	r1, 801096a <__ascii_mbtowc+0x6>
 8010968:	a901      	add	r1, sp, #4
 801096a:	b142      	cbz	r2, 801097e <__ascii_mbtowc+0x1a>
 801096c:	b14b      	cbz	r3, 8010982 <__ascii_mbtowc+0x1e>
 801096e:	7813      	ldrb	r3, [r2, #0]
 8010970:	600b      	str	r3, [r1, #0]
 8010972:	7812      	ldrb	r2, [r2, #0]
 8010974:	1e10      	subs	r0, r2, #0
 8010976:	bf18      	it	ne
 8010978:	2001      	movne	r0, #1
 801097a:	b002      	add	sp, #8
 801097c:	4770      	bx	lr
 801097e:	4610      	mov	r0, r2
 8010980:	e7fb      	b.n	801097a <__ascii_mbtowc+0x16>
 8010982:	f06f 0001 	mvn.w	r0, #1
 8010986:	e7f8      	b.n	801097a <__ascii_mbtowc+0x16>

08010988 <_realloc_r>:
 8010988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801098c:	4680      	mov	r8, r0
 801098e:	4614      	mov	r4, r2
 8010990:	460e      	mov	r6, r1
 8010992:	b921      	cbnz	r1, 801099e <_realloc_r+0x16>
 8010994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010998:	4611      	mov	r1, r2
 801099a:	f7ff b977 	b.w	800fc8c <_malloc_r>
 801099e:	b92a      	cbnz	r2, 80109ac <_realloc_r+0x24>
 80109a0:	f7ff f900 	bl	800fba4 <_free_r>
 80109a4:	4625      	mov	r5, r4
 80109a6:	4628      	mov	r0, r5
 80109a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109ac:	f000 f841 	bl	8010a32 <_malloc_usable_size_r>
 80109b0:	4284      	cmp	r4, r0
 80109b2:	4607      	mov	r7, r0
 80109b4:	d802      	bhi.n	80109bc <_realloc_r+0x34>
 80109b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80109ba:	d812      	bhi.n	80109e2 <_realloc_r+0x5a>
 80109bc:	4621      	mov	r1, r4
 80109be:	4640      	mov	r0, r8
 80109c0:	f7ff f964 	bl	800fc8c <_malloc_r>
 80109c4:	4605      	mov	r5, r0
 80109c6:	2800      	cmp	r0, #0
 80109c8:	d0ed      	beq.n	80109a6 <_realloc_r+0x1e>
 80109ca:	42bc      	cmp	r4, r7
 80109cc:	4622      	mov	r2, r4
 80109ce:	4631      	mov	r1, r6
 80109d0:	bf28      	it	cs
 80109d2:	463a      	movcs	r2, r7
 80109d4:	f7fe fa5d 	bl	800ee92 <memcpy>
 80109d8:	4631      	mov	r1, r6
 80109da:	4640      	mov	r0, r8
 80109dc:	f7ff f8e2 	bl	800fba4 <_free_r>
 80109e0:	e7e1      	b.n	80109a6 <_realloc_r+0x1e>
 80109e2:	4635      	mov	r5, r6
 80109e4:	e7df      	b.n	80109a6 <_realloc_r+0x1e>

080109e6 <__ascii_wctomb>:
 80109e6:	b149      	cbz	r1, 80109fc <__ascii_wctomb+0x16>
 80109e8:	2aff      	cmp	r2, #255	; 0xff
 80109ea:	bf85      	ittet	hi
 80109ec:	238a      	movhi	r3, #138	; 0x8a
 80109ee:	6003      	strhi	r3, [r0, #0]
 80109f0:	700a      	strbls	r2, [r1, #0]
 80109f2:	f04f 30ff 	movhi.w	r0, #4294967295
 80109f6:	bf98      	it	ls
 80109f8:	2001      	movls	r0, #1
 80109fa:	4770      	bx	lr
 80109fc:	4608      	mov	r0, r1
 80109fe:	4770      	bx	lr

08010a00 <fiprintf>:
 8010a00:	b40e      	push	{r1, r2, r3}
 8010a02:	b503      	push	{r0, r1, lr}
 8010a04:	4601      	mov	r1, r0
 8010a06:	ab03      	add	r3, sp, #12
 8010a08:	4805      	ldr	r0, [pc, #20]	; (8010a20 <fiprintf+0x20>)
 8010a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a0e:	6800      	ldr	r0, [r0, #0]
 8010a10:	9301      	str	r3, [sp, #4]
 8010a12:	f000 f83f 	bl	8010a94 <_vfiprintf_r>
 8010a16:	b002      	add	sp, #8
 8010a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a1c:	b003      	add	sp, #12
 8010a1e:	4770      	bx	lr
 8010a20:	200001ec 	.word	0x200001ec

08010a24 <abort>:
 8010a24:	b508      	push	{r3, lr}
 8010a26:	2006      	movs	r0, #6
 8010a28:	f000 fa0c 	bl	8010e44 <raise>
 8010a2c:	2001      	movs	r0, #1
 8010a2e:	f7f1 fe1b 	bl	8002668 <_exit>

08010a32 <_malloc_usable_size_r>:
 8010a32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a36:	1f18      	subs	r0, r3, #4
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	bfbc      	itt	lt
 8010a3c:	580b      	ldrlt	r3, [r1, r0]
 8010a3e:	18c0      	addlt	r0, r0, r3
 8010a40:	4770      	bx	lr

08010a42 <__sfputc_r>:
 8010a42:	6893      	ldr	r3, [r2, #8]
 8010a44:	3b01      	subs	r3, #1
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	b410      	push	{r4}
 8010a4a:	6093      	str	r3, [r2, #8]
 8010a4c:	da08      	bge.n	8010a60 <__sfputc_r+0x1e>
 8010a4e:	6994      	ldr	r4, [r2, #24]
 8010a50:	42a3      	cmp	r3, r4
 8010a52:	db01      	blt.n	8010a58 <__sfputc_r+0x16>
 8010a54:	290a      	cmp	r1, #10
 8010a56:	d103      	bne.n	8010a60 <__sfputc_r+0x1e>
 8010a58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a5c:	f000 b934 	b.w	8010cc8 <__swbuf_r>
 8010a60:	6813      	ldr	r3, [r2, #0]
 8010a62:	1c58      	adds	r0, r3, #1
 8010a64:	6010      	str	r0, [r2, #0]
 8010a66:	7019      	strb	r1, [r3, #0]
 8010a68:	4608      	mov	r0, r1
 8010a6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a6e:	4770      	bx	lr

08010a70 <__sfputs_r>:
 8010a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a72:	4606      	mov	r6, r0
 8010a74:	460f      	mov	r7, r1
 8010a76:	4614      	mov	r4, r2
 8010a78:	18d5      	adds	r5, r2, r3
 8010a7a:	42ac      	cmp	r4, r5
 8010a7c:	d101      	bne.n	8010a82 <__sfputs_r+0x12>
 8010a7e:	2000      	movs	r0, #0
 8010a80:	e007      	b.n	8010a92 <__sfputs_r+0x22>
 8010a82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a86:	463a      	mov	r2, r7
 8010a88:	4630      	mov	r0, r6
 8010a8a:	f7ff ffda 	bl	8010a42 <__sfputc_r>
 8010a8e:	1c43      	adds	r3, r0, #1
 8010a90:	d1f3      	bne.n	8010a7a <__sfputs_r+0xa>
 8010a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010a94 <_vfiprintf_r>:
 8010a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a98:	460d      	mov	r5, r1
 8010a9a:	b09d      	sub	sp, #116	; 0x74
 8010a9c:	4614      	mov	r4, r2
 8010a9e:	4698      	mov	r8, r3
 8010aa0:	4606      	mov	r6, r0
 8010aa2:	b118      	cbz	r0, 8010aac <_vfiprintf_r+0x18>
 8010aa4:	6a03      	ldr	r3, [r0, #32]
 8010aa6:	b90b      	cbnz	r3, 8010aac <_vfiprintf_r+0x18>
 8010aa8:	f7fe f8c8 	bl	800ec3c <__sinit>
 8010aac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010aae:	07d9      	lsls	r1, r3, #31
 8010ab0:	d405      	bmi.n	8010abe <_vfiprintf_r+0x2a>
 8010ab2:	89ab      	ldrh	r3, [r5, #12]
 8010ab4:	059a      	lsls	r2, r3, #22
 8010ab6:	d402      	bmi.n	8010abe <_vfiprintf_r+0x2a>
 8010ab8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010aba:	f7fe f9e8 	bl	800ee8e <__retarget_lock_acquire_recursive>
 8010abe:	89ab      	ldrh	r3, [r5, #12]
 8010ac0:	071b      	lsls	r3, r3, #28
 8010ac2:	d501      	bpl.n	8010ac8 <_vfiprintf_r+0x34>
 8010ac4:	692b      	ldr	r3, [r5, #16]
 8010ac6:	b99b      	cbnz	r3, 8010af0 <_vfiprintf_r+0x5c>
 8010ac8:	4629      	mov	r1, r5
 8010aca:	4630      	mov	r0, r6
 8010acc:	f000 f93a 	bl	8010d44 <__swsetup_r>
 8010ad0:	b170      	cbz	r0, 8010af0 <_vfiprintf_r+0x5c>
 8010ad2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010ad4:	07dc      	lsls	r4, r3, #31
 8010ad6:	d504      	bpl.n	8010ae2 <_vfiprintf_r+0x4e>
 8010ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8010adc:	b01d      	add	sp, #116	; 0x74
 8010ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ae2:	89ab      	ldrh	r3, [r5, #12]
 8010ae4:	0598      	lsls	r0, r3, #22
 8010ae6:	d4f7      	bmi.n	8010ad8 <_vfiprintf_r+0x44>
 8010ae8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010aea:	f7fe f9d1 	bl	800ee90 <__retarget_lock_release_recursive>
 8010aee:	e7f3      	b.n	8010ad8 <_vfiprintf_r+0x44>
 8010af0:	2300      	movs	r3, #0
 8010af2:	9309      	str	r3, [sp, #36]	; 0x24
 8010af4:	2320      	movs	r3, #32
 8010af6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010afa:	f8cd 800c 	str.w	r8, [sp, #12]
 8010afe:	2330      	movs	r3, #48	; 0x30
 8010b00:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8010cb4 <_vfiprintf_r+0x220>
 8010b04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010b08:	f04f 0901 	mov.w	r9, #1
 8010b0c:	4623      	mov	r3, r4
 8010b0e:	469a      	mov	sl, r3
 8010b10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b14:	b10a      	cbz	r2, 8010b1a <_vfiprintf_r+0x86>
 8010b16:	2a25      	cmp	r2, #37	; 0x25
 8010b18:	d1f9      	bne.n	8010b0e <_vfiprintf_r+0x7a>
 8010b1a:	ebba 0b04 	subs.w	fp, sl, r4
 8010b1e:	d00b      	beq.n	8010b38 <_vfiprintf_r+0xa4>
 8010b20:	465b      	mov	r3, fp
 8010b22:	4622      	mov	r2, r4
 8010b24:	4629      	mov	r1, r5
 8010b26:	4630      	mov	r0, r6
 8010b28:	f7ff ffa2 	bl	8010a70 <__sfputs_r>
 8010b2c:	3001      	adds	r0, #1
 8010b2e:	f000 80a9 	beq.w	8010c84 <_vfiprintf_r+0x1f0>
 8010b32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010b34:	445a      	add	r2, fp
 8010b36:	9209      	str	r2, [sp, #36]	; 0x24
 8010b38:	f89a 3000 	ldrb.w	r3, [sl]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	f000 80a1 	beq.w	8010c84 <_vfiprintf_r+0x1f0>
 8010b42:	2300      	movs	r3, #0
 8010b44:	f04f 32ff 	mov.w	r2, #4294967295
 8010b48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010b4c:	f10a 0a01 	add.w	sl, sl, #1
 8010b50:	9304      	str	r3, [sp, #16]
 8010b52:	9307      	str	r3, [sp, #28]
 8010b54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010b58:	931a      	str	r3, [sp, #104]	; 0x68
 8010b5a:	4654      	mov	r4, sl
 8010b5c:	2205      	movs	r2, #5
 8010b5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b62:	4854      	ldr	r0, [pc, #336]	; (8010cb4 <_vfiprintf_r+0x220>)
 8010b64:	f7ef fb6c 	bl	8000240 <memchr>
 8010b68:	9a04      	ldr	r2, [sp, #16]
 8010b6a:	b9d8      	cbnz	r0, 8010ba4 <_vfiprintf_r+0x110>
 8010b6c:	06d1      	lsls	r1, r2, #27
 8010b6e:	bf44      	itt	mi
 8010b70:	2320      	movmi	r3, #32
 8010b72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010b76:	0713      	lsls	r3, r2, #28
 8010b78:	bf44      	itt	mi
 8010b7a:	232b      	movmi	r3, #43	; 0x2b
 8010b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010b80:	f89a 3000 	ldrb.w	r3, [sl]
 8010b84:	2b2a      	cmp	r3, #42	; 0x2a
 8010b86:	d015      	beq.n	8010bb4 <_vfiprintf_r+0x120>
 8010b88:	9a07      	ldr	r2, [sp, #28]
 8010b8a:	4654      	mov	r4, sl
 8010b8c:	2000      	movs	r0, #0
 8010b8e:	f04f 0c0a 	mov.w	ip, #10
 8010b92:	4621      	mov	r1, r4
 8010b94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010b98:	3b30      	subs	r3, #48	; 0x30
 8010b9a:	2b09      	cmp	r3, #9
 8010b9c:	d94d      	bls.n	8010c3a <_vfiprintf_r+0x1a6>
 8010b9e:	b1b0      	cbz	r0, 8010bce <_vfiprintf_r+0x13a>
 8010ba0:	9207      	str	r2, [sp, #28]
 8010ba2:	e014      	b.n	8010bce <_vfiprintf_r+0x13a>
 8010ba4:	eba0 0308 	sub.w	r3, r0, r8
 8010ba8:	fa09 f303 	lsl.w	r3, r9, r3
 8010bac:	4313      	orrs	r3, r2
 8010bae:	9304      	str	r3, [sp, #16]
 8010bb0:	46a2      	mov	sl, r4
 8010bb2:	e7d2      	b.n	8010b5a <_vfiprintf_r+0xc6>
 8010bb4:	9b03      	ldr	r3, [sp, #12]
 8010bb6:	1d19      	adds	r1, r3, #4
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	9103      	str	r1, [sp, #12]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	bfbb      	ittet	lt
 8010bc0:	425b      	neglt	r3, r3
 8010bc2:	f042 0202 	orrlt.w	r2, r2, #2
 8010bc6:	9307      	strge	r3, [sp, #28]
 8010bc8:	9307      	strlt	r3, [sp, #28]
 8010bca:	bfb8      	it	lt
 8010bcc:	9204      	strlt	r2, [sp, #16]
 8010bce:	7823      	ldrb	r3, [r4, #0]
 8010bd0:	2b2e      	cmp	r3, #46	; 0x2e
 8010bd2:	d10c      	bne.n	8010bee <_vfiprintf_r+0x15a>
 8010bd4:	7863      	ldrb	r3, [r4, #1]
 8010bd6:	2b2a      	cmp	r3, #42	; 0x2a
 8010bd8:	d134      	bne.n	8010c44 <_vfiprintf_r+0x1b0>
 8010bda:	9b03      	ldr	r3, [sp, #12]
 8010bdc:	1d1a      	adds	r2, r3, #4
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	9203      	str	r2, [sp, #12]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	bfb8      	it	lt
 8010be6:	f04f 33ff 	movlt.w	r3, #4294967295
 8010bea:	3402      	adds	r4, #2
 8010bec:	9305      	str	r3, [sp, #20]
 8010bee:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010cc4 <_vfiprintf_r+0x230>
 8010bf2:	7821      	ldrb	r1, [r4, #0]
 8010bf4:	2203      	movs	r2, #3
 8010bf6:	4650      	mov	r0, sl
 8010bf8:	f7ef fb22 	bl	8000240 <memchr>
 8010bfc:	b138      	cbz	r0, 8010c0e <_vfiprintf_r+0x17a>
 8010bfe:	9b04      	ldr	r3, [sp, #16]
 8010c00:	eba0 000a 	sub.w	r0, r0, sl
 8010c04:	2240      	movs	r2, #64	; 0x40
 8010c06:	4082      	lsls	r2, r0
 8010c08:	4313      	orrs	r3, r2
 8010c0a:	3401      	adds	r4, #1
 8010c0c:	9304      	str	r3, [sp, #16]
 8010c0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c12:	4829      	ldr	r0, [pc, #164]	; (8010cb8 <_vfiprintf_r+0x224>)
 8010c14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010c18:	2206      	movs	r2, #6
 8010c1a:	f7ef fb11 	bl	8000240 <memchr>
 8010c1e:	2800      	cmp	r0, #0
 8010c20:	d03f      	beq.n	8010ca2 <_vfiprintf_r+0x20e>
 8010c22:	4b26      	ldr	r3, [pc, #152]	; (8010cbc <_vfiprintf_r+0x228>)
 8010c24:	bb1b      	cbnz	r3, 8010c6e <_vfiprintf_r+0x1da>
 8010c26:	9b03      	ldr	r3, [sp, #12]
 8010c28:	3307      	adds	r3, #7
 8010c2a:	f023 0307 	bic.w	r3, r3, #7
 8010c2e:	3308      	adds	r3, #8
 8010c30:	9303      	str	r3, [sp, #12]
 8010c32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c34:	443b      	add	r3, r7
 8010c36:	9309      	str	r3, [sp, #36]	; 0x24
 8010c38:	e768      	b.n	8010b0c <_vfiprintf_r+0x78>
 8010c3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8010c3e:	460c      	mov	r4, r1
 8010c40:	2001      	movs	r0, #1
 8010c42:	e7a6      	b.n	8010b92 <_vfiprintf_r+0xfe>
 8010c44:	2300      	movs	r3, #0
 8010c46:	3401      	adds	r4, #1
 8010c48:	9305      	str	r3, [sp, #20]
 8010c4a:	4619      	mov	r1, r3
 8010c4c:	f04f 0c0a 	mov.w	ip, #10
 8010c50:	4620      	mov	r0, r4
 8010c52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c56:	3a30      	subs	r2, #48	; 0x30
 8010c58:	2a09      	cmp	r2, #9
 8010c5a:	d903      	bls.n	8010c64 <_vfiprintf_r+0x1d0>
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d0c6      	beq.n	8010bee <_vfiprintf_r+0x15a>
 8010c60:	9105      	str	r1, [sp, #20]
 8010c62:	e7c4      	b.n	8010bee <_vfiprintf_r+0x15a>
 8010c64:	fb0c 2101 	mla	r1, ip, r1, r2
 8010c68:	4604      	mov	r4, r0
 8010c6a:	2301      	movs	r3, #1
 8010c6c:	e7f0      	b.n	8010c50 <_vfiprintf_r+0x1bc>
 8010c6e:	ab03      	add	r3, sp, #12
 8010c70:	9300      	str	r3, [sp, #0]
 8010c72:	462a      	mov	r2, r5
 8010c74:	4b12      	ldr	r3, [pc, #72]	; (8010cc0 <_vfiprintf_r+0x22c>)
 8010c76:	a904      	add	r1, sp, #16
 8010c78:	4630      	mov	r0, r6
 8010c7a:	f7fd fb8d 	bl	800e398 <_printf_float>
 8010c7e:	4607      	mov	r7, r0
 8010c80:	1c78      	adds	r0, r7, #1
 8010c82:	d1d6      	bne.n	8010c32 <_vfiprintf_r+0x19e>
 8010c84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010c86:	07d9      	lsls	r1, r3, #31
 8010c88:	d405      	bmi.n	8010c96 <_vfiprintf_r+0x202>
 8010c8a:	89ab      	ldrh	r3, [r5, #12]
 8010c8c:	059a      	lsls	r2, r3, #22
 8010c8e:	d402      	bmi.n	8010c96 <_vfiprintf_r+0x202>
 8010c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010c92:	f7fe f8fd 	bl	800ee90 <__retarget_lock_release_recursive>
 8010c96:	89ab      	ldrh	r3, [r5, #12]
 8010c98:	065b      	lsls	r3, r3, #25
 8010c9a:	f53f af1d 	bmi.w	8010ad8 <_vfiprintf_r+0x44>
 8010c9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010ca0:	e71c      	b.n	8010adc <_vfiprintf_r+0x48>
 8010ca2:	ab03      	add	r3, sp, #12
 8010ca4:	9300      	str	r3, [sp, #0]
 8010ca6:	462a      	mov	r2, r5
 8010ca8:	4b05      	ldr	r3, [pc, #20]	; (8010cc0 <_vfiprintf_r+0x22c>)
 8010caa:	a904      	add	r1, sp, #16
 8010cac:	4630      	mov	r0, r6
 8010cae:	f7fd fe17 	bl	800e8e0 <_printf_i>
 8010cb2:	e7e4      	b.n	8010c7e <_vfiprintf_r+0x1ea>
 8010cb4:	08012354 	.word	0x08012354
 8010cb8:	0801235e 	.word	0x0801235e
 8010cbc:	0800e399 	.word	0x0800e399
 8010cc0:	08010a71 	.word	0x08010a71
 8010cc4:	0801235a 	.word	0x0801235a

08010cc8 <__swbuf_r>:
 8010cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cca:	460e      	mov	r6, r1
 8010ccc:	4614      	mov	r4, r2
 8010cce:	4605      	mov	r5, r0
 8010cd0:	b118      	cbz	r0, 8010cda <__swbuf_r+0x12>
 8010cd2:	6a03      	ldr	r3, [r0, #32]
 8010cd4:	b90b      	cbnz	r3, 8010cda <__swbuf_r+0x12>
 8010cd6:	f7fd ffb1 	bl	800ec3c <__sinit>
 8010cda:	69a3      	ldr	r3, [r4, #24]
 8010cdc:	60a3      	str	r3, [r4, #8]
 8010cde:	89a3      	ldrh	r3, [r4, #12]
 8010ce0:	071a      	lsls	r2, r3, #28
 8010ce2:	d525      	bpl.n	8010d30 <__swbuf_r+0x68>
 8010ce4:	6923      	ldr	r3, [r4, #16]
 8010ce6:	b31b      	cbz	r3, 8010d30 <__swbuf_r+0x68>
 8010ce8:	6823      	ldr	r3, [r4, #0]
 8010cea:	6922      	ldr	r2, [r4, #16]
 8010cec:	1a98      	subs	r0, r3, r2
 8010cee:	6963      	ldr	r3, [r4, #20]
 8010cf0:	b2f6      	uxtb	r6, r6
 8010cf2:	4283      	cmp	r3, r0
 8010cf4:	4637      	mov	r7, r6
 8010cf6:	dc04      	bgt.n	8010d02 <__swbuf_r+0x3a>
 8010cf8:	4621      	mov	r1, r4
 8010cfa:	4628      	mov	r0, r5
 8010cfc:	f7ff fdac 	bl	8010858 <_fflush_r>
 8010d00:	b9e0      	cbnz	r0, 8010d3c <__swbuf_r+0x74>
 8010d02:	68a3      	ldr	r3, [r4, #8]
 8010d04:	3b01      	subs	r3, #1
 8010d06:	60a3      	str	r3, [r4, #8]
 8010d08:	6823      	ldr	r3, [r4, #0]
 8010d0a:	1c5a      	adds	r2, r3, #1
 8010d0c:	6022      	str	r2, [r4, #0]
 8010d0e:	701e      	strb	r6, [r3, #0]
 8010d10:	6962      	ldr	r2, [r4, #20]
 8010d12:	1c43      	adds	r3, r0, #1
 8010d14:	429a      	cmp	r2, r3
 8010d16:	d004      	beq.n	8010d22 <__swbuf_r+0x5a>
 8010d18:	89a3      	ldrh	r3, [r4, #12]
 8010d1a:	07db      	lsls	r3, r3, #31
 8010d1c:	d506      	bpl.n	8010d2c <__swbuf_r+0x64>
 8010d1e:	2e0a      	cmp	r6, #10
 8010d20:	d104      	bne.n	8010d2c <__swbuf_r+0x64>
 8010d22:	4621      	mov	r1, r4
 8010d24:	4628      	mov	r0, r5
 8010d26:	f7ff fd97 	bl	8010858 <_fflush_r>
 8010d2a:	b938      	cbnz	r0, 8010d3c <__swbuf_r+0x74>
 8010d2c:	4638      	mov	r0, r7
 8010d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d30:	4621      	mov	r1, r4
 8010d32:	4628      	mov	r0, r5
 8010d34:	f000 f806 	bl	8010d44 <__swsetup_r>
 8010d38:	2800      	cmp	r0, #0
 8010d3a:	d0d5      	beq.n	8010ce8 <__swbuf_r+0x20>
 8010d3c:	f04f 37ff 	mov.w	r7, #4294967295
 8010d40:	e7f4      	b.n	8010d2c <__swbuf_r+0x64>
	...

08010d44 <__swsetup_r>:
 8010d44:	b538      	push	{r3, r4, r5, lr}
 8010d46:	4b2a      	ldr	r3, [pc, #168]	; (8010df0 <__swsetup_r+0xac>)
 8010d48:	4605      	mov	r5, r0
 8010d4a:	6818      	ldr	r0, [r3, #0]
 8010d4c:	460c      	mov	r4, r1
 8010d4e:	b118      	cbz	r0, 8010d58 <__swsetup_r+0x14>
 8010d50:	6a03      	ldr	r3, [r0, #32]
 8010d52:	b90b      	cbnz	r3, 8010d58 <__swsetup_r+0x14>
 8010d54:	f7fd ff72 	bl	800ec3c <__sinit>
 8010d58:	89a3      	ldrh	r3, [r4, #12]
 8010d5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010d5e:	0718      	lsls	r0, r3, #28
 8010d60:	d422      	bmi.n	8010da8 <__swsetup_r+0x64>
 8010d62:	06d9      	lsls	r1, r3, #27
 8010d64:	d407      	bmi.n	8010d76 <__swsetup_r+0x32>
 8010d66:	2309      	movs	r3, #9
 8010d68:	602b      	str	r3, [r5, #0]
 8010d6a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010d6e:	81a3      	strh	r3, [r4, #12]
 8010d70:	f04f 30ff 	mov.w	r0, #4294967295
 8010d74:	e034      	b.n	8010de0 <__swsetup_r+0x9c>
 8010d76:	0758      	lsls	r0, r3, #29
 8010d78:	d512      	bpl.n	8010da0 <__swsetup_r+0x5c>
 8010d7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010d7c:	b141      	cbz	r1, 8010d90 <__swsetup_r+0x4c>
 8010d7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010d82:	4299      	cmp	r1, r3
 8010d84:	d002      	beq.n	8010d8c <__swsetup_r+0x48>
 8010d86:	4628      	mov	r0, r5
 8010d88:	f7fe ff0c 	bl	800fba4 <_free_r>
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	6363      	str	r3, [r4, #52]	; 0x34
 8010d90:	89a3      	ldrh	r3, [r4, #12]
 8010d92:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010d96:	81a3      	strh	r3, [r4, #12]
 8010d98:	2300      	movs	r3, #0
 8010d9a:	6063      	str	r3, [r4, #4]
 8010d9c:	6923      	ldr	r3, [r4, #16]
 8010d9e:	6023      	str	r3, [r4, #0]
 8010da0:	89a3      	ldrh	r3, [r4, #12]
 8010da2:	f043 0308 	orr.w	r3, r3, #8
 8010da6:	81a3      	strh	r3, [r4, #12]
 8010da8:	6923      	ldr	r3, [r4, #16]
 8010daa:	b94b      	cbnz	r3, 8010dc0 <__swsetup_r+0x7c>
 8010dac:	89a3      	ldrh	r3, [r4, #12]
 8010dae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010db2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010db6:	d003      	beq.n	8010dc0 <__swsetup_r+0x7c>
 8010db8:	4621      	mov	r1, r4
 8010dba:	4628      	mov	r0, r5
 8010dbc:	f000 f884 	bl	8010ec8 <__smakebuf_r>
 8010dc0:	89a0      	ldrh	r0, [r4, #12]
 8010dc2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010dc6:	f010 0301 	ands.w	r3, r0, #1
 8010dca:	d00a      	beq.n	8010de2 <__swsetup_r+0x9e>
 8010dcc:	2300      	movs	r3, #0
 8010dce:	60a3      	str	r3, [r4, #8]
 8010dd0:	6963      	ldr	r3, [r4, #20]
 8010dd2:	425b      	negs	r3, r3
 8010dd4:	61a3      	str	r3, [r4, #24]
 8010dd6:	6923      	ldr	r3, [r4, #16]
 8010dd8:	b943      	cbnz	r3, 8010dec <__swsetup_r+0xa8>
 8010dda:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010dde:	d1c4      	bne.n	8010d6a <__swsetup_r+0x26>
 8010de0:	bd38      	pop	{r3, r4, r5, pc}
 8010de2:	0781      	lsls	r1, r0, #30
 8010de4:	bf58      	it	pl
 8010de6:	6963      	ldrpl	r3, [r4, #20]
 8010de8:	60a3      	str	r3, [r4, #8]
 8010dea:	e7f4      	b.n	8010dd6 <__swsetup_r+0x92>
 8010dec:	2000      	movs	r0, #0
 8010dee:	e7f7      	b.n	8010de0 <__swsetup_r+0x9c>
 8010df0:	200001ec 	.word	0x200001ec

08010df4 <_raise_r>:
 8010df4:	291f      	cmp	r1, #31
 8010df6:	b538      	push	{r3, r4, r5, lr}
 8010df8:	4604      	mov	r4, r0
 8010dfa:	460d      	mov	r5, r1
 8010dfc:	d904      	bls.n	8010e08 <_raise_r+0x14>
 8010dfe:	2316      	movs	r3, #22
 8010e00:	6003      	str	r3, [r0, #0]
 8010e02:	f04f 30ff 	mov.w	r0, #4294967295
 8010e06:	bd38      	pop	{r3, r4, r5, pc}
 8010e08:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8010e0a:	b112      	cbz	r2, 8010e12 <_raise_r+0x1e>
 8010e0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010e10:	b94b      	cbnz	r3, 8010e26 <_raise_r+0x32>
 8010e12:	4620      	mov	r0, r4
 8010e14:	f000 f830 	bl	8010e78 <_getpid_r>
 8010e18:	462a      	mov	r2, r5
 8010e1a:	4601      	mov	r1, r0
 8010e1c:	4620      	mov	r0, r4
 8010e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e22:	f000 b817 	b.w	8010e54 <_kill_r>
 8010e26:	2b01      	cmp	r3, #1
 8010e28:	d00a      	beq.n	8010e40 <_raise_r+0x4c>
 8010e2a:	1c59      	adds	r1, r3, #1
 8010e2c:	d103      	bne.n	8010e36 <_raise_r+0x42>
 8010e2e:	2316      	movs	r3, #22
 8010e30:	6003      	str	r3, [r0, #0]
 8010e32:	2001      	movs	r0, #1
 8010e34:	e7e7      	b.n	8010e06 <_raise_r+0x12>
 8010e36:	2400      	movs	r4, #0
 8010e38:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010e3c:	4628      	mov	r0, r5
 8010e3e:	4798      	blx	r3
 8010e40:	2000      	movs	r0, #0
 8010e42:	e7e0      	b.n	8010e06 <_raise_r+0x12>

08010e44 <raise>:
 8010e44:	4b02      	ldr	r3, [pc, #8]	; (8010e50 <raise+0xc>)
 8010e46:	4601      	mov	r1, r0
 8010e48:	6818      	ldr	r0, [r3, #0]
 8010e4a:	f7ff bfd3 	b.w	8010df4 <_raise_r>
 8010e4e:	bf00      	nop
 8010e50:	200001ec 	.word	0x200001ec

08010e54 <_kill_r>:
 8010e54:	b538      	push	{r3, r4, r5, lr}
 8010e56:	4d07      	ldr	r5, [pc, #28]	; (8010e74 <_kill_r+0x20>)
 8010e58:	2300      	movs	r3, #0
 8010e5a:	4604      	mov	r4, r0
 8010e5c:	4608      	mov	r0, r1
 8010e5e:	4611      	mov	r1, r2
 8010e60:	602b      	str	r3, [r5, #0]
 8010e62:	f7f1 fbf1 	bl	8002648 <_kill>
 8010e66:	1c43      	adds	r3, r0, #1
 8010e68:	d102      	bne.n	8010e70 <_kill_r+0x1c>
 8010e6a:	682b      	ldr	r3, [r5, #0]
 8010e6c:	b103      	cbz	r3, 8010e70 <_kill_r+0x1c>
 8010e6e:	6023      	str	r3, [r4, #0]
 8010e70:	bd38      	pop	{r3, r4, r5, pc}
 8010e72:	bf00      	nop
 8010e74:	2000475c 	.word	0x2000475c

08010e78 <_getpid_r>:
 8010e78:	f7f1 bbde 	b.w	8002638 <_getpid>

08010e7c <__swhatbuf_r>:
 8010e7c:	b570      	push	{r4, r5, r6, lr}
 8010e7e:	460c      	mov	r4, r1
 8010e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e84:	2900      	cmp	r1, #0
 8010e86:	b096      	sub	sp, #88	; 0x58
 8010e88:	4615      	mov	r5, r2
 8010e8a:	461e      	mov	r6, r3
 8010e8c:	da0d      	bge.n	8010eaa <__swhatbuf_r+0x2e>
 8010e8e:	89a3      	ldrh	r3, [r4, #12]
 8010e90:	f013 0f80 	tst.w	r3, #128	; 0x80
 8010e94:	f04f 0100 	mov.w	r1, #0
 8010e98:	bf0c      	ite	eq
 8010e9a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8010e9e:	2340      	movne	r3, #64	; 0x40
 8010ea0:	2000      	movs	r0, #0
 8010ea2:	6031      	str	r1, [r6, #0]
 8010ea4:	602b      	str	r3, [r5, #0]
 8010ea6:	b016      	add	sp, #88	; 0x58
 8010ea8:	bd70      	pop	{r4, r5, r6, pc}
 8010eaa:	466a      	mov	r2, sp
 8010eac:	f000 f848 	bl	8010f40 <_fstat_r>
 8010eb0:	2800      	cmp	r0, #0
 8010eb2:	dbec      	blt.n	8010e8e <__swhatbuf_r+0x12>
 8010eb4:	9901      	ldr	r1, [sp, #4]
 8010eb6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8010eba:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8010ebe:	4259      	negs	r1, r3
 8010ec0:	4159      	adcs	r1, r3
 8010ec2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010ec6:	e7eb      	b.n	8010ea0 <__swhatbuf_r+0x24>

08010ec8 <__smakebuf_r>:
 8010ec8:	898b      	ldrh	r3, [r1, #12]
 8010eca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010ecc:	079d      	lsls	r5, r3, #30
 8010ece:	4606      	mov	r6, r0
 8010ed0:	460c      	mov	r4, r1
 8010ed2:	d507      	bpl.n	8010ee4 <__smakebuf_r+0x1c>
 8010ed4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010ed8:	6023      	str	r3, [r4, #0]
 8010eda:	6123      	str	r3, [r4, #16]
 8010edc:	2301      	movs	r3, #1
 8010ede:	6163      	str	r3, [r4, #20]
 8010ee0:	b002      	add	sp, #8
 8010ee2:	bd70      	pop	{r4, r5, r6, pc}
 8010ee4:	ab01      	add	r3, sp, #4
 8010ee6:	466a      	mov	r2, sp
 8010ee8:	f7ff ffc8 	bl	8010e7c <__swhatbuf_r>
 8010eec:	9900      	ldr	r1, [sp, #0]
 8010eee:	4605      	mov	r5, r0
 8010ef0:	4630      	mov	r0, r6
 8010ef2:	f7fe fecb 	bl	800fc8c <_malloc_r>
 8010ef6:	b948      	cbnz	r0, 8010f0c <__smakebuf_r+0x44>
 8010ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010efc:	059a      	lsls	r2, r3, #22
 8010efe:	d4ef      	bmi.n	8010ee0 <__smakebuf_r+0x18>
 8010f00:	f023 0303 	bic.w	r3, r3, #3
 8010f04:	f043 0302 	orr.w	r3, r3, #2
 8010f08:	81a3      	strh	r3, [r4, #12]
 8010f0a:	e7e3      	b.n	8010ed4 <__smakebuf_r+0xc>
 8010f0c:	89a3      	ldrh	r3, [r4, #12]
 8010f0e:	6020      	str	r0, [r4, #0]
 8010f10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f14:	81a3      	strh	r3, [r4, #12]
 8010f16:	9b00      	ldr	r3, [sp, #0]
 8010f18:	6163      	str	r3, [r4, #20]
 8010f1a:	9b01      	ldr	r3, [sp, #4]
 8010f1c:	6120      	str	r0, [r4, #16]
 8010f1e:	b15b      	cbz	r3, 8010f38 <__smakebuf_r+0x70>
 8010f20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010f24:	4630      	mov	r0, r6
 8010f26:	f000 f81d 	bl	8010f64 <_isatty_r>
 8010f2a:	b128      	cbz	r0, 8010f38 <__smakebuf_r+0x70>
 8010f2c:	89a3      	ldrh	r3, [r4, #12]
 8010f2e:	f023 0303 	bic.w	r3, r3, #3
 8010f32:	f043 0301 	orr.w	r3, r3, #1
 8010f36:	81a3      	strh	r3, [r4, #12]
 8010f38:	89a3      	ldrh	r3, [r4, #12]
 8010f3a:	431d      	orrs	r5, r3
 8010f3c:	81a5      	strh	r5, [r4, #12]
 8010f3e:	e7cf      	b.n	8010ee0 <__smakebuf_r+0x18>

08010f40 <_fstat_r>:
 8010f40:	b538      	push	{r3, r4, r5, lr}
 8010f42:	4d07      	ldr	r5, [pc, #28]	; (8010f60 <_fstat_r+0x20>)
 8010f44:	2300      	movs	r3, #0
 8010f46:	4604      	mov	r4, r0
 8010f48:	4608      	mov	r0, r1
 8010f4a:	4611      	mov	r1, r2
 8010f4c:	602b      	str	r3, [r5, #0]
 8010f4e:	f7f1 fbda 	bl	8002706 <_fstat>
 8010f52:	1c43      	adds	r3, r0, #1
 8010f54:	d102      	bne.n	8010f5c <_fstat_r+0x1c>
 8010f56:	682b      	ldr	r3, [r5, #0]
 8010f58:	b103      	cbz	r3, 8010f5c <_fstat_r+0x1c>
 8010f5a:	6023      	str	r3, [r4, #0]
 8010f5c:	bd38      	pop	{r3, r4, r5, pc}
 8010f5e:	bf00      	nop
 8010f60:	2000475c 	.word	0x2000475c

08010f64 <_isatty_r>:
 8010f64:	b538      	push	{r3, r4, r5, lr}
 8010f66:	4d06      	ldr	r5, [pc, #24]	; (8010f80 <_isatty_r+0x1c>)
 8010f68:	2300      	movs	r3, #0
 8010f6a:	4604      	mov	r4, r0
 8010f6c:	4608      	mov	r0, r1
 8010f6e:	602b      	str	r3, [r5, #0]
 8010f70:	f7f1 fbd9 	bl	8002726 <_isatty>
 8010f74:	1c43      	adds	r3, r0, #1
 8010f76:	d102      	bne.n	8010f7e <_isatty_r+0x1a>
 8010f78:	682b      	ldr	r3, [r5, #0]
 8010f7a:	b103      	cbz	r3, 8010f7e <_isatty_r+0x1a>
 8010f7c:	6023      	str	r3, [r4, #0]
 8010f7e:	bd38      	pop	{r3, r4, r5, pc}
 8010f80:	2000475c 	.word	0x2000475c

08010f84 <pow>:
 8010f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f86:	ed2d 8b02 	vpush	{d8}
 8010f8a:	eeb0 8a40 	vmov.f32	s16, s0
 8010f8e:	eef0 8a60 	vmov.f32	s17, s1
 8010f92:	ec55 4b11 	vmov	r4, r5, d1
 8010f96:	f000 f873 	bl	8011080 <__ieee754_pow>
 8010f9a:	4622      	mov	r2, r4
 8010f9c:	462b      	mov	r3, r5
 8010f9e:	4620      	mov	r0, r4
 8010fa0:	4629      	mov	r1, r5
 8010fa2:	ec57 6b10 	vmov	r6, r7, d0
 8010fa6:	f7ef fdf9 	bl	8000b9c <__aeabi_dcmpun>
 8010faa:	2800      	cmp	r0, #0
 8010fac:	d13b      	bne.n	8011026 <pow+0xa2>
 8010fae:	ec51 0b18 	vmov	r0, r1, d8
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	f7ef fdbf 	bl	8000b38 <__aeabi_dcmpeq>
 8010fba:	b1b8      	cbz	r0, 8010fec <pow+0x68>
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	4620      	mov	r0, r4
 8010fc2:	4629      	mov	r1, r5
 8010fc4:	f7ef fdb8 	bl	8000b38 <__aeabi_dcmpeq>
 8010fc8:	2800      	cmp	r0, #0
 8010fca:	d146      	bne.n	801105a <pow+0xd6>
 8010fcc:	ec45 4b10 	vmov	d0, r4, r5
 8010fd0:	f000 f848 	bl	8011064 <finite>
 8010fd4:	b338      	cbz	r0, 8011026 <pow+0xa2>
 8010fd6:	2200      	movs	r2, #0
 8010fd8:	2300      	movs	r3, #0
 8010fda:	4620      	mov	r0, r4
 8010fdc:	4629      	mov	r1, r5
 8010fde:	f7ef fdb5 	bl	8000b4c <__aeabi_dcmplt>
 8010fe2:	b300      	cbz	r0, 8011026 <pow+0xa2>
 8010fe4:	f7fd ff28 	bl	800ee38 <__errno>
 8010fe8:	2322      	movs	r3, #34	; 0x22
 8010fea:	e01b      	b.n	8011024 <pow+0xa0>
 8010fec:	ec47 6b10 	vmov	d0, r6, r7
 8010ff0:	f000 f838 	bl	8011064 <finite>
 8010ff4:	b9e0      	cbnz	r0, 8011030 <pow+0xac>
 8010ff6:	eeb0 0a48 	vmov.f32	s0, s16
 8010ffa:	eef0 0a68 	vmov.f32	s1, s17
 8010ffe:	f000 f831 	bl	8011064 <finite>
 8011002:	b1a8      	cbz	r0, 8011030 <pow+0xac>
 8011004:	ec45 4b10 	vmov	d0, r4, r5
 8011008:	f000 f82c 	bl	8011064 <finite>
 801100c:	b180      	cbz	r0, 8011030 <pow+0xac>
 801100e:	4632      	mov	r2, r6
 8011010:	463b      	mov	r3, r7
 8011012:	4630      	mov	r0, r6
 8011014:	4639      	mov	r1, r7
 8011016:	f7ef fdc1 	bl	8000b9c <__aeabi_dcmpun>
 801101a:	2800      	cmp	r0, #0
 801101c:	d0e2      	beq.n	8010fe4 <pow+0x60>
 801101e:	f7fd ff0b 	bl	800ee38 <__errno>
 8011022:	2321      	movs	r3, #33	; 0x21
 8011024:	6003      	str	r3, [r0, #0]
 8011026:	ecbd 8b02 	vpop	{d8}
 801102a:	ec47 6b10 	vmov	d0, r6, r7
 801102e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011030:	2200      	movs	r2, #0
 8011032:	2300      	movs	r3, #0
 8011034:	4630      	mov	r0, r6
 8011036:	4639      	mov	r1, r7
 8011038:	f7ef fd7e 	bl	8000b38 <__aeabi_dcmpeq>
 801103c:	2800      	cmp	r0, #0
 801103e:	d0f2      	beq.n	8011026 <pow+0xa2>
 8011040:	eeb0 0a48 	vmov.f32	s0, s16
 8011044:	eef0 0a68 	vmov.f32	s1, s17
 8011048:	f000 f80c 	bl	8011064 <finite>
 801104c:	2800      	cmp	r0, #0
 801104e:	d0ea      	beq.n	8011026 <pow+0xa2>
 8011050:	ec45 4b10 	vmov	d0, r4, r5
 8011054:	f000 f806 	bl	8011064 <finite>
 8011058:	e7c3      	b.n	8010fe2 <pow+0x5e>
 801105a:	4f01      	ldr	r7, [pc, #4]	; (8011060 <pow+0xdc>)
 801105c:	2600      	movs	r6, #0
 801105e:	e7e2      	b.n	8011026 <pow+0xa2>
 8011060:	3ff00000 	.word	0x3ff00000

08011064 <finite>:
 8011064:	b082      	sub	sp, #8
 8011066:	ed8d 0b00 	vstr	d0, [sp]
 801106a:	9801      	ldr	r0, [sp, #4]
 801106c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8011070:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011074:	0fc0      	lsrs	r0, r0, #31
 8011076:	b002      	add	sp, #8
 8011078:	4770      	bx	lr
 801107a:	0000      	movs	r0, r0
 801107c:	0000      	movs	r0, r0
	...

08011080 <__ieee754_pow>:
 8011080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011084:	ed2d 8b06 	vpush	{d8-d10}
 8011088:	b089      	sub	sp, #36	; 0x24
 801108a:	ed8d 1b00 	vstr	d1, [sp]
 801108e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8011092:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8011096:	ea58 0102 	orrs.w	r1, r8, r2
 801109a:	ec57 6b10 	vmov	r6, r7, d0
 801109e:	d115      	bne.n	80110cc <__ieee754_pow+0x4c>
 80110a0:	19b3      	adds	r3, r6, r6
 80110a2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80110a6:	4152      	adcs	r2, r2
 80110a8:	4299      	cmp	r1, r3
 80110aa:	4b89      	ldr	r3, [pc, #548]	; (80112d0 <__ieee754_pow+0x250>)
 80110ac:	4193      	sbcs	r3, r2
 80110ae:	f080 84d1 	bcs.w	8011a54 <__ieee754_pow+0x9d4>
 80110b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80110b6:	4630      	mov	r0, r6
 80110b8:	4639      	mov	r1, r7
 80110ba:	f7ef f91f 	bl	80002fc <__adddf3>
 80110be:	ec41 0b10 	vmov	d0, r0, r1
 80110c2:	b009      	add	sp, #36	; 0x24
 80110c4:	ecbd 8b06 	vpop	{d8-d10}
 80110c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110cc:	4b81      	ldr	r3, [pc, #516]	; (80112d4 <__ieee754_pow+0x254>)
 80110ce:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80110d2:	429c      	cmp	r4, r3
 80110d4:	ee10 aa10 	vmov	sl, s0
 80110d8:	463d      	mov	r5, r7
 80110da:	dc06      	bgt.n	80110ea <__ieee754_pow+0x6a>
 80110dc:	d101      	bne.n	80110e2 <__ieee754_pow+0x62>
 80110de:	2e00      	cmp	r6, #0
 80110e0:	d1e7      	bne.n	80110b2 <__ieee754_pow+0x32>
 80110e2:	4598      	cmp	r8, r3
 80110e4:	dc01      	bgt.n	80110ea <__ieee754_pow+0x6a>
 80110e6:	d10f      	bne.n	8011108 <__ieee754_pow+0x88>
 80110e8:	b172      	cbz	r2, 8011108 <__ieee754_pow+0x88>
 80110ea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80110ee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80110f2:	ea55 050a 	orrs.w	r5, r5, sl
 80110f6:	d1dc      	bne.n	80110b2 <__ieee754_pow+0x32>
 80110f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80110fc:	18db      	adds	r3, r3, r3
 80110fe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8011102:	4152      	adcs	r2, r2
 8011104:	429d      	cmp	r5, r3
 8011106:	e7d0      	b.n	80110aa <__ieee754_pow+0x2a>
 8011108:	2d00      	cmp	r5, #0
 801110a:	da3b      	bge.n	8011184 <__ieee754_pow+0x104>
 801110c:	4b72      	ldr	r3, [pc, #456]	; (80112d8 <__ieee754_pow+0x258>)
 801110e:	4598      	cmp	r8, r3
 8011110:	dc51      	bgt.n	80111b6 <__ieee754_pow+0x136>
 8011112:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8011116:	4598      	cmp	r8, r3
 8011118:	f340 84ab 	ble.w	8011a72 <__ieee754_pow+0x9f2>
 801111c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011120:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011124:	2b14      	cmp	r3, #20
 8011126:	dd0f      	ble.n	8011148 <__ieee754_pow+0xc8>
 8011128:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801112c:	fa22 f103 	lsr.w	r1, r2, r3
 8011130:	fa01 f303 	lsl.w	r3, r1, r3
 8011134:	4293      	cmp	r3, r2
 8011136:	f040 849c 	bne.w	8011a72 <__ieee754_pow+0x9f2>
 801113a:	f001 0101 	and.w	r1, r1, #1
 801113e:	f1c1 0302 	rsb	r3, r1, #2
 8011142:	9304      	str	r3, [sp, #16]
 8011144:	b182      	cbz	r2, 8011168 <__ieee754_pow+0xe8>
 8011146:	e05f      	b.n	8011208 <__ieee754_pow+0x188>
 8011148:	2a00      	cmp	r2, #0
 801114a:	d15b      	bne.n	8011204 <__ieee754_pow+0x184>
 801114c:	f1c3 0314 	rsb	r3, r3, #20
 8011150:	fa48 f103 	asr.w	r1, r8, r3
 8011154:	fa01 f303 	lsl.w	r3, r1, r3
 8011158:	4543      	cmp	r3, r8
 801115a:	f040 8487 	bne.w	8011a6c <__ieee754_pow+0x9ec>
 801115e:	f001 0101 	and.w	r1, r1, #1
 8011162:	f1c1 0302 	rsb	r3, r1, #2
 8011166:	9304      	str	r3, [sp, #16]
 8011168:	4b5c      	ldr	r3, [pc, #368]	; (80112dc <__ieee754_pow+0x25c>)
 801116a:	4598      	cmp	r8, r3
 801116c:	d132      	bne.n	80111d4 <__ieee754_pow+0x154>
 801116e:	f1b9 0f00 	cmp.w	r9, #0
 8011172:	f280 8477 	bge.w	8011a64 <__ieee754_pow+0x9e4>
 8011176:	4959      	ldr	r1, [pc, #356]	; (80112dc <__ieee754_pow+0x25c>)
 8011178:	4632      	mov	r2, r6
 801117a:	463b      	mov	r3, r7
 801117c:	2000      	movs	r0, #0
 801117e:	f7ef fb9d 	bl	80008bc <__aeabi_ddiv>
 8011182:	e79c      	b.n	80110be <__ieee754_pow+0x3e>
 8011184:	2300      	movs	r3, #0
 8011186:	9304      	str	r3, [sp, #16]
 8011188:	2a00      	cmp	r2, #0
 801118a:	d13d      	bne.n	8011208 <__ieee754_pow+0x188>
 801118c:	4b51      	ldr	r3, [pc, #324]	; (80112d4 <__ieee754_pow+0x254>)
 801118e:	4598      	cmp	r8, r3
 8011190:	d1ea      	bne.n	8011168 <__ieee754_pow+0xe8>
 8011192:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011196:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801119a:	ea53 030a 	orrs.w	r3, r3, sl
 801119e:	f000 8459 	beq.w	8011a54 <__ieee754_pow+0x9d4>
 80111a2:	4b4f      	ldr	r3, [pc, #316]	; (80112e0 <__ieee754_pow+0x260>)
 80111a4:	429c      	cmp	r4, r3
 80111a6:	dd08      	ble.n	80111ba <__ieee754_pow+0x13a>
 80111a8:	f1b9 0f00 	cmp.w	r9, #0
 80111ac:	f2c0 8456 	blt.w	8011a5c <__ieee754_pow+0x9dc>
 80111b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80111b4:	e783      	b.n	80110be <__ieee754_pow+0x3e>
 80111b6:	2302      	movs	r3, #2
 80111b8:	e7e5      	b.n	8011186 <__ieee754_pow+0x106>
 80111ba:	f1b9 0f00 	cmp.w	r9, #0
 80111be:	f04f 0000 	mov.w	r0, #0
 80111c2:	f04f 0100 	mov.w	r1, #0
 80111c6:	f6bf af7a 	bge.w	80110be <__ieee754_pow+0x3e>
 80111ca:	e9dd 0300 	ldrd	r0, r3, [sp]
 80111ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80111d2:	e774      	b.n	80110be <__ieee754_pow+0x3e>
 80111d4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80111d8:	d106      	bne.n	80111e8 <__ieee754_pow+0x168>
 80111da:	4632      	mov	r2, r6
 80111dc:	463b      	mov	r3, r7
 80111de:	4630      	mov	r0, r6
 80111e0:	4639      	mov	r1, r7
 80111e2:	f7ef fa41 	bl	8000668 <__aeabi_dmul>
 80111e6:	e76a      	b.n	80110be <__ieee754_pow+0x3e>
 80111e8:	4b3e      	ldr	r3, [pc, #248]	; (80112e4 <__ieee754_pow+0x264>)
 80111ea:	4599      	cmp	r9, r3
 80111ec:	d10c      	bne.n	8011208 <__ieee754_pow+0x188>
 80111ee:	2d00      	cmp	r5, #0
 80111f0:	db0a      	blt.n	8011208 <__ieee754_pow+0x188>
 80111f2:	ec47 6b10 	vmov	d0, r6, r7
 80111f6:	b009      	add	sp, #36	; 0x24
 80111f8:	ecbd 8b06 	vpop	{d8-d10}
 80111fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011200:	f000 bd20 	b.w	8011c44 <__ieee754_sqrt>
 8011204:	2300      	movs	r3, #0
 8011206:	9304      	str	r3, [sp, #16]
 8011208:	ec47 6b10 	vmov	d0, r6, r7
 801120c:	f000 fc62 	bl	8011ad4 <fabs>
 8011210:	ec51 0b10 	vmov	r0, r1, d0
 8011214:	f1ba 0f00 	cmp.w	sl, #0
 8011218:	d129      	bne.n	801126e <__ieee754_pow+0x1ee>
 801121a:	b124      	cbz	r4, 8011226 <__ieee754_pow+0x1a6>
 801121c:	4b2f      	ldr	r3, [pc, #188]	; (80112dc <__ieee754_pow+0x25c>)
 801121e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8011222:	429a      	cmp	r2, r3
 8011224:	d123      	bne.n	801126e <__ieee754_pow+0x1ee>
 8011226:	f1b9 0f00 	cmp.w	r9, #0
 801122a:	da05      	bge.n	8011238 <__ieee754_pow+0x1b8>
 801122c:	4602      	mov	r2, r0
 801122e:	460b      	mov	r3, r1
 8011230:	2000      	movs	r0, #0
 8011232:	492a      	ldr	r1, [pc, #168]	; (80112dc <__ieee754_pow+0x25c>)
 8011234:	f7ef fb42 	bl	80008bc <__aeabi_ddiv>
 8011238:	2d00      	cmp	r5, #0
 801123a:	f6bf af40 	bge.w	80110be <__ieee754_pow+0x3e>
 801123e:	9b04      	ldr	r3, [sp, #16]
 8011240:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011244:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011248:	431c      	orrs	r4, r3
 801124a:	d108      	bne.n	801125e <__ieee754_pow+0x1de>
 801124c:	4602      	mov	r2, r0
 801124e:	460b      	mov	r3, r1
 8011250:	4610      	mov	r0, r2
 8011252:	4619      	mov	r1, r3
 8011254:	f7ef f850 	bl	80002f8 <__aeabi_dsub>
 8011258:	4602      	mov	r2, r0
 801125a:	460b      	mov	r3, r1
 801125c:	e78f      	b.n	801117e <__ieee754_pow+0xfe>
 801125e:	9b04      	ldr	r3, [sp, #16]
 8011260:	2b01      	cmp	r3, #1
 8011262:	f47f af2c 	bne.w	80110be <__ieee754_pow+0x3e>
 8011266:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801126a:	4619      	mov	r1, r3
 801126c:	e727      	b.n	80110be <__ieee754_pow+0x3e>
 801126e:	0feb      	lsrs	r3, r5, #31
 8011270:	3b01      	subs	r3, #1
 8011272:	9306      	str	r3, [sp, #24]
 8011274:	9a06      	ldr	r2, [sp, #24]
 8011276:	9b04      	ldr	r3, [sp, #16]
 8011278:	4313      	orrs	r3, r2
 801127a:	d102      	bne.n	8011282 <__ieee754_pow+0x202>
 801127c:	4632      	mov	r2, r6
 801127e:	463b      	mov	r3, r7
 8011280:	e7e6      	b.n	8011250 <__ieee754_pow+0x1d0>
 8011282:	4b19      	ldr	r3, [pc, #100]	; (80112e8 <__ieee754_pow+0x268>)
 8011284:	4598      	cmp	r8, r3
 8011286:	f340 80fb 	ble.w	8011480 <__ieee754_pow+0x400>
 801128a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801128e:	4598      	cmp	r8, r3
 8011290:	4b13      	ldr	r3, [pc, #76]	; (80112e0 <__ieee754_pow+0x260>)
 8011292:	dd0c      	ble.n	80112ae <__ieee754_pow+0x22e>
 8011294:	429c      	cmp	r4, r3
 8011296:	dc0f      	bgt.n	80112b8 <__ieee754_pow+0x238>
 8011298:	f1b9 0f00 	cmp.w	r9, #0
 801129c:	da0f      	bge.n	80112be <__ieee754_pow+0x23e>
 801129e:	2000      	movs	r0, #0
 80112a0:	b009      	add	sp, #36	; 0x24
 80112a2:	ecbd 8b06 	vpop	{d8-d10}
 80112a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112aa:	f000 bcc2 	b.w	8011c32 <__math_oflow>
 80112ae:	429c      	cmp	r4, r3
 80112b0:	dbf2      	blt.n	8011298 <__ieee754_pow+0x218>
 80112b2:	4b0a      	ldr	r3, [pc, #40]	; (80112dc <__ieee754_pow+0x25c>)
 80112b4:	429c      	cmp	r4, r3
 80112b6:	dd19      	ble.n	80112ec <__ieee754_pow+0x26c>
 80112b8:	f1b9 0f00 	cmp.w	r9, #0
 80112bc:	dcef      	bgt.n	801129e <__ieee754_pow+0x21e>
 80112be:	2000      	movs	r0, #0
 80112c0:	b009      	add	sp, #36	; 0x24
 80112c2:	ecbd 8b06 	vpop	{d8-d10}
 80112c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112ca:	f000 bca9 	b.w	8011c20 <__math_uflow>
 80112ce:	bf00      	nop
 80112d0:	fff00000 	.word	0xfff00000
 80112d4:	7ff00000 	.word	0x7ff00000
 80112d8:	433fffff 	.word	0x433fffff
 80112dc:	3ff00000 	.word	0x3ff00000
 80112e0:	3fefffff 	.word	0x3fefffff
 80112e4:	3fe00000 	.word	0x3fe00000
 80112e8:	41e00000 	.word	0x41e00000
 80112ec:	4b60      	ldr	r3, [pc, #384]	; (8011470 <__ieee754_pow+0x3f0>)
 80112ee:	2200      	movs	r2, #0
 80112f0:	f7ef f802 	bl	80002f8 <__aeabi_dsub>
 80112f4:	a354      	add	r3, pc, #336	; (adr r3, 8011448 <__ieee754_pow+0x3c8>)
 80112f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112fa:	4604      	mov	r4, r0
 80112fc:	460d      	mov	r5, r1
 80112fe:	f7ef f9b3 	bl	8000668 <__aeabi_dmul>
 8011302:	a353      	add	r3, pc, #332	; (adr r3, 8011450 <__ieee754_pow+0x3d0>)
 8011304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011308:	4606      	mov	r6, r0
 801130a:	460f      	mov	r7, r1
 801130c:	4620      	mov	r0, r4
 801130e:	4629      	mov	r1, r5
 8011310:	f7ef f9aa 	bl	8000668 <__aeabi_dmul>
 8011314:	4b57      	ldr	r3, [pc, #348]	; (8011474 <__ieee754_pow+0x3f4>)
 8011316:	4682      	mov	sl, r0
 8011318:	468b      	mov	fp, r1
 801131a:	2200      	movs	r2, #0
 801131c:	4620      	mov	r0, r4
 801131e:	4629      	mov	r1, r5
 8011320:	f7ef f9a2 	bl	8000668 <__aeabi_dmul>
 8011324:	4602      	mov	r2, r0
 8011326:	460b      	mov	r3, r1
 8011328:	a14b      	add	r1, pc, #300	; (adr r1, 8011458 <__ieee754_pow+0x3d8>)
 801132a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801132e:	f7ee ffe3 	bl	80002f8 <__aeabi_dsub>
 8011332:	4622      	mov	r2, r4
 8011334:	462b      	mov	r3, r5
 8011336:	f7ef f997 	bl	8000668 <__aeabi_dmul>
 801133a:	4602      	mov	r2, r0
 801133c:	460b      	mov	r3, r1
 801133e:	2000      	movs	r0, #0
 8011340:	494d      	ldr	r1, [pc, #308]	; (8011478 <__ieee754_pow+0x3f8>)
 8011342:	f7ee ffd9 	bl	80002f8 <__aeabi_dsub>
 8011346:	4622      	mov	r2, r4
 8011348:	4680      	mov	r8, r0
 801134a:	4689      	mov	r9, r1
 801134c:	462b      	mov	r3, r5
 801134e:	4620      	mov	r0, r4
 8011350:	4629      	mov	r1, r5
 8011352:	f7ef f989 	bl	8000668 <__aeabi_dmul>
 8011356:	4602      	mov	r2, r0
 8011358:	460b      	mov	r3, r1
 801135a:	4640      	mov	r0, r8
 801135c:	4649      	mov	r1, r9
 801135e:	f7ef f983 	bl	8000668 <__aeabi_dmul>
 8011362:	a33f      	add	r3, pc, #252	; (adr r3, 8011460 <__ieee754_pow+0x3e0>)
 8011364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011368:	f7ef f97e 	bl	8000668 <__aeabi_dmul>
 801136c:	4602      	mov	r2, r0
 801136e:	460b      	mov	r3, r1
 8011370:	4650      	mov	r0, sl
 8011372:	4659      	mov	r1, fp
 8011374:	f7ee ffc0 	bl	80002f8 <__aeabi_dsub>
 8011378:	4602      	mov	r2, r0
 801137a:	460b      	mov	r3, r1
 801137c:	4680      	mov	r8, r0
 801137e:	4689      	mov	r9, r1
 8011380:	4630      	mov	r0, r6
 8011382:	4639      	mov	r1, r7
 8011384:	f7ee ffba 	bl	80002fc <__adddf3>
 8011388:	2000      	movs	r0, #0
 801138a:	4632      	mov	r2, r6
 801138c:	463b      	mov	r3, r7
 801138e:	4604      	mov	r4, r0
 8011390:	460d      	mov	r5, r1
 8011392:	f7ee ffb1 	bl	80002f8 <__aeabi_dsub>
 8011396:	4602      	mov	r2, r0
 8011398:	460b      	mov	r3, r1
 801139a:	4640      	mov	r0, r8
 801139c:	4649      	mov	r1, r9
 801139e:	f7ee ffab 	bl	80002f8 <__aeabi_dsub>
 80113a2:	9b04      	ldr	r3, [sp, #16]
 80113a4:	9a06      	ldr	r2, [sp, #24]
 80113a6:	3b01      	subs	r3, #1
 80113a8:	4313      	orrs	r3, r2
 80113aa:	4682      	mov	sl, r0
 80113ac:	468b      	mov	fp, r1
 80113ae:	f040 81e7 	bne.w	8011780 <__ieee754_pow+0x700>
 80113b2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8011468 <__ieee754_pow+0x3e8>
 80113b6:	eeb0 8a47 	vmov.f32	s16, s14
 80113ba:	eef0 8a67 	vmov.f32	s17, s15
 80113be:	e9dd 6700 	ldrd	r6, r7, [sp]
 80113c2:	2600      	movs	r6, #0
 80113c4:	4632      	mov	r2, r6
 80113c6:	463b      	mov	r3, r7
 80113c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80113cc:	f7ee ff94 	bl	80002f8 <__aeabi_dsub>
 80113d0:	4622      	mov	r2, r4
 80113d2:	462b      	mov	r3, r5
 80113d4:	f7ef f948 	bl	8000668 <__aeabi_dmul>
 80113d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113dc:	4680      	mov	r8, r0
 80113de:	4689      	mov	r9, r1
 80113e0:	4650      	mov	r0, sl
 80113e2:	4659      	mov	r1, fp
 80113e4:	f7ef f940 	bl	8000668 <__aeabi_dmul>
 80113e8:	4602      	mov	r2, r0
 80113ea:	460b      	mov	r3, r1
 80113ec:	4640      	mov	r0, r8
 80113ee:	4649      	mov	r1, r9
 80113f0:	f7ee ff84 	bl	80002fc <__adddf3>
 80113f4:	4632      	mov	r2, r6
 80113f6:	463b      	mov	r3, r7
 80113f8:	4680      	mov	r8, r0
 80113fa:	4689      	mov	r9, r1
 80113fc:	4620      	mov	r0, r4
 80113fe:	4629      	mov	r1, r5
 8011400:	f7ef f932 	bl	8000668 <__aeabi_dmul>
 8011404:	460b      	mov	r3, r1
 8011406:	4604      	mov	r4, r0
 8011408:	460d      	mov	r5, r1
 801140a:	4602      	mov	r2, r0
 801140c:	4649      	mov	r1, r9
 801140e:	4640      	mov	r0, r8
 8011410:	f7ee ff74 	bl	80002fc <__adddf3>
 8011414:	4b19      	ldr	r3, [pc, #100]	; (801147c <__ieee754_pow+0x3fc>)
 8011416:	4299      	cmp	r1, r3
 8011418:	ec45 4b19 	vmov	d9, r4, r5
 801141c:	4606      	mov	r6, r0
 801141e:	460f      	mov	r7, r1
 8011420:	468b      	mov	fp, r1
 8011422:	f340 82f0 	ble.w	8011a06 <__ieee754_pow+0x986>
 8011426:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801142a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801142e:	4303      	orrs	r3, r0
 8011430:	f000 81e4 	beq.w	80117fc <__ieee754_pow+0x77c>
 8011434:	ec51 0b18 	vmov	r0, r1, d8
 8011438:	2200      	movs	r2, #0
 801143a:	2300      	movs	r3, #0
 801143c:	f7ef fb86 	bl	8000b4c <__aeabi_dcmplt>
 8011440:	3800      	subs	r0, #0
 8011442:	bf18      	it	ne
 8011444:	2001      	movne	r0, #1
 8011446:	e72b      	b.n	80112a0 <__ieee754_pow+0x220>
 8011448:	60000000 	.word	0x60000000
 801144c:	3ff71547 	.word	0x3ff71547
 8011450:	f85ddf44 	.word	0xf85ddf44
 8011454:	3e54ae0b 	.word	0x3e54ae0b
 8011458:	55555555 	.word	0x55555555
 801145c:	3fd55555 	.word	0x3fd55555
 8011460:	652b82fe 	.word	0x652b82fe
 8011464:	3ff71547 	.word	0x3ff71547
 8011468:	00000000 	.word	0x00000000
 801146c:	bff00000 	.word	0xbff00000
 8011470:	3ff00000 	.word	0x3ff00000
 8011474:	3fd00000 	.word	0x3fd00000
 8011478:	3fe00000 	.word	0x3fe00000
 801147c:	408fffff 	.word	0x408fffff
 8011480:	4bd5      	ldr	r3, [pc, #852]	; (80117d8 <__ieee754_pow+0x758>)
 8011482:	402b      	ands	r3, r5
 8011484:	2200      	movs	r2, #0
 8011486:	b92b      	cbnz	r3, 8011494 <__ieee754_pow+0x414>
 8011488:	4bd4      	ldr	r3, [pc, #848]	; (80117dc <__ieee754_pow+0x75c>)
 801148a:	f7ef f8ed 	bl	8000668 <__aeabi_dmul>
 801148e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8011492:	460c      	mov	r4, r1
 8011494:	1523      	asrs	r3, r4, #20
 8011496:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801149a:	4413      	add	r3, r2
 801149c:	9305      	str	r3, [sp, #20]
 801149e:	4bd0      	ldr	r3, [pc, #832]	; (80117e0 <__ieee754_pow+0x760>)
 80114a0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80114a4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80114a8:	429c      	cmp	r4, r3
 80114aa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80114ae:	dd08      	ble.n	80114c2 <__ieee754_pow+0x442>
 80114b0:	4bcc      	ldr	r3, [pc, #816]	; (80117e4 <__ieee754_pow+0x764>)
 80114b2:	429c      	cmp	r4, r3
 80114b4:	f340 8162 	ble.w	801177c <__ieee754_pow+0x6fc>
 80114b8:	9b05      	ldr	r3, [sp, #20]
 80114ba:	3301      	adds	r3, #1
 80114bc:	9305      	str	r3, [sp, #20]
 80114be:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80114c2:	2400      	movs	r4, #0
 80114c4:	00e3      	lsls	r3, r4, #3
 80114c6:	9307      	str	r3, [sp, #28]
 80114c8:	4bc7      	ldr	r3, [pc, #796]	; (80117e8 <__ieee754_pow+0x768>)
 80114ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80114ce:	ed93 7b00 	vldr	d7, [r3]
 80114d2:	4629      	mov	r1, r5
 80114d4:	ec53 2b17 	vmov	r2, r3, d7
 80114d8:	eeb0 9a47 	vmov.f32	s18, s14
 80114dc:	eef0 9a67 	vmov.f32	s19, s15
 80114e0:	4682      	mov	sl, r0
 80114e2:	f7ee ff09 	bl	80002f8 <__aeabi_dsub>
 80114e6:	4652      	mov	r2, sl
 80114e8:	4606      	mov	r6, r0
 80114ea:	460f      	mov	r7, r1
 80114ec:	462b      	mov	r3, r5
 80114ee:	ec51 0b19 	vmov	r0, r1, d9
 80114f2:	f7ee ff03 	bl	80002fc <__adddf3>
 80114f6:	4602      	mov	r2, r0
 80114f8:	460b      	mov	r3, r1
 80114fa:	2000      	movs	r0, #0
 80114fc:	49bb      	ldr	r1, [pc, #748]	; (80117ec <__ieee754_pow+0x76c>)
 80114fe:	f7ef f9dd 	bl	80008bc <__aeabi_ddiv>
 8011502:	ec41 0b1a 	vmov	d10, r0, r1
 8011506:	4602      	mov	r2, r0
 8011508:	460b      	mov	r3, r1
 801150a:	4630      	mov	r0, r6
 801150c:	4639      	mov	r1, r7
 801150e:	f7ef f8ab 	bl	8000668 <__aeabi_dmul>
 8011512:	2300      	movs	r3, #0
 8011514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011518:	9302      	str	r3, [sp, #8]
 801151a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801151e:	46ab      	mov	fp, r5
 8011520:	106d      	asrs	r5, r5, #1
 8011522:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011526:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801152a:	ec41 0b18 	vmov	d8, r0, r1
 801152e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8011532:	2200      	movs	r2, #0
 8011534:	4640      	mov	r0, r8
 8011536:	4649      	mov	r1, r9
 8011538:	4614      	mov	r4, r2
 801153a:	461d      	mov	r5, r3
 801153c:	f7ef f894 	bl	8000668 <__aeabi_dmul>
 8011540:	4602      	mov	r2, r0
 8011542:	460b      	mov	r3, r1
 8011544:	4630      	mov	r0, r6
 8011546:	4639      	mov	r1, r7
 8011548:	f7ee fed6 	bl	80002f8 <__aeabi_dsub>
 801154c:	ec53 2b19 	vmov	r2, r3, d9
 8011550:	4606      	mov	r6, r0
 8011552:	460f      	mov	r7, r1
 8011554:	4620      	mov	r0, r4
 8011556:	4629      	mov	r1, r5
 8011558:	f7ee fece 	bl	80002f8 <__aeabi_dsub>
 801155c:	4602      	mov	r2, r0
 801155e:	460b      	mov	r3, r1
 8011560:	4650      	mov	r0, sl
 8011562:	4659      	mov	r1, fp
 8011564:	f7ee fec8 	bl	80002f8 <__aeabi_dsub>
 8011568:	4642      	mov	r2, r8
 801156a:	464b      	mov	r3, r9
 801156c:	f7ef f87c 	bl	8000668 <__aeabi_dmul>
 8011570:	4602      	mov	r2, r0
 8011572:	460b      	mov	r3, r1
 8011574:	4630      	mov	r0, r6
 8011576:	4639      	mov	r1, r7
 8011578:	f7ee febe 	bl	80002f8 <__aeabi_dsub>
 801157c:	ec53 2b1a 	vmov	r2, r3, d10
 8011580:	f7ef f872 	bl	8000668 <__aeabi_dmul>
 8011584:	ec53 2b18 	vmov	r2, r3, d8
 8011588:	ec41 0b19 	vmov	d9, r0, r1
 801158c:	ec51 0b18 	vmov	r0, r1, d8
 8011590:	f7ef f86a 	bl	8000668 <__aeabi_dmul>
 8011594:	a37c      	add	r3, pc, #496	; (adr r3, 8011788 <__ieee754_pow+0x708>)
 8011596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801159a:	4604      	mov	r4, r0
 801159c:	460d      	mov	r5, r1
 801159e:	f7ef f863 	bl	8000668 <__aeabi_dmul>
 80115a2:	a37b      	add	r3, pc, #492	; (adr r3, 8011790 <__ieee754_pow+0x710>)
 80115a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115a8:	f7ee fea8 	bl	80002fc <__adddf3>
 80115ac:	4622      	mov	r2, r4
 80115ae:	462b      	mov	r3, r5
 80115b0:	f7ef f85a 	bl	8000668 <__aeabi_dmul>
 80115b4:	a378      	add	r3, pc, #480	; (adr r3, 8011798 <__ieee754_pow+0x718>)
 80115b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115ba:	f7ee fe9f 	bl	80002fc <__adddf3>
 80115be:	4622      	mov	r2, r4
 80115c0:	462b      	mov	r3, r5
 80115c2:	f7ef f851 	bl	8000668 <__aeabi_dmul>
 80115c6:	a376      	add	r3, pc, #472	; (adr r3, 80117a0 <__ieee754_pow+0x720>)
 80115c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115cc:	f7ee fe96 	bl	80002fc <__adddf3>
 80115d0:	4622      	mov	r2, r4
 80115d2:	462b      	mov	r3, r5
 80115d4:	f7ef f848 	bl	8000668 <__aeabi_dmul>
 80115d8:	a373      	add	r3, pc, #460	; (adr r3, 80117a8 <__ieee754_pow+0x728>)
 80115da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115de:	f7ee fe8d 	bl	80002fc <__adddf3>
 80115e2:	4622      	mov	r2, r4
 80115e4:	462b      	mov	r3, r5
 80115e6:	f7ef f83f 	bl	8000668 <__aeabi_dmul>
 80115ea:	a371      	add	r3, pc, #452	; (adr r3, 80117b0 <__ieee754_pow+0x730>)
 80115ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115f0:	f7ee fe84 	bl	80002fc <__adddf3>
 80115f4:	4622      	mov	r2, r4
 80115f6:	4606      	mov	r6, r0
 80115f8:	460f      	mov	r7, r1
 80115fa:	462b      	mov	r3, r5
 80115fc:	4620      	mov	r0, r4
 80115fe:	4629      	mov	r1, r5
 8011600:	f7ef f832 	bl	8000668 <__aeabi_dmul>
 8011604:	4602      	mov	r2, r0
 8011606:	460b      	mov	r3, r1
 8011608:	4630      	mov	r0, r6
 801160a:	4639      	mov	r1, r7
 801160c:	f7ef f82c 	bl	8000668 <__aeabi_dmul>
 8011610:	4642      	mov	r2, r8
 8011612:	4604      	mov	r4, r0
 8011614:	460d      	mov	r5, r1
 8011616:	464b      	mov	r3, r9
 8011618:	ec51 0b18 	vmov	r0, r1, d8
 801161c:	f7ee fe6e 	bl	80002fc <__adddf3>
 8011620:	ec53 2b19 	vmov	r2, r3, d9
 8011624:	f7ef f820 	bl	8000668 <__aeabi_dmul>
 8011628:	4622      	mov	r2, r4
 801162a:	462b      	mov	r3, r5
 801162c:	f7ee fe66 	bl	80002fc <__adddf3>
 8011630:	4642      	mov	r2, r8
 8011632:	4682      	mov	sl, r0
 8011634:	468b      	mov	fp, r1
 8011636:	464b      	mov	r3, r9
 8011638:	4640      	mov	r0, r8
 801163a:	4649      	mov	r1, r9
 801163c:	f7ef f814 	bl	8000668 <__aeabi_dmul>
 8011640:	4b6b      	ldr	r3, [pc, #428]	; (80117f0 <__ieee754_pow+0x770>)
 8011642:	2200      	movs	r2, #0
 8011644:	4606      	mov	r6, r0
 8011646:	460f      	mov	r7, r1
 8011648:	f7ee fe58 	bl	80002fc <__adddf3>
 801164c:	4652      	mov	r2, sl
 801164e:	465b      	mov	r3, fp
 8011650:	f7ee fe54 	bl	80002fc <__adddf3>
 8011654:	2000      	movs	r0, #0
 8011656:	4604      	mov	r4, r0
 8011658:	460d      	mov	r5, r1
 801165a:	4602      	mov	r2, r0
 801165c:	460b      	mov	r3, r1
 801165e:	4640      	mov	r0, r8
 8011660:	4649      	mov	r1, r9
 8011662:	f7ef f801 	bl	8000668 <__aeabi_dmul>
 8011666:	4b62      	ldr	r3, [pc, #392]	; (80117f0 <__ieee754_pow+0x770>)
 8011668:	4680      	mov	r8, r0
 801166a:	4689      	mov	r9, r1
 801166c:	2200      	movs	r2, #0
 801166e:	4620      	mov	r0, r4
 8011670:	4629      	mov	r1, r5
 8011672:	f7ee fe41 	bl	80002f8 <__aeabi_dsub>
 8011676:	4632      	mov	r2, r6
 8011678:	463b      	mov	r3, r7
 801167a:	f7ee fe3d 	bl	80002f8 <__aeabi_dsub>
 801167e:	4602      	mov	r2, r0
 8011680:	460b      	mov	r3, r1
 8011682:	4650      	mov	r0, sl
 8011684:	4659      	mov	r1, fp
 8011686:	f7ee fe37 	bl	80002f8 <__aeabi_dsub>
 801168a:	ec53 2b18 	vmov	r2, r3, d8
 801168e:	f7ee ffeb 	bl	8000668 <__aeabi_dmul>
 8011692:	4622      	mov	r2, r4
 8011694:	4606      	mov	r6, r0
 8011696:	460f      	mov	r7, r1
 8011698:	462b      	mov	r3, r5
 801169a:	ec51 0b19 	vmov	r0, r1, d9
 801169e:	f7ee ffe3 	bl	8000668 <__aeabi_dmul>
 80116a2:	4602      	mov	r2, r0
 80116a4:	460b      	mov	r3, r1
 80116a6:	4630      	mov	r0, r6
 80116a8:	4639      	mov	r1, r7
 80116aa:	f7ee fe27 	bl	80002fc <__adddf3>
 80116ae:	4606      	mov	r6, r0
 80116b0:	460f      	mov	r7, r1
 80116b2:	4602      	mov	r2, r0
 80116b4:	460b      	mov	r3, r1
 80116b6:	4640      	mov	r0, r8
 80116b8:	4649      	mov	r1, r9
 80116ba:	f7ee fe1f 	bl	80002fc <__adddf3>
 80116be:	a33e      	add	r3, pc, #248	; (adr r3, 80117b8 <__ieee754_pow+0x738>)
 80116c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116c4:	2000      	movs	r0, #0
 80116c6:	4604      	mov	r4, r0
 80116c8:	460d      	mov	r5, r1
 80116ca:	f7ee ffcd 	bl	8000668 <__aeabi_dmul>
 80116ce:	4642      	mov	r2, r8
 80116d0:	ec41 0b18 	vmov	d8, r0, r1
 80116d4:	464b      	mov	r3, r9
 80116d6:	4620      	mov	r0, r4
 80116d8:	4629      	mov	r1, r5
 80116da:	f7ee fe0d 	bl	80002f8 <__aeabi_dsub>
 80116de:	4602      	mov	r2, r0
 80116e0:	460b      	mov	r3, r1
 80116e2:	4630      	mov	r0, r6
 80116e4:	4639      	mov	r1, r7
 80116e6:	f7ee fe07 	bl	80002f8 <__aeabi_dsub>
 80116ea:	a335      	add	r3, pc, #212	; (adr r3, 80117c0 <__ieee754_pow+0x740>)
 80116ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116f0:	f7ee ffba 	bl	8000668 <__aeabi_dmul>
 80116f4:	a334      	add	r3, pc, #208	; (adr r3, 80117c8 <__ieee754_pow+0x748>)
 80116f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116fa:	4606      	mov	r6, r0
 80116fc:	460f      	mov	r7, r1
 80116fe:	4620      	mov	r0, r4
 8011700:	4629      	mov	r1, r5
 8011702:	f7ee ffb1 	bl	8000668 <__aeabi_dmul>
 8011706:	4602      	mov	r2, r0
 8011708:	460b      	mov	r3, r1
 801170a:	4630      	mov	r0, r6
 801170c:	4639      	mov	r1, r7
 801170e:	f7ee fdf5 	bl	80002fc <__adddf3>
 8011712:	9a07      	ldr	r2, [sp, #28]
 8011714:	4b37      	ldr	r3, [pc, #220]	; (80117f4 <__ieee754_pow+0x774>)
 8011716:	4413      	add	r3, r2
 8011718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801171c:	f7ee fdee 	bl	80002fc <__adddf3>
 8011720:	4682      	mov	sl, r0
 8011722:	9805      	ldr	r0, [sp, #20]
 8011724:	468b      	mov	fp, r1
 8011726:	f7ee ff35 	bl	8000594 <__aeabi_i2d>
 801172a:	9a07      	ldr	r2, [sp, #28]
 801172c:	4b32      	ldr	r3, [pc, #200]	; (80117f8 <__ieee754_pow+0x778>)
 801172e:	4413      	add	r3, r2
 8011730:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011734:	4606      	mov	r6, r0
 8011736:	460f      	mov	r7, r1
 8011738:	4652      	mov	r2, sl
 801173a:	465b      	mov	r3, fp
 801173c:	ec51 0b18 	vmov	r0, r1, d8
 8011740:	f7ee fddc 	bl	80002fc <__adddf3>
 8011744:	4642      	mov	r2, r8
 8011746:	464b      	mov	r3, r9
 8011748:	f7ee fdd8 	bl	80002fc <__adddf3>
 801174c:	4632      	mov	r2, r6
 801174e:	463b      	mov	r3, r7
 8011750:	f7ee fdd4 	bl	80002fc <__adddf3>
 8011754:	2000      	movs	r0, #0
 8011756:	4632      	mov	r2, r6
 8011758:	463b      	mov	r3, r7
 801175a:	4604      	mov	r4, r0
 801175c:	460d      	mov	r5, r1
 801175e:	f7ee fdcb 	bl	80002f8 <__aeabi_dsub>
 8011762:	4642      	mov	r2, r8
 8011764:	464b      	mov	r3, r9
 8011766:	f7ee fdc7 	bl	80002f8 <__aeabi_dsub>
 801176a:	ec53 2b18 	vmov	r2, r3, d8
 801176e:	f7ee fdc3 	bl	80002f8 <__aeabi_dsub>
 8011772:	4602      	mov	r2, r0
 8011774:	460b      	mov	r3, r1
 8011776:	4650      	mov	r0, sl
 8011778:	4659      	mov	r1, fp
 801177a:	e610      	b.n	801139e <__ieee754_pow+0x31e>
 801177c:	2401      	movs	r4, #1
 801177e:	e6a1      	b.n	80114c4 <__ieee754_pow+0x444>
 8011780:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80117d0 <__ieee754_pow+0x750>
 8011784:	e617      	b.n	80113b6 <__ieee754_pow+0x336>
 8011786:	bf00      	nop
 8011788:	4a454eef 	.word	0x4a454eef
 801178c:	3fca7e28 	.word	0x3fca7e28
 8011790:	93c9db65 	.word	0x93c9db65
 8011794:	3fcd864a 	.word	0x3fcd864a
 8011798:	a91d4101 	.word	0xa91d4101
 801179c:	3fd17460 	.word	0x3fd17460
 80117a0:	518f264d 	.word	0x518f264d
 80117a4:	3fd55555 	.word	0x3fd55555
 80117a8:	db6fabff 	.word	0xdb6fabff
 80117ac:	3fdb6db6 	.word	0x3fdb6db6
 80117b0:	33333303 	.word	0x33333303
 80117b4:	3fe33333 	.word	0x3fe33333
 80117b8:	e0000000 	.word	0xe0000000
 80117bc:	3feec709 	.word	0x3feec709
 80117c0:	dc3a03fd 	.word	0xdc3a03fd
 80117c4:	3feec709 	.word	0x3feec709
 80117c8:	145b01f5 	.word	0x145b01f5
 80117cc:	be3e2fe0 	.word	0xbe3e2fe0
 80117d0:	00000000 	.word	0x00000000
 80117d4:	3ff00000 	.word	0x3ff00000
 80117d8:	7ff00000 	.word	0x7ff00000
 80117dc:	43400000 	.word	0x43400000
 80117e0:	0003988e 	.word	0x0003988e
 80117e4:	000bb679 	.word	0x000bb679
 80117e8:	080123b0 	.word	0x080123b0
 80117ec:	3ff00000 	.word	0x3ff00000
 80117f0:	40080000 	.word	0x40080000
 80117f4:	080123d0 	.word	0x080123d0
 80117f8:	080123c0 	.word	0x080123c0
 80117fc:	a3b3      	add	r3, pc, #716	; (adr r3, 8011acc <__ieee754_pow+0xa4c>)
 80117fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011802:	4640      	mov	r0, r8
 8011804:	4649      	mov	r1, r9
 8011806:	f7ee fd79 	bl	80002fc <__adddf3>
 801180a:	4622      	mov	r2, r4
 801180c:	ec41 0b1a 	vmov	d10, r0, r1
 8011810:	462b      	mov	r3, r5
 8011812:	4630      	mov	r0, r6
 8011814:	4639      	mov	r1, r7
 8011816:	f7ee fd6f 	bl	80002f8 <__aeabi_dsub>
 801181a:	4602      	mov	r2, r0
 801181c:	460b      	mov	r3, r1
 801181e:	ec51 0b1a 	vmov	r0, r1, d10
 8011822:	f7ef f9b1 	bl	8000b88 <__aeabi_dcmpgt>
 8011826:	2800      	cmp	r0, #0
 8011828:	f47f ae04 	bne.w	8011434 <__ieee754_pow+0x3b4>
 801182c:	4aa2      	ldr	r2, [pc, #648]	; (8011ab8 <__ieee754_pow+0xa38>)
 801182e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011832:	4293      	cmp	r3, r2
 8011834:	f340 8107 	ble.w	8011a46 <__ieee754_pow+0x9c6>
 8011838:	151b      	asrs	r3, r3, #20
 801183a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801183e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8011842:	fa4a fa03 	asr.w	sl, sl, r3
 8011846:	44da      	add	sl, fp
 8011848:	f3ca 510a 	ubfx	r1, sl, #20, #11
 801184c:	489b      	ldr	r0, [pc, #620]	; (8011abc <__ieee754_pow+0xa3c>)
 801184e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8011852:	4108      	asrs	r0, r1
 8011854:	ea00 030a 	and.w	r3, r0, sl
 8011858:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 801185c:	f1c1 0114 	rsb	r1, r1, #20
 8011860:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8011864:	fa4a fa01 	asr.w	sl, sl, r1
 8011868:	f1bb 0f00 	cmp.w	fp, #0
 801186c:	f04f 0200 	mov.w	r2, #0
 8011870:	4620      	mov	r0, r4
 8011872:	4629      	mov	r1, r5
 8011874:	bfb8      	it	lt
 8011876:	f1ca 0a00 	rsblt	sl, sl, #0
 801187a:	f7ee fd3d 	bl	80002f8 <__aeabi_dsub>
 801187e:	ec41 0b19 	vmov	d9, r0, r1
 8011882:	4642      	mov	r2, r8
 8011884:	464b      	mov	r3, r9
 8011886:	ec51 0b19 	vmov	r0, r1, d9
 801188a:	f7ee fd37 	bl	80002fc <__adddf3>
 801188e:	a37a      	add	r3, pc, #488	; (adr r3, 8011a78 <__ieee754_pow+0x9f8>)
 8011890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011894:	2000      	movs	r0, #0
 8011896:	4604      	mov	r4, r0
 8011898:	460d      	mov	r5, r1
 801189a:	f7ee fee5 	bl	8000668 <__aeabi_dmul>
 801189e:	ec53 2b19 	vmov	r2, r3, d9
 80118a2:	4606      	mov	r6, r0
 80118a4:	460f      	mov	r7, r1
 80118a6:	4620      	mov	r0, r4
 80118a8:	4629      	mov	r1, r5
 80118aa:	f7ee fd25 	bl	80002f8 <__aeabi_dsub>
 80118ae:	4602      	mov	r2, r0
 80118b0:	460b      	mov	r3, r1
 80118b2:	4640      	mov	r0, r8
 80118b4:	4649      	mov	r1, r9
 80118b6:	f7ee fd1f 	bl	80002f8 <__aeabi_dsub>
 80118ba:	a371      	add	r3, pc, #452	; (adr r3, 8011a80 <__ieee754_pow+0xa00>)
 80118bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118c0:	f7ee fed2 	bl	8000668 <__aeabi_dmul>
 80118c4:	a370      	add	r3, pc, #448	; (adr r3, 8011a88 <__ieee754_pow+0xa08>)
 80118c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ca:	4680      	mov	r8, r0
 80118cc:	4689      	mov	r9, r1
 80118ce:	4620      	mov	r0, r4
 80118d0:	4629      	mov	r1, r5
 80118d2:	f7ee fec9 	bl	8000668 <__aeabi_dmul>
 80118d6:	4602      	mov	r2, r0
 80118d8:	460b      	mov	r3, r1
 80118da:	4640      	mov	r0, r8
 80118dc:	4649      	mov	r1, r9
 80118de:	f7ee fd0d 	bl	80002fc <__adddf3>
 80118e2:	4604      	mov	r4, r0
 80118e4:	460d      	mov	r5, r1
 80118e6:	4602      	mov	r2, r0
 80118e8:	460b      	mov	r3, r1
 80118ea:	4630      	mov	r0, r6
 80118ec:	4639      	mov	r1, r7
 80118ee:	f7ee fd05 	bl	80002fc <__adddf3>
 80118f2:	4632      	mov	r2, r6
 80118f4:	463b      	mov	r3, r7
 80118f6:	4680      	mov	r8, r0
 80118f8:	4689      	mov	r9, r1
 80118fa:	f7ee fcfd 	bl	80002f8 <__aeabi_dsub>
 80118fe:	4602      	mov	r2, r0
 8011900:	460b      	mov	r3, r1
 8011902:	4620      	mov	r0, r4
 8011904:	4629      	mov	r1, r5
 8011906:	f7ee fcf7 	bl	80002f8 <__aeabi_dsub>
 801190a:	4642      	mov	r2, r8
 801190c:	4606      	mov	r6, r0
 801190e:	460f      	mov	r7, r1
 8011910:	464b      	mov	r3, r9
 8011912:	4640      	mov	r0, r8
 8011914:	4649      	mov	r1, r9
 8011916:	f7ee fea7 	bl	8000668 <__aeabi_dmul>
 801191a:	a35d      	add	r3, pc, #372	; (adr r3, 8011a90 <__ieee754_pow+0xa10>)
 801191c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011920:	4604      	mov	r4, r0
 8011922:	460d      	mov	r5, r1
 8011924:	f7ee fea0 	bl	8000668 <__aeabi_dmul>
 8011928:	a35b      	add	r3, pc, #364	; (adr r3, 8011a98 <__ieee754_pow+0xa18>)
 801192a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801192e:	f7ee fce3 	bl	80002f8 <__aeabi_dsub>
 8011932:	4622      	mov	r2, r4
 8011934:	462b      	mov	r3, r5
 8011936:	f7ee fe97 	bl	8000668 <__aeabi_dmul>
 801193a:	a359      	add	r3, pc, #356	; (adr r3, 8011aa0 <__ieee754_pow+0xa20>)
 801193c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011940:	f7ee fcdc 	bl	80002fc <__adddf3>
 8011944:	4622      	mov	r2, r4
 8011946:	462b      	mov	r3, r5
 8011948:	f7ee fe8e 	bl	8000668 <__aeabi_dmul>
 801194c:	a356      	add	r3, pc, #344	; (adr r3, 8011aa8 <__ieee754_pow+0xa28>)
 801194e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011952:	f7ee fcd1 	bl	80002f8 <__aeabi_dsub>
 8011956:	4622      	mov	r2, r4
 8011958:	462b      	mov	r3, r5
 801195a:	f7ee fe85 	bl	8000668 <__aeabi_dmul>
 801195e:	a354      	add	r3, pc, #336	; (adr r3, 8011ab0 <__ieee754_pow+0xa30>)
 8011960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011964:	f7ee fcca 	bl	80002fc <__adddf3>
 8011968:	4622      	mov	r2, r4
 801196a:	462b      	mov	r3, r5
 801196c:	f7ee fe7c 	bl	8000668 <__aeabi_dmul>
 8011970:	4602      	mov	r2, r0
 8011972:	460b      	mov	r3, r1
 8011974:	4640      	mov	r0, r8
 8011976:	4649      	mov	r1, r9
 8011978:	f7ee fcbe 	bl	80002f8 <__aeabi_dsub>
 801197c:	4604      	mov	r4, r0
 801197e:	460d      	mov	r5, r1
 8011980:	4602      	mov	r2, r0
 8011982:	460b      	mov	r3, r1
 8011984:	4640      	mov	r0, r8
 8011986:	4649      	mov	r1, r9
 8011988:	f7ee fe6e 	bl	8000668 <__aeabi_dmul>
 801198c:	2200      	movs	r2, #0
 801198e:	ec41 0b19 	vmov	d9, r0, r1
 8011992:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011996:	4620      	mov	r0, r4
 8011998:	4629      	mov	r1, r5
 801199a:	f7ee fcad 	bl	80002f8 <__aeabi_dsub>
 801199e:	4602      	mov	r2, r0
 80119a0:	460b      	mov	r3, r1
 80119a2:	ec51 0b19 	vmov	r0, r1, d9
 80119a6:	f7ee ff89 	bl	80008bc <__aeabi_ddiv>
 80119aa:	4632      	mov	r2, r6
 80119ac:	4604      	mov	r4, r0
 80119ae:	460d      	mov	r5, r1
 80119b0:	463b      	mov	r3, r7
 80119b2:	4640      	mov	r0, r8
 80119b4:	4649      	mov	r1, r9
 80119b6:	f7ee fe57 	bl	8000668 <__aeabi_dmul>
 80119ba:	4632      	mov	r2, r6
 80119bc:	463b      	mov	r3, r7
 80119be:	f7ee fc9d 	bl	80002fc <__adddf3>
 80119c2:	4602      	mov	r2, r0
 80119c4:	460b      	mov	r3, r1
 80119c6:	4620      	mov	r0, r4
 80119c8:	4629      	mov	r1, r5
 80119ca:	f7ee fc95 	bl	80002f8 <__aeabi_dsub>
 80119ce:	4642      	mov	r2, r8
 80119d0:	464b      	mov	r3, r9
 80119d2:	f7ee fc91 	bl	80002f8 <__aeabi_dsub>
 80119d6:	460b      	mov	r3, r1
 80119d8:	4602      	mov	r2, r0
 80119da:	4939      	ldr	r1, [pc, #228]	; (8011ac0 <__ieee754_pow+0xa40>)
 80119dc:	2000      	movs	r0, #0
 80119de:	f7ee fc8b 	bl	80002f8 <__aeabi_dsub>
 80119e2:	ec41 0b10 	vmov	d0, r0, r1
 80119e6:	ee10 3a90 	vmov	r3, s1
 80119ea:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80119ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80119f2:	da2b      	bge.n	8011a4c <__ieee754_pow+0x9cc>
 80119f4:	4650      	mov	r0, sl
 80119f6:	f000 f877 	bl	8011ae8 <scalbn>
 80119fa:	ec51 0b10 	vmov	r0, r1, d0
 80119fe:	ec53 2b18 	vmov	r2, r3, d8
 8011a02:	f7ff bbee 	b.w	80111e2 <__ieee754_pow+0x162>
 8011a06:	4b2f      	ldr	r3, [pc, #188]	; (8011ac4 <__ieee754_pow+0xa44>)
 8011a08:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011a0c:	429e      	cmp	r6, r3
 8011a0e:	f77f af0d 	ble.w	801182c <__ieee754_pow+0x7ac>
 8011a12:	4b2d      	ldr	r3, [pc, #180]	; (8011ac8 <__ieee754_pow+0xa48>)
 8011a14:	440b      	add	r3, r1
 8011a16:	4303      	orrs	r3, r0
 8011a18:	d009      	beq.n	8011a2e <__ieee754_pow+0x9ae>
 8011a1a:	ec51 0b18 	vmov	r0, r1, d8
 8011a1e:	2200      	movs	r2, #0
 8011a20:	2300      	movs	r3, #0
 8011a22:	f7ef f893 	bl	8000b4c <__aeabi_dcmplt>
 8011a26:	3800      	subs	r0, #0
 8011a28:	bf18      	it	ne
 8011a2a:	2001      	movne	r0, #1
 8011a2c:	e448      	b.n	80112c0 <__ieee754_pow+0x240>
 8011a2e:	4622      	mov	r2, r4
 8011a30:	462b      	mov	r3, r5
 8011a32:	f7ee fc61 	bl	80002f8 <__aeabi_dsub>
 8011a36:	4642      	mov	r2, r8
 8011a38:	464b      	mov	r3, r9
 8011a3a:	f7ef f89b 	bl	8000b74 <__aeabi_dcmpge>
 8011a3e:	2800      	cmp	r0, #0
 8011a40:	f43f aef4 	beq.w	801182c <__ieee754_pow+0x7ac>
 8011a44:	e7e9      	b.n	8011a1a <__ieee754_pow+0x99a>
 8011a46:	f04f 0a00 	mov.w	sl, #0
 8011a4a:	e71a      	b.n	8011882 <__ieee754_pow+0x802>
 8011a4c:	ec51 0b10 	vmov	r0, r1, d0
 8011a50:	4619      	mov	r1, r3
 8011a52:	e7d4      	b.n	80119fe <__ieee754_pow+0x97e>
 8011a54:	491a      	ldr	r1, [pc, #104]	; (8011ac0 <__ieee754_pow+0xa40>)
 8011a56:	2000      	movs	r0, #0
 8011a58:	f7ff bb31 	b.w	80110be <__ieee754_pow+0x3e>
 8011a5c:	2000      	movs	r0, #0
 8011a5e:	2100      	movs	r1, #0
 8011a60:	f7ff bb2d 	b.w	80110be <__ieee754_pow+0x3e>
 8011a64:	4630      	mov	r0, r6
 8011a66:	4639      	mov	r1, r7
 8011a68:	f7ff bb29 	b.w	80110be <__ieee754_pow+0x3e>
 8011a6c:	9204      	str	r2, [sp, #16]
 8011a6e:	f7ff bb7b 	b.w	8011168 <__ieee754_pow+0xe8>
 8011a72:	2300      	movs	r3, #0
 8011a74:	f7ff bb65 	b.w	8011142 <__ieee754_pow+0xc2>
 8011a78:	00000000 	.word	0x00000000
 8011a7c:	3fe62e43 	.word	0x3fe62e43
 8011a80:	fefa39ef 	.word	0xfefa39ef
 8011a84:	3fe62e42 	.word	0x3fe62e42
 8011a88:	0ca86c39 	.word	0x0ca86c39
 8011a8c:	be205c61 	.word	0xbe205c61
 8011a90:	72bea4d0 	.word	0x72bea4d0
 8011a94:	3e663769 	.word	0x3e663769
 8011a98:	c5d26bf1 	.word	0xc5d26bf1
 8011a9c:	3ebbbd41 	.word	0x3ebbbd41
 8011aa0:	af25de2c 	.word	0xaf25de2c
 8011aa4:	3f11566a 	.word	0x3f11566a
 8011aa8:	16bebd93 	.word	0x16bebd93
 8011aac:	3f66c16c 	.word	0x3f66c16c
 8011ab0:	5555553e 	.word	0x5555553e
 8011ab4:	3fc55555 	.word	0x3fc55555
 8011ab8:	3fe00000 	.word	0x3fe00000
 8011abc:	fff00000 	.word	0xfff00000
 8011ac0:	3ff00000 	.word	0x3ff00000
 8011ac4:	4090cbff 	.word	0x4090cbff
 8011ac8:	3f6f3400 	.word	0x3f6f3400
 8011acc:	652b82fe 	.word	0x652b82fe
 8011ad0:	3c971547 	.word	0x3c971547

08011ad4 <fabs>:
 8011ad4:	ec51 0b10 	vmov	r0, r1, d0
 8011ad8:	ee10 2a10 	vmov	r2, s0
 8011adc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011ae0:	ec43 2b10 	vmov	d0, r2, r3
 8011ae4:	4770      	bx	lr
	...

08011ae8 <scalbn>:
 8011ae8:	b570      	push	{r4, r5, r6, lr}
 8011aea:	ec55 4b10 	vmov	r4, r5, d0
 8011aee:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8011af2:	4606      	mov	r6, r0
 8011af4:	462b      	mov	r3, r5
 8011af6:	b999      	cbnz	r1, 8011b20 <scalbn+0x38>
 8011af8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011afc:	4323      	orrs	r3, r4
 8011afe:	d03f      	beq.n	8011b80 <scalbn+0x98>
 8011b00:	4b35      	ldr	r3, [pc, #212]	; (8011bd8 <scalbn+0xf0>)
 8011b02:	4629      	mov	r1, r5
 8011b04:	ee10 0a10 	vmov	r0, s0
 8011b08:	2200      	movs	r2, #0
 8011b0a:	f7ee fdad 	bl	8000668 <__aeabi_dmul>
 8011b0e:	4b33      	ldr	r3, [pc, #204]	; (8011bdc <scalbn+0xf4>)
 8011b10:	429e      	cmp	r6, r3
 8011b12:	4604      	mov	r4, r0
 8011b14:	460d      	mov	r5, r1
 8011b16:	da10      	bge.n	8011b3a <scalbn+0x52>
 8011b18:	a327      	add	r3, pc, #156	; (adr r3, 8011bb8 <scalbn+0xd0>)
 8011b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b1e:	e01f      	b.n	8011b60 <scalbn+0x78>
 8011b20:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8011b24:	4291      	cmp	r1, r2
 8011b26:	d10c      	bne.n	8011b42 <scalbn+0x5a>
 8011b28:	ee10 2a10 	vmov	r2, s0
 8011b2c:	4620      	mov	r0, r4
 8011b2e:	4629      	mov	r1, r5
 8011b30:	f7ee fbe4 	bl	80002fc <__adddf3>
 8011b34:	4604      	mov	r4, r0
 8011b36:	460d      	mov	r5, r1
 8011b38:	e022      	b.n	8011b80 <scalbn+0x98>
 8011b3a:	460b      	mov	r3, r1
 8011b3c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8011b40:	3936      	subs	r1, #54	; 0x36
 8011b42:	f24c 3250 	movw	r2, #50000	; 0xc350
 8011b46:	4296      	cmp	r6, r2
 8011b48:	dd0d      	ble.n	8011b66 <scalbn+0x7e>
 8011b4a:	2d00      	cmp	r5, #0
 8011b4c:	a11c      	add	r1, pc, #112	; (adr r1, 8011bc0 <scalbn+0xd8>)
 8011b4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b52:	da02      	bge.n	8011b5a <scalbn+0x72>
 8011b54:	a11c      	add	r1, pc, #112	; (adr r1, 8011bc8 <scalbn+0xe0>)
 8011b56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b5a:	a319      	add	r3, pc, #100	; (adr r3, 8011bc0 <scalbn+0xd8>)
 8011b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b60:	f7ee fd82 	bl	8000668 <__aeabi_dmul>
 8011b64:	e7e6      	b.n	8011b34 <scalbn+0x4c>
 8011b66:	1872      	adds	r2, r6, r1
 8011b68:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011b6c:	428a      	cmp	r2, r1
 8011b6e:	dcec      	bgt.n	8011b4a <scalbn+0x62>
 8011b70:	2a00      	cmp	r2, #0
 8011b72:	dd08      	ble.n	8011b86 <scalbn+0x9e>
 8011b74:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011b78:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011b7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011b80:	ec45 4b10 	vmov	d0, r4, r5
 8011b84:	bd70      	pop	{r4, r5, r6, pc}
 8011b86:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011b8a:	da08      	bge.n	8011b9e <scalbn+0xb6>
 8011b8c:	2d00      	cmp	r5, #0
 8011b8e:	a10a      	add	r1, pc, #40	; (adr r1, 8011bb8 <scalbn+0xd0>)
 8011b90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b94:	dac0      	bge.n	8011b18 <scalbn+0x30>
 8011b96:	a10e      	add	r1, pc, #56	; (adr r1, 8011bd0 <scalbn+0xe8>)
 8011b98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b9c:	e7bc      	b.n	8011b18 <scalbn+0x30>
 8011b9e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011ba2:	3236      	adds	r2, #54	; 0x36
 8011ba4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011ba8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8011bac:	4620      	mov	r0, r4
 8011bae:	4b0c      	ldr	r3, [pc, #48]	; (8011be0 <scalbn+0xf8>)
 8011bb0:	2200      	movs	r2, #0
 8011bb2:	e7d5      	b.n	8011b60 <scalbn+0x78>
 8011bb4:	f3af 8000 	nop.w
 8011bb8:	c2f8f359 	.word	0xc2f8f359
 8011bbc:	01a56e1f 	.word	0x01a56e1f
 8011bc0:	8800759c 	.word	0x8800759c
 8011bc4:	7e37e43c 	.word	0x7e37e43c
 8011bc8:	8800759c 	.word	0x8800759c
 8011bcc:	fe37e43c 	.word	0xfe37e43c
 8011bd0:	c2f8f359 	.word	0xc2f8f359
 8011bd4:	81a56e1f 	.word	0x81a56e1f
 8011bd8:	43500000 	.word	0x43500000
 8011bdc:	ffff3cb0 	.word	0xffff3cb0
 8011be0:	3c900000 	.word	0x3c900000

08011be4 <with_errno>:
 8011be4:	b570      	push	{r4, r5, r6, lr}
 8011be6:	4604      	mov	r4, r0
 8011be8:	460d      	mov	r5, r1
 8011bea:	4616      	mov	r6, r2
 8011bec:	f7fd f924 	bl	800ee38 <__errno>
 8011bf0:	4629      	mov	r1, r5
 8011bf2:	6006      	str	r6, [r0, #0]
 8011bf4:	4620      	mov	r0, r4
 8011bf6:	bd70      	pop	{r4, r5, r6, pc}

08011bf8 <xflow>:
 8011bf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011bfa:	4614      	mov	r4, r2
 8011bfc:	461d      	mov	r5, r3
 8011bfe:	b108      	cbz	r0, 8011c04 <xflow+0xc>
 8011c00:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011c04:	e9cd 2300 	strd	r2, r3, [sp]
 8011c08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011c0c:	4620      	mov	r0, r4
 8011c0e:	4629      	mov	r1, r5
 8011c10:	f7ee fd2a 	bl	8000668 <__aeabi_dmul>
 8011c14:	2222      	movs	r2, #34	; 0x22
 8011c16:	b003      	add	sp, #12
 8011c18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011c1c:	f7ff bfe2 	b.w	8011be4 <with_errno>

08011c20 <__math_uflow>:
 8011c20:	b508      	push	{r3, lr}
 8011c22:	2200      	movs	r2, #0
 8011c24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011c28:	f7ff ffe6 	bl	8011bf8 <xflow>
 8011c2c:	ec41 0b10 	vmov	d0, r0, r1
 8011c30:	bd08      	pop	{r3, pc}

08011c32 <__math_oflow>:
 8011c32:	b508      	push	{r3, lr}
 8011c34:	2200      	movs	r2, #0
 8011c36:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8011c3a:	f7ff ffdd 	bl	8011bf8 <xflow>
 8011c3e:	ec41 0b10 	vmov	d0, r0, r1
 8011c42:	bd08      	pop	{r3, pc}

08011c44 <__ieee754_sqrt>:
 8011c44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c48:	ec55 4b10 	vmov	r4, r5, d0
 8011c4c:	4e67      	ldr	r6, [pc, #412]	; (8011dec <__ieee754_sqrt+0x1a8>)
 8011c4e:	43ae      	bics	r6, r5
 8011c50:	ee10 0a10 	vmov	r0, s0
 8011c54:	ee10 2a10 	vmov	r2, s0
 8011c58:	4629      	mov	r1, r5
 8011c5a:	462b      	mov	r3, r5
 8011c5c:	d10d      	bne.n	8011c7a <__ieee754_sqrt+0x36>
 8011c5e:	f7ee fd03 	bl	8000668 <__aeabi_dmul>
 8011c62:	4602      	mov	r2, r0
 8011c64:	460b      	mov	r3, r1
 8011c66:	4620      	mov	r0, r4
 8011c68:	4629      	mov	r1, r5
 8011c6a:	f7ee fb47 	bl	80002fc <__adddf3>
 8011c6e:	4604      	mov	r4, r0
 8011c70:	460d      	mov	r5, r1
 8011c72:	ec45 4b10 	vmov	d0, r4, r5
 8011c76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c7a:	2d00      	cmp	r5, #0
 8011c7c:	dc0b      	bgt.n	8011c96 <__ieee754_sqrt+0x52>
 8011c7e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011c82:	4326      	orrs	r6, r4
 8011c84:	d0f5      	beq.n	8011c72 <__ieee754_sqrt+0x2e>
 8011c86:	b135      	cbz	r5, 8011c96 <__ieee754_sqrt+0x52>
 8011c88:	f7ee fb36 	bl	80002f8 <__aeabi_dsub>
 8011c8c:	4602      	mov	r2, r0
 8011c8e:	460b      	mov	r3, r1
 8011c90:	f7ee fe14 	bl	80008bc <__aeabi_ddiv>
 8011c94:	e7eb      	b.n	8011c6e <__ieee754_sqrt+0x2a>
 8011c96:	1509      	asrs	r1, r1, #20
 8011c98:	f000 808d 	beq.w	8011db6 <__ieee754_sqrt+0x172>
 8011c9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011ca0:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8011ca4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011ca8:	07c9      	lsls	r1, r1, #31
 8011caa:	bf5c      	itt	pl
 8011cac:	005b      	lslpl	r3, r3, #1
 8011cae:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8011cb2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011cb6:	bf58      	it	pl
 8011cb8:	0052      	lslpl	r2, r2, #1
 8011cba:	2500      	movs	r5, #0
 8011cbc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011cc0:	1076      	asrs	r6, r6, #1
 8011cc2:	0052      	lsls	r2, r2, #1
 8011cc4:	f04f 0e16 	mov.w	lr, #22
 8011cc8:	46ac      	mov	ip, r5
 8011cca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011cce:	eb0c 0001 	add.w	r0, ip, r1
 8011cd2:	4298      	cmp	r0, r3
 8011cd4:	bfde      	ittt	le
 8011cd6:	1a1b      	suble	r3, r3, r0
 8011cd8:	eb00 0c01 	addle.w	ip, r0, r1
 8011cdc:	186d      	addle	r5, r5, r1
 8011cde:	005b      	lsls	r3, r3, #1
 8011ce0:	f1be 0e01 	subs.w	lr, lr, #1
 8011ce4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011ce8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8011cec:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8011cf0:	d1ed      	bne.n	8011cce <__ieee754_sqrt+0x8a>
 8011cf2:	4674      	mov	r4, lr
 8011cf4:	2720      	movs	r7, #32
 8011cf6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8011cfa:	4563      	cmp	r3, ip
 8011cfc:	eb01 000e 	add.w	r0, r1, lr
 8011d00:	dc02      	bgt.n	8011d08 <__ieee754_sqrt+0xc4>
 8011d02:	d113      	bne.n	8011d2c <__ieee754_sqrt+0xe8>
 8011d04:	4290      	cmp	r0, r2
 8011d06:	d811      	bhi.n	8011d2c <__ieee754_sqrt+0xe8>
 8011d08:	2800      	cmp	r0, #0
 8011d0a:	eb00 0e01 	add.w	lr, r0, r1
 8011d0e:	da57      	bge.n	8011dc0 <__ieee754_sqrt+0x17c>
 8011d10:	f1be 0f00 	cmp.w	lr, #0
 8011d14:	db54      	blt.n	8011dc0 <__ieee754_sqrt+0x17c>
 8011d16:	f10c 0801 	add.w	r8, ip, #1
 8011d1a:	eba3 030c 	sub.w	r3, r3, ip
 8011d1e:	4290      	cmp	r0, r2
 8011d20:	bf88      	it	hi
 8011d22:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011d26:	1a12      	subs	r2, r2, r0
 8011d28:	440c      	add	r4, r1
 8011d2a:	46c4      	mov	ip, r8
 8011d2c:	005b      	lsls	r3, r3, #1
 8011d2e:	3f01      	subs	r7, #1
 8011d30:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011d34:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8011d38:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8011d3c:	d1dd      	bne.n	8011cfa <__ieee754_sqrt+0xb6>
 8011d3e:	4313      	orrs	r3, r2
 8011d40:	d01b      	beq.n	8011d7a <__ieee754_sqrt+0x136>
 8011d42:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8011df0 <__ieee754_sqrt+0x1ac>
 8011d46:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8011df4 <__ieee754_sqrt+0x1b0>
 8011d4a:	e9da 0100 	ldrd	r0, r1, [sl]
 8011d4e:	e9db 2300 	ldrd	r2, r3, [fp]
 8011d52:	f7ee fad1 	bl	80002f8 <__aeabi_dsub>
 8011d56:	e9da 8900 	ldrd	r8, r9, [sl]
 8011d5a:	4602      	mov	r2, r0
 8011d5c:	460b      	mov	r3, r1
 8011d5e:	4640      	mov	r0, r8
 8011d60:	4649      	mov	r1, r9
 8011d62:	f7ee fefd 	bl	8000b60 <__aeabi_dcmple>
 8011d66:	b140      	cbz	r0, 8011d7a <__ieee754_sqrt+0x136>
 8011d68:	f1b4 3fff 	cmp.w	r4, #4294967295
 8011d6c:	e9da 0100 	ldrd	r0, r1, [sl]
 8011d70:	e9db 2300 	ldrd	r2, r3, [fp]
 8011d74:	d126      	bne.n	8011dc4 <__ieee754_sqrt+0x180>
 8011d76:	3501      	adds	r5, #1
 8011d78:	463c      	mov	r4, r7
 8011d7a:	106a      	asrs	r2, r5, #1
 8011d7c:	0863      	lsrs	r3, r4, #1
 8011d7e:	07e9      	lsls	r1, r5, #31
 8011d80:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8011d84:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8011d88:	bf48      	it	mi
 8011d8a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8011d8e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8011d92:	461c      	mov	r4, r3
 8011d94:	e76d      	b.n	8011c72 <__ieee754_sqrt+0x2e>
 8011d96:	0ad3      	lsrs	r3, r2, #11
 8011d98:	3815      	subs	r0, #21
 8011d9a:	0552      	lsls	r2, r2, #21
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d0fa      	beq.n	8011d96 <__ieee754_sqrt+0x152>
 8011da0:	02dc      	lsls	r4, r3, #11
 8011da2:	d50a      	bpl.n	8011dba <__ieee754_sqrt+0x176>
 8011da4:	f1c1 0420 	rsb	r4, r1, #32
 8011da8:	fa22 f404 	lsr.w	r4, r2, r4
 8011dac:	1e4d      	subs	r5, r1, #1
 8011dae:	408a      	lsls	r2, r1
 8011db0:	4323      	orrs	r3, r4
 8011db2:	1b41      	subs	r1, r0, r5
 8011db4:	e772      	b.n	8011c9c <__ieee754_sqrt+0x58>
 8011db6:	4608      	mov	r0, r1
 8011db8:	e7f0      	b.n	8011d9c <__ieee754_sqrt+0x158>
 8011dba:	005b      	lsls	r3, r3, #1
 8011dbc:	3101      	adds	r1, #1
 8011dbe:	e7ef      	b.n	8011da0 <__ieee754_sqrt+0x15c>
 8011dc0:	46e0      	mov	r8, ip
 8011dc2:	e7aa      	b.n	8011d1a <__ieee754_sqrt+0xd6>
 8011dc4:	f7ee fa9a 	bl	80002fc <__adddf3>
 8011dc8:	e9da 8900 	ldrd	r8, r9, [sl]
 8011dcc:	4602      	mov	r2, r0
 8011dce:	460b      	mov	r3, r1
 8011dd0:	4640      	mov	r0, r8
 8011dd2:	4649      	mov	r1, r9
 8011dd4:	f7ee feba 	bl	8000b4c <__aeabi_dcmplt>
 8011dd8:	b120      	cbz	r0, 8011de4 <__ieee754_sqrt+0x1a0>
 8011dda:	1ca0      	adds	r0, r4, #2
 8011ddc:	bf08      	it	eq
 8011dde:	3501      	addeq	r5, #1
 8011de0:	3402      	adds	r4, #2
 8011de2:	e7ca      	b.n	8011d7a <__ieee754_sqrt+0x136>
 8011de4:	3401      	adds	r4, #1
 8011de6:	f024 0401 	bic.w	r4, r4, #1
 8011dea:	e7c6      	b.n	8011d7a <__ieee754_sqrt+0x136>
 8011dec:	7ff00000 	.word	0x7ff00000
 8011df0:	20000360 	.word	0x20000360
 8011df4:	20000368 	.word	0x20000368

08011df8 <_init>:
 8011df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dfa:	bf00      	nop
 8011dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011dfe:	bc08      	pop	{r3}
 8011e00:	469e      	mov	lr, r3
 8011e02:	4770      	bx	lr

08011e04 <_fini>:
 8011e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e06:	bf00      	nop
 8011e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e0a:	bc08      	pop	{r3}
 8011e0c:	469e      	mov	lr, r3
 8011e0e:	4770      	bx	lr
