Search.setIndex({docnames:["cpu","cpu/isa","cpu/isa/add","cpu/isa/addi","cpu/isa/and","cpu/isa/andi","cpu/isa/be","cpu/isa/bo","cpu/isa/div","cpu/isa/divi","cpu/isa/j","cpu/isa/jal","cpu/isa/jali","cpu/isa/ji","cpu/isa/l16","cpu/isa/l16s","cpu/isa/l32","cpu/isa/l32s","cpu/isa/l8","cpu/isa/l8s","cpu/isa/lw","cpu/isa/mul","cpu/isa/muli","cpu/isa/nor","cpu/isa/nori","cpu/isa/or","cpu/isa/ori","cpu/isa/s16","cpu/isa/s32","cpu/isa/s8","cpu/isa/seq","cpu/isa/seqi","cpu/isa/sle","cpu/isa/slei","cpu/isa/sll","cpu/isa/slli","cpu/isa/slt","cpu/isa/slti","cpu/isa/sne","cpu/isa/snei","cpu/isa/sra","cpu/isa/srai","cpu/isa/srl","cpu/isa/srli","cpu/isa/sub","cpu/isa/subi","cpu/isa/sw","cpu/isa/syscall","cpu/isa/xor","cpu/isa/xori","cpu/modules","cpu/modules/raisin64","index","modules","nexysddr","software","tools"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":1,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,sphinx:55},filenames:["cpu.rst","cpu/isa.rst","cpu/isa/add.rst","cpu/isa/addi.rst","cpu/isa/and.rst","cpu/isa/andi.rst","cpu/isa/be.rst","cpu/isa/bo.rst","cpu/isa/div.rst","cpu/isa/divi.rst","cpu/isa/j.rst","cpu/isa/jal.rst","cpu/isa/jali.rst","cpu/isa/ji.rst","cpu/isa/l16.rst","cpu/isa/l16s.rst","cpu/isa/l32.rst","cpu/isa/l32s.rst","cpu/isa/l8.rst","cpu/isa/l8s.rst","cpu/isa/lw.rst","cpu/isa/mul.rst","cpu/isa/muli.rst","cpu/isa/nor.rst","cpu/isa/nori.rst","cpu/isa/or.rst","cpu/isa/ori.rst","cpu/isa/s16.rst","cpu/isa/s32.rst","cpu/isa/s8.rst","cpu/isa/seq.rst","cpu/isa/seqi.rst","cpu/isa/sle.rst","cpu/isa/slei.rst","cpu/isa/sll.rst","cpu/isa/slli.rst","cpu/isa/slt.rst","cpu/isa/slti.rst","cpu/isa/sne.rst","cpu/isa/snei.rst","cpu/isa/sra.rst","cpu/isa/srai.rst","cpu/isa/srl.rst","cpu/isa/srli.rst","cpu/isa/sub.rst","cpu/isa/subi.rst","cpu/isa/sw.rst","cpu/isa/syscall.rst","cpu/isa/xor.rst","cpu/isa/xori.rst","cpu/modules.rst","cpu/modules/raisin64.rst","index.rst","modules.rst","nexysddr.rst","software.rst","tools.rst"],objects:{},objnames:{},objtypes:{},terms:{"16i":53,"16kb":52,"16r":53,"32i":53,"32r":53,"64S":53,"64j":53,"64x64":52,"case":1,"float":52,"while":1,AND:[1,53],For:1,L8S:[1,53],Not:[1,53],The:1,There:1,With:1,add:[1,53],addi:[1,53],addit:1,address:[1,52],albeit:1,all:1,allow:1,altern:1,andi:[1,53],appeal:1,appropri:1,architectur:52,arithmet:[1,53],arm:1,assembl:52,avail:1,avoid:1,below:1,between:1,big:52,bit:[52,53],bitwis:[1,53],borrow:1,branch:[1,52,53],cach:52,call:[1,53],canon:1,clk:51,clock:51,code:52,combin:1,compact:1,compar:1,compromis:1,concept:1,condit:52,contain:1,content:52,control:[1,51],core:52,could:1,cover:1,cpu:[51,52],creat:52,data:[1,51],ddr:52,debug:[51,52],decid:1,decod:1,decoupl:1,decrement:1,describ:1,design:[1,52],destin:1,displac:1,div:[1,53],divi:[1,53],divid:[1,53],doe:52,draw:1,each:1,educ:52,effect:1,effici:1,emploi:52,encod:1,endian:52,endmodul:51,entir:1,equal:[1,53],etc:52,even:[1,53],exampl:1,except:1,expand:1,expcet:1,express:1,extend:[1,53],featur:52,file:52,fit:1,fix:52,form:1,format:53,from:1,full:1,gener:1,good:1,gracious:1,grow:1,halt:51,handl:52,hardwar:52,hardwir:1,has:1,have:1,heavili:1,immedi:53,implement:[1,52],includ:52,increment:1,index:52,indic:1,initi:52,input:51,instead:[1,52],instruct:[52,53],insturct:1,integ:[1,52,53],interfac:51,interlock:52,interrupt:52,jal:[1,53],jali:[1,53],jump:53,l16:[1,53],l32:[1,53],larg:1,larger:[1,52],left:[1,53],length:1,less:[1,53],level:52,like:1,link:[1,53],load:[1,52,53],logic:[1,53],machin:1,major:52,math:1,mean:1,mem_add:51,mem_addr_valid:51,mem_din:51,mem_din_readi:51,mem_dout:51,mem_dout_writ:51,memori:51,microarchitectur:1,mip:[1,52],mmu:52,mode:1,model:1,modul:[51,52,53],more:1,most:52,mul:[1,53],muli:1,multipl:[1,52],multipli:[1,53],natur:1,necessari:1,need:1,nexi:52,nonetheless:1,nor:[1,53],nori:[1,53],normal:1,number:1,odd:[1,53],often:1,one:1,ones:1,onli:1,opcod:1,oper:[1,52],order:52,ori:[1,53],output:51,overview:[52,53],page:52,part:52,penalti:1,peripher:52,permit:1,pipelin:52,point:52,power3:52,process:1,processor:1,program:1,programm:1,project:52,provid:52,pure:52,r10000:52,raisin64:[50,53],reduc:1,ref:1,refer:52,regist:[52,53],regsit:1,regular:1,repres:1,request:1,requir:52,reserv:1,right:[1,53],risc:52,rst_n:51,s16:[1,53],s32:[1,53],same:1,see:1,select:1,seq:[1,53],seqi:[1,53],set:[52,53],share:1,shift:[1,53],sign:[1,53],signal:[1,51],similar:52,size:[1,52],sle:[1,53],slei:[1,53],sll:[1,53],slli:[1,53],slt:[1,53],slti:[1,53],small:1,smaller:1,sne:[1,53],snei:[1,53],snippet:52,soc:52,softwar:52,some:1,sourc:1,space:1,special:[1,52],specif:1,sra:[1,53],srai:[1,53],srl:[1,53],srli:[1,53],stage:52,standard:53,store:[1,52,53],sub:[1,53],subi:[1,53],subtract:[1,53],suffici:1,superscalar:52,superset:1,synthes:52,syscal:[1,53],system:[1,53],tabl:[52,53],than:[1,53],thei:1,thi:1,those:1,three:[1,52],todo:1,tool:52,type:[1,52],underli:1,unifi:1,unit:[52,53],unlik:52,used:1,usual:1,valu:1,variabl:1,verilog:[52,53],version:1,virtual:[1,52],wast:1,well:1,when:1,whenev:1,which:1,whill:1,word:[1,53],xor:[1,53],xori:[1,53]},titles:["Raisin64 CPU","Raisin64 Instruction Set","ADD - Integer Add","ADDI - Integer Add Immediate","AND - Bitwise AND","ANDI - Bitwise AND Immediate","BE - Branch if Even","BO - Branch if Odd","DIV - Integer Divide","DIVI - Integer Divide Immediate","J - Jump","JAL - Jump and Link","JALI - Jump and Link Immediate","JI - Jump Immediate","L16 - Load 16-bit","L16S - Load 16-bit Sign-Extend","L32 - Load 32-bit","L32S - Load 32-bit Sign-Extend","L8 - Load 8-bit","L8S - Load 8-bit Sign-Extend","LW - Load 64-bit Word","MUL - Integer Multiply","MUL - Integer Multiply Immediate","NOR - Bitwise NOR","NORI - Bitwise NOR Immediate","OR - Bitwise OR","ORI - Bitwise OR Immediate","S16 - Store 16-bit","S32 - Store 32-bit","S8 - Store 8-bit","SEQ - Set 1 if Equal","SEQI - Set 1 if Equal Immediate","SLE - Set 1 if Less than or Equal","SLEI - Set 1 if Less than or Equal Immediate","SLL - Shift Left Logical","SLLI - Shift Left Logical Immediate","SLT - Set 1 if Less Than","SLTI - Set 1 if Less Than Immediate","SNE - Set 1 if Not Equal","SNEI - Set 1 if Not Equal Immediate","SRA - Shift Right Arithmetic","SRAI - Shift Right Arithmetic Immediate","SRL - Shift Right Logical","SRLI - Shift Right Logical Immediate","SUB - Integer Subtract","SUBI - Integer Subtract Immediate","SW - Store 64-bit Word","SYSCALL - System Call","XOR - Bitwise XOR","XORI - Bitwise XOR Immediate","Verilog Module Index","Raisin64.v","Welcome to Raisin64\u2019s documentation!","Reference Index","Nexys 4 DDR Reference Implementation","Code Snippets and Software","Tools"],titleterms:{"16i":1,"16r":1,"32i":1,"32r":1,"64S":1,"64j":1,AND:[4,5],But:1,L8S:19,Not:[38,39],add:[2,3],addi:3,andi:5,arithmet:[40,41],assembl:56,bit:[1,14,15,16,17,18,19,20,27,28,29,46],bitwis:[4,5,23,24,25,26,48,49],branch:[6,7],cach:0,call:47,code:55,core:54,cpu:0,ddr:54,debug:[0,56],div:8,divi:9,divid:[8,9],document:52,equal:[30,31,32,33,38,39],even:6,extend:[15,17,19],format:1,get:56,handl:55,hardwar:54,immedi:[1,3,5,9,12,13,22,24,26,31,33,35,37,39,41,43,45,49],implement:54,index:[50,53],initi:55,instruct:1,integ:[2,3,8,9,21,22,44,45],interrupt:[0,55],jal:11,jali:12,jump:[1,10,11,12,13],l16:[14,15],l32:[16,17],left:[34,35],less:[32,33,36,37],link:[11,12],load:[14,15,16,17,18,19,20],logic:[34,35,42,43],mmu:[0,55],modul:50,mul:[21,22],multipli:[21,22],nexi:54,nor:[23,24],nori:24,odd:7,openocd:56,ori:26,overview:[0,1],peripher:54,pipelin:0,raisin64:[0,1,51,52],refer:[53,54],regist:1,requir:54,right:[40,41,42,43],s16:27,s32:28,seq:30,seqi:31,set:[1,30,31,32,33,36,37,38,39],shift:[34,35,40,41,42,43],sign:[15,17,19],sle:32,slei:33,sll:34,slli:35,slt:36,slti:37,sne:38,snei:39,snippet:55,soc:54,softwar:55,sra:40,srai:41,srl:42,srli:43,stage:0,standard:1,store:[27,28,29,46],sub:44,subi:45,subtract:[44,45],synthes:54,syscal:47,system:47,tabl:1,than:[32,33,36,37],tool:56,unit:[0,1],verilog:50,welcom:52,why:1,word:[20,46],xor:[48,49],xori:49}})