Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Feb  2 20:46:13 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab1_Top_Level_timing_summary_routed.rpt -pb Lab1_Top_Level_timing_summary_routed.pb -rpx Lab1_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab1_Top_Level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (146)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (6)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (12)

1. checking no_clock (146)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: reset_main (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/clk_temp_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U3/clk_temp_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U5/rps_temp_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U5/rps_temp_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U5/rps_temp_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U5/rps_temp_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (12)
-----------------------------
 There are 12 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.834        0.000                      0                   41        0.249        0.000                      0                   41        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                5.834        0.000                      0                   41        0.249        0.000                      0                   41        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      gclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        5.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.588ns (37.880%)  route 2.604ns (62.120%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612     5.138    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.207     6.801    U3/count_reg[22]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  U3/clk_temp_i_4/O
                         net (fo=25, routed)          1.397     8.322    U3/clk_temp_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.446 r  U3/count[16]_i_4/O
                         net (fo=1, routed)           0.000     8.446    U3/count[16]_i_4_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.996 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.996    U3/count_reg[16]_i_1_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.330 r  U3/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.330    U3/count_reg[20]_i_1_n_6
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X65Y69         FDCE (Setup_fdce_C_D)        0.062    15.165    U3/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.493ns (36.440%)  route 2.604ns (63.560%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612     5.138    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.207     6.801    U3/count_reg[22]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  U3/clk_temp_i_4/O
                         net (fo=25, routed)          1.397     8.322    U3/clk_temp_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.446 r  U3/count[16]_i_4/O
                         net (fo=1, routed)           0.000     8.446    U3/count[16]_i_4_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.996 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.996    U3/count_reg[16]_i_1_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.235 r  U3/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.235    U3/count_reg[20]_i_1_n_5
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[22]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X65Y69         FDCE (Setup_fdce_C_D)        0.062    15.165    U3/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.477ns (36.191%)  route 2.604ns (63.809%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612     5.138    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.207     6.801    U3/count_reg[22]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  U3/clk_temp_i_4/O
                         net (fo=25, routed)          1.397     8.322    U3/clk_temp_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.446 r  U3/count[16]_i_4/O
                         net (fo=1, routed)           0.000     8.446    U3/count[16]_i_4_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.996 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.996    U3/count_reg[16]_i_1_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.219 r  U3/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.219    U3/count_reg[20]_i_1_n_7
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[20]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X65Y69         FDCE (Setup_fdce_C_D)        0.062    15.165    U3/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 U3/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.930ns (47.848%)  route 2.104ns (52.152%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612     5.138    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U3/count_reg[21]/Q
                         net (fo=2, routed)           0.805     6.399    U3/count_reg[21]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.523 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.299     7.822    U3/clk_temp_i_3_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.946 r  U3/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     7.946    U3/count[0]_i_5__0_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.496 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.496    U3/count_reg[0]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.610    U3/count_reg[4]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    U3/count_reg[8]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.838 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.838    U3/count_reg[12]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.172 r  U3/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.172    U3/count_reg[16]_i_1_n_6
    SLICE_X65Y68         FDCE                                         r  U3/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.496    14.843    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  U3/count_reg[17]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)        0.062    15.142    U3/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.684ns (41.916%)  route 2.334ns (58.084%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.614     5.140    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U2/count_reg[1]/Q
                         net (fo=5, routed)           0.831     6.427    U2/count_reg[1]
    SLICE_X59Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.551 f  U2/clk_temp_i_3__0/O
                         net (fo=5, routed)           1.502     8.053    U2/clk_temp_i_3__0_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.177 r  U2/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.177    U2/count[4]_i_5_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  U2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.709    U2/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  U2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.823    U2/count_reg[8]_i_1__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.157 r  U2/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.157    U2/count_reg[12]_i_1__0_n_6
    SLICE_X58Y70         FDCE                                         r  U2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    14.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  U2/count_reg[13]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y70         FDCE (Setup_fdce_C_D)        0.062    15.140    U2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 U3/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.909ns (47.575%)  route 2.104ns (52.425%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612     5.138    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U3/count_reg[21]/Q
                         net (fo=2, routed)           0.805     6.399    U3/count_reg[21]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.523 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.299     7.822    U3/clk_temp_i_3_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.946 r  U3/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     7.946    U3/count[0]_i_5__0_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.496 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.496    U3/count_reg[0]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.610    U3/count_reg[4]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    U3/count_reg[8]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.838 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.838    U3/count_reg[12]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  U3/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.151    U3/count_reg[16]_i_1_n_4
    SLICE_X65Y68         FDCE                                         r  U3/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.496    14.843    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  U3/count_reg[19]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)        0.062    15.142    U3/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.663ns (41.611%)  route 2.334ns (58.389%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.614     5.140    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U2/count_reg[1]/Q
                         net (fo=5, routed)           0.831     6.427    U2/count_reg[1]
    SLICE_X59Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.551 f  U2/clk_temp_i_3__0/O
                         net (fo=5, routed)           1.502     8.053    U2/clk_temp_i_3__0_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.177 r  U2/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.177    U2/count[4]_i_5_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  U2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.709    U2/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  U2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.823    U2/count_reg[8]_i_1__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.136 r  U2/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.136    U2/count_reg[12]_i_1__0_n_4
    SLICE_X58Y70         FDCE                                         r  U2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    14.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  U2/count_reg[15]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y70         FDCE (Setup_fdce_C_D)        0.062    15.140    U2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 U3/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.835ns (46.590%)  route 2.104ns (53.410%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612     5.138    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U3/count_reg[21]/Q
                         net (fo=2, routed)           0.805     6.399    U3/count_reg[21]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.523 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.299     7.822    U3/clk_temp_i_3_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.946 r  U3/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     7.946    U3/count[0]_i_5__0_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.496 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.496    U3/count_reg[0]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.610    U3/count_reg[4]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    U3/count_reg[8]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.838 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.838    U3/count_reg[12]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.077 r  U3/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.077    U3/count_reg[16]_i_1_n_5
    SLICE_X65Y68         FDCE                                         r  U3/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.496    14.843    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  U3/count_reg[18]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)        0.062    15.142    U3/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.589ns (40.510%)  route 2.334ns (59.490%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.614     5.140    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U2/count_reg[1]/Q
                         net (fo=5, routed)           0.831     6.427    U2/count_reg[1]
    SLICE_X59Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.551 f  U2/clk_temp_i_3__0/O
                         net (fo=5, routed)           1.502     8.053    U2/clk_temp_i_3__0_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.177 r  U2/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.177    U2/count[4]_i_5_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  U2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.709    U2/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  U2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.823    U2/count_reg[8]_i_1__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.062 r  U2/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.062    U2/count_reg[12]_i_1__0_n_5
    SLICE_X58Y70         FDCE                                         r  U2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    14.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  U2/count_reg[14]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y70         FDCE (Setup_fdce_C_D)        0.062    15.140    U2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 U3/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.819ns (46.372%)  route 2.104ns (53.628%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612     5.138    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U3/count_reg[21]/Q
                         net (fo=2, routed)           0.805     6.399    U3/count_reg[21]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.523 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.299     7.822    U3/clk_temp_i_3_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.946 r  U3/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     7.946    U3/count[0]_i_5__0_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.496 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.496    U3/count_reg[0]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.610    U3/count_reg[4]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    U3/count_reg[8]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.838 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.838    U3/count_reg[12]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.061 r  U3/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.061    U3/count_reg[16]_i_1_n_7
    SLICE_X65Y68         FDCE                                         r  U3/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.496    14.843    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  U3/count_reg[16]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)        0.062    15.142    U3/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.470    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U2/count_reg[0]/Q
                         net (fo=5, routed)           0.089     1.700    U2/count_reg[0]
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.824 r  U2/count_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.824    U2/count_reg[0]_i_1__0_n_6
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.983    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X58Y67         FDCE (Hold_fdce_C_D)         0.105     1.575    U2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.469    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U3/clk_temp_reg/Q
                         net (fo=5, routed)           0.175     1.809    U3/CLK
    SLICE_X64Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  U3/clk_temp_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    U3/clk_temp_i_1__0_n_0
    SLICE_X64Y69         FDCE                                         r  U3/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.983    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/clk_temp_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X64Y69         FDCE (Hold_fdce_C_D)         0.120     1.589    U3/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U2/clk_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.469    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U2/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U2/clk_temp_reg/Q
                         net (fo=3, routed)           0.187     1.821    U2/CLK
    SLICE_X60Y68         LUT5 (Prop_lut5_I4_O)        0.045     1.866 r  U2/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     1.866    U2/clk_temp_i_1_n_0
    SLICE_X60Y68         FDCE                                         r  U2/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.982    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U2/clk_temp_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X60Y68         FDCE (Hold_fdce_C_D)         0.120     1.589    U2/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U2/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.468    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U2/count_reg[10]/Q
                         net (fo=3, routed)           0.133     1.742    U2/count_reg[10]
    SLICE_X58Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  U2/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.853    U2/count_reg[8]_i_1__0_n_5
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.981    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X58Y69         FDCE (Hold_fdce_C_D)         0.105     1.573    U2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U2/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.470    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U2/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.745    U2/count_reg[2]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  U2/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.856    U2/count_reg[0]_i_1__0_n_5
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.983    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X58Y67         FDCE (Hold_fdce_C_D)         0.105     1.575    U2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U2/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.678%)  route 0.157ns (38.322%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.468    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U2/count_reg[9]/Q
                         net (fo=5, routed)           0.157     1.766    U2/count_reg[9]
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  U2/count[4]_i_3/O
                         net (fo=1, routed)           0.000     1.811    U2/count[4]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.877 r  U2/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.877    U2/count_reg[4]_i_1__0_n_5
    SLICE_X58Y68         FDCE                                         r  U2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.982    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U2/count_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X58Y68         FDCE (Hold_fdce_C_D)         0.105     1.588    U2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 U2/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.940%)  route 0.161ns (39.060%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.469    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U2/count_reg[6]/Q
                         net (fo=5, routed)           0.161     1.771    U2/count_reg[6]
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  U2/count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.816    U2/count[8]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.881 r  U2/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.881    U2/count_reg[8]_i_1__0_n_6
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.981    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[9]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y69         FDCE (Hold_fdce_C_D)         0.105     1.587    U2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 U3/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.586     1.472    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y66         FDCE                                         r  U3/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U3/count_reg[9]/Q
                         net (fo=2, routed)           0.154     1.768    U3/count_reg[9]
    SLICE_X65Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  U3/count[8]_i_4__0/O
                         net (fo=1, routed)           0.000     1.813    U3/count[8]_i_4__0_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.878 r  U3/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.878    U3/count_reg[8]_i_1_n_6
    SLICE_X65Y66         FDCE                                         r  U3/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.986    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y66         FDCE                                         r  U3/count_reg[9]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y66         FDCE (Hold_fdce_C_D)         0.105     1.577    U3/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 U3/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.469    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U3/count_reg[21]/Q
                         net (fo=2, routed)           0.156     1.766    U3/count_reg[21]
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  U3/count[20]_i_3/O
                         net (fo=1, routed)           0.000     1.811    U3/count[20]_i_3_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.876 r  U3/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    U3/count_reg[20]_i_1_n_6
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.983    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X65Y69         FDCE (Hold_fdce_C_D)         0.105     1.574    U3/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.318ns (78.203%)  route 0.089ns (21.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.470    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U2/count_reg[0]/Q
                         net (fo=5, routed)           0.089     1.700    U2/count_reg[0]
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.877 r  U2/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    U2/count_reg[0]_i_1__0_n_4
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.983    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U2/count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X58Y67         FDCE (Hold_fdce_C_D)         0.105     1.575    U2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68    U2/clk_temp_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67    U2/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y69    U2/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y69    U2/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70    U2/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70    U2/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70    U2/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70    U2/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67    U2/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    U2/clk_temp_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    U2/clk_temp_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    U2/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    U2/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    U2/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    U2/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    U2/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    U2/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70    U2/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70    U2/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    U2/clk_temp_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    U2/clk_temp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    U2/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    U2/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    U2/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    U2/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    U2/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69    U2/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70    U2/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70    U2/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.658ns  (logic 5.358ns (45.965%)  route 6.299ns (54.035%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[4]_inst/O
                         net (fo=11, routed)          2.871     4.326    U12/sw_IBUF[4]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.450 r  U12/led0_reg_i_4/O
                         net (fo=7, routed)           1.036     5.487    U12/user_rps[1]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.611 r  U12/D1_SEG_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.306     5.917    U4/D1_SEG[3]_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.041 r  U4/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.086     8.127    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531    11.658 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.658    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.595ns  (logic 5.658ns (48.799%)  route 5.937ns (51.201%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          3.196     4.657    U12/sw_IBUF[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.781 r  U12/D1_SEG_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.656     5.437    U12/D1_SEG_OBUF[4]_inst_i_5_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.561 r  U12/D1_SEG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.561    U12/D1_SEG_OBUF[4]_inst_i_3_n_0
    SLICE_X61Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     5.806 r  U12/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.085     7.890    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.705    11.595 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.595    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.355ns  (logic 5.630ns (49.578%)  route 5.725ns (50.422%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=11, routed)          3.247     4.693    U12/sw_IBUF[3]
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.817 r  U12/D1_SEG_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.656     5.473    U12/D1_SEG_OBUF[2]_inst_i_5_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.597 r  U12/D1_SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.597    U12/D1_SEG_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     5.814 r  U12/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.822     7.636    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.719    11.355 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.355    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.206ns  (logic 5.603ns (50.000%)  route 5.603ns (50.000%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[4]_inst/O
                         net (fo=11, routed)          2.860     4.316    U12/sw_IBUF[4]
    SLICE_X62Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.440 r  U12/D1_SEG_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.674     5.114    U12/D1_SEG_OBUF[5]_inst_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.238 r  U12/D1_SEG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.238    U12/D1_SEG_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     5.455 r  U12/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.069     7.524    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.683    11.206 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.206    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 5.620ns (50.165%)  route 5.583ns (49.835%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[4]_inst/O
                         net (fo=11, routed)          3.199     4.655    U12/sw_IBUF[4]
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.779 r  U12/D1_SEG_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.493     5.272    U12/D1_SEG_OBUF[0]_inst_i_5_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.396 r  U12/D1_SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.396    U12/D1_SEG_OBUF[0]_inst_i_3_n_0
    SLICE_X61Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     5.613 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.891     7.504    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.700    11.203 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.203    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.954ns  (logic 5.581ns (50.952%)  route 5.373ns (49.048%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=11, routed)          2.938     4.391    U12/sw_IBUF[2]
    SLICE_X64Y66         LUT6 (Prop_lut6_I3_O)        0.124     4.515 r  U12/D1_SEG_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.567     5.083    U12/D1_SEG_OBUF[1]_inst_i_5_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.207 r  U12/D1_SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.207    U12/D1_SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     5.424 r  U12/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.867     7.290    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.663    10.954 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.954    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.899ns  (logic 5.613ns (51.502%)  route 5.286ns (48.498%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=11, routed)          3.007     4.460    U12/sw_IBUF[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.584 r  U12/D1_SEG_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.567     5.152    U12/D1_SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.276 r  U12/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.276    U12/D1_SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     5.493 r  U12/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.711     7.203    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.695    10.899 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.899    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.162ns (49.903%)  route 4.178ns (50.097%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/count_reg[0]/Q
                         net (fo=20, routed)          1.916     2.434    U5/Q[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I1_O)        0.124     2.558 r  U5/D0_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.261     4.820    D0_SEG_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520     8.339 r  D0_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.339    D0_SEG[6]
    B5                                                                r  D0_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.404ns (53.515%)  route 3.826ns (46.485%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U4/count_reg[0]/Q
                         net (fo=20, routed)          1.185     1.703    U4/Q[0]
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.150     1.853 r  U4/D0_AN_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.641     4.494    D1_AN_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.736     8.230 r  D0_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.230    D0_AN[3]
    A8                                                                r  D0_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 4.182ns (51.298%)  route 3.970ns (48.702%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/count_reg[0]/Q
                         net (fo=20, routed)          1.707     2.225    U5/Q[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.124     2.349 r  U5/D0_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.263     4.612    D0_SEG_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540     8.152 r  D0_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.152    D0_SEG[3]
    B7                                                                r  D0_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5/rps_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.229ns (63.828%)  route 0.130ns (36.172%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X62Y69         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  U5/rps_temp_reg[3]/Q
                         net (fo=15, routed)          0.130     0.258    U5/rps_temp_reg[3]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.101     0.359 r  U5/rps_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    U5/rps_temp[0]_i_1_n_0
    SLICE_X62Y69         FDCE                                         r  U5/rps_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5/rps_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.230ns (63.751%)  route 0.131ns (36.249%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X62Y69         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  U5/rps_temp_reg[3]/Q
                         net (fo=15, routed)          0.131     0.259    U5/rps_temp_reg[3]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.102     0.361 r  U5/rps_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    U5/rps_temp[2]_i_1_n_0
    SLICE_X62Y69         FDPE                                         r  U5/rps_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X63Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U4/count_reg[1]/Q
                         net (fo=27, routed)          0.180     0.321    U4/Q[1]
    SLICE_X63Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  U4/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    U4/plusOp[1]
    SLICE_X63Y68         FDCE                                         r  U4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/win_count_temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U12/win_count_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.201ns (52.429%)  route 0.182ns (47.571%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         LDCE                         0.000     0.000 r  U12/win_count_temp_reg[0]/G
    SLICE_X59Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U12/win_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.182     0.340    U12/win_count[0]
    SLICE_X59Y68         LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  U12/win_count_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    U12/win_count_temp_reg[1]_i_1_n_0
    SLICE_X59Y68         LDCE                                         r  U12/win_count_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U4/count_reg[0]/Q
                         net (fo=20, routed)          0.187     0.351    U4/Q[0]
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  U4/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    U4/plusOp[0]
    SLICE_X64Y68         FDCE                                         r  U4/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U12/tie_count_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.203ns (49.388%)  route 0.208ns (50.612%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         LDCE                         0.000     0.000 r  U12/tie_count_temp_reg[0]/G
    SLICE_X62Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  U12/tie_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.208     0.366    U12/tie_count[0]
    SLICE_X62Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.411 r  U12/tie_count_temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    U12/tie_count_temp_reg[0]_i_1_n_0
    SLICE_X62Y68         LDCE                                         r  U12/tie_count_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/rps_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X62Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5/rps_temp_reg[0]/Q
                         net (fo=16, routed)          0.243     0.384    U5/rps_temp_reg[0]
    SLICE_X62Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.429 r  U5/rps_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.429    U5/p_0_in[1]
    SLICE_X62Y69         FDPE                                         r  U5/rps_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U12/loss_count_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.203ns (42.063%)  route 0.280ns (57.937%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         LDCE                         0.000     0.000 r  U12/loss_count_temp_reg[1]/G
    SLICE_X61Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U12/loss_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.280     0.438    U12/loss_count[1]
    SLICE_X61Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.483 r  U12/loss_count_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.483    U12/loss_count_temp_reg[1]_i_1_n_0
    SLICE_X61Y67         LDCE                                         r  U12/loss_count_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U12/tie_count_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.200ns (37.919%)  route 0.327ns (62.081%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         LDCE                         0.000     0.000 r  U12/tie_count_temp_reg[0]/G
    SLICE_X62Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U12/tie_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.208     0.366    U12/tie_count[0]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.042     0.408 r  U12/tie_count_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.527    U12/tie_count_temp_reg[1]_i_1_n_0
    SLICE_X62Y68         LDCE                                         r  U12/tie_count_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U12/loss_count_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.209ns (38.317%)  route 0.336ns (61.683%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         LDCE                         0.000     0.000 r  U12/loss_count_temp_reg[1]/G
    SLICE_X61Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U12/loss_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.218     0.376    U12/loss_count[1]
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.051     0.427 r  U12/loss_count_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.118     0.545    U12/loss_count_temp_reg[2]_i_1_n_0
    SLICE_X61Y67         LDCE                                         r  U12/loss_count_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gclk

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[12]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.788ns  (logic 1.456ns (38.450%)  route 2.332ns (61.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.332     3.788    U3/AR[0]
    SLICE_X65Y67         FDCE                                         f  U3/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498     4.845    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  U3/count_reg[12]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[13]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.788ns  (logic 1.456ns (38.450%)  route 2.332ns (61.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.332     3.788    U3/AR[0]
    SLICE_X65Y67         FDCE                                         f  U3/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498     4.845    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  U3/count_reg[13]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[14]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.788ns  (logic 1.456ns (38.450%)  route 2.332ns (61.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.332     3.788    U3/AR[0]
    SLICE_X65Y67         FDCE                                         f  U3/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498     4.845    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  U3/count_reg[14]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[15]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.788ns  (logic 1.456ns (38.450%)  route 2.332ns (61.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.332     3.788    U3/AR[0]
    SLICE_X65Y67         FDCE                                         f  U3/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498     4.845    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  U3/count_reg[15]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/clk_temp_reg/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.456ns (39.131%)  route 2.266ns (60.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.266     3.722    U3/AR[0]
    SLICE_X64Y69         FDCE                                         f  U3/clk_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/clk_temp_reg/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[20]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.456ns (39.131%)  route 2.266ns (60.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.266     3.722    U3/AR[0]
    SLICE_X65Y69         FDCE                                         f  U3/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[20]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[21]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.456ns (39.131%)  route 2.266ns (60.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.266     3.722    U3/AR[0]
    SLICE_X65Y69         FDCE                                         f  U3/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[21]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[22]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.456ns (39.131%)  route 2.266ns (60.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.266     3.722    U3/AR[0]
    SLICE_X65Y69         FDCE                                         f  U3/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U3/count_reg[22]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[10]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 1.456ns (39.659%)  route 2.216ns (60.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.216     3.673    U2/AR[0]
    SLICE_X58Y69         FDCE                                         f  U2/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494     4.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[10]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[11]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 1.456ns (39.659%)  route 2.216ns (60.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          2.216     3.673    U2/AR[0]
    SLICE_X58Y69         FDCE                                         f  U2/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494     4.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[4]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.225ns (26.730%)  route 0.616ns (73.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.616     0.840    U3/AR[0]
    SLICE_X65Y65         FDCE                                         f  U3/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.987    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U3/count_reg[4]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[5]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.225ns (26.730%)  route 0.616ns (73.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.616     0.840    U3/AR[0]
    SLICE_X65Y65         FDCE                                         f  U3/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.987    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U3/count_reg[5]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[6]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.225ns (26.730%)  route 0.616ns (73.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.616     0.840    U3/AR[0]
    SLICE_X65Y65         FDCE                                         f  U3/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.987    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U3/count_reg[6]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[7]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.225ns (26.730%)  route 0.616ns (73.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.616     0.840    U3/AR[0]
    SLICE_X65Y65         FDCE                                         f  U3/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.987    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U3/count_reg[7]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[10]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.225ns (26.480%)  route 0.623ns (73.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.623     0.848    U3/AR[0]
    SLICE_X65Y66         FDCE                                         f  U3/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.986    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y66         FDCE                                         r  U3/count_reg[10]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[11]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.225ns (26.480%)  route 0.623ns (73.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.623     0.848    U3/AR[0]
    SLICE_X65Y66         FDCE                                         f  U3/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.986    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y66         FDCE                                         r  U3/count_reg[11]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[8]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.225ns (26.480%)  route 0.623ns (73.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.623     0.848    U3/AR[0]
    SLICE_X65Y66         FDCE                                         f  U3/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.986    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y66         FDCE                                         r  U3/count_reg[8]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[9]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.225ns (26.480%)  route 0.623ns (73.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.623     0.848    U3/AR[0]
    SLICE_X65Y66         FDCE                                         f  U3/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.986    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y66         FDCE                                         r  U3/count_reg[9]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[0]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.225ns (24.941%)  route 0.676ns (75.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.676     0.900    U3/AR[0]
    SLICE_X65Y64         FDCE                                         f  U3/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.856     1.988    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y64         FDCE                                         r  U3/count_reg[0]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[1]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.225ns (24.941%)  route 0.676ns (75.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=57, routed)          0.676     0.900    U3/AR[0]
    SLICE_X65Y64         FDCE                                         f  U3/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.856     1.988    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y64         FDCE                                         r  U3/count_reg[1]/C





