{
  "module_name": "mac.h",
  "hash_id": "68b037fbc8c7de5c6b0efc22195d3cba0d09d9953b67506329062008c833df97",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtw89/mac.h",
  "human_readable_source": " \n \n\n#ifndef __RTW89_MAC_H__\n#define __RTW89_MAC_H__\n\n#include \"core.h\"\n#include \"reg.h\"\n\n#define MAC_MEM_DUMP_PAGE_SIZE 0x40000\n#define ADDR_CAM_ENT_SIZE  0x40\n#define BSSID_CAM_ENT_SIZE 0x08\n#define HFC_PAGE_UNIT 64\n#define RPWM_TRY_CNT 3\n\nenum rtw89_mac_hwmod_sel {\n\tRTW89_DMAC_SEL = 0,\n\tRTW89_CMAC_SEL = 1,\n\n\tRTW89_MAC_INVALID,\n};\n\nenum rtw89_mac_fwd_target {\n\tRTW89_FWD_DONT_CARE    = 0,\n\tRTW89_FWD_TO_HOST      = 1,\n\tRTW89_FWD_TO_WLAN_CPU  = 2\n};\n\nenum rtw89_mac_wd_dma_intvl {\n\tRTW89_MAC_WD_DMA_INTVL_0S,\n\tRTW89_MAC_WD_DMA_INTVL_256NS,\n\tRTW89_MAC_WD_DMA_INTVL_512NS,\n\tRTW89_MAC_WD_DMA_INTVL_768NS,\n\tRTW89_MAC_WD_DMA_INTVL_1US,\n\tRTW89_MAC_WD_DMA_INTVL_1_5US,\n\tRTW89_MAC_WD_DMA_INTVL_2US,\n\tRTW89_MAC_WD_DMA_INTVL_4US,\n\tRTW89_MAC_WD_DMA_INTVL_8US,\n\tRTW89_MAC_WD_DMA_INTVL_16US,\n\tRTW89_MAC_WD_DMA_INTVL_DEF = 0xFE\n};\n\nenum rtw89_mac_multi_tag_num {\n\tRTW89_MAC_TAG_NUM_1,\n\tRTW89_MAC_TAG_NUM_2,\n\tRTW89_MAC_TAG_NUM_3,\n\tRTW89_MAC_TAG_NUM_4,\n\tRTW89_MAC_TAG_NUM_5,\n\tRTW89_MAC_TAG_NUM_6,\n\tRTW89_MAC_TAG_NUM_7,\n\tRTW89_MAC_TAG_NUM_8,\n\tRTW89_MAC_TAG_NUM_DEF = 0xFE\n};\n\nenum rtw89_mac_lbc_tmr {\n\tRTW89_MAC_LBC_TMR_8US = 0,\n\tRTW89_MAC_LBC_TMR_16US,\n\tRTW89_MAC_LBC_TMR_32US,\n\tRTW89_MAC_LBC_TMR_64US,\n\tRTW89_MAC_LBC_TMR_128US,\n\tRTW89_MAC_LBC_TMR_256US,\n\tRTW89_MAC_LBC_TMR_512US,\n\tRTW89_MAC_LBC_TMR_1MS,\n\tRTW89_MAC_LBC_TMR_2MS,\n\tRTW89_MAC_LBC_TMR_4MS,\n\tRTW89_MAC_LBC_TMR_8MS,\n\tRTW89_MAC_LBC_TMR_DEF = 0xFE\n};\n\nenum rtw89_mac_cpuio_op_cmd_type {\n\tCPUIO_OP_CMD_GET_1ST_PID = 0,\n\tCPUIO_OP_CMD_GET_NEXT_PID = 1,\n\tCPUIO_OP_CMD_ENQ_TO_TAIL = 4,\n\tCPUIO_OP_CMD_ENQ_TO_HEAD = 5,\n\tCPUIO_OP_CMD_DEQ = 8,\n\tCPUIO_OP_CMD_DEQ_ENQ_ALL = 9,\n\tCPUIO_OP_CMD_DEQ_ENQ_TO_TAIL = 12\n};\n\nenum rtw89_mac_wde_dle_port_id {\n\tWDE_DLE_PORT_ID_DISPATCH = 0,\n\tWDE_DLE_PORT_ID_PKTIN = 1,\n\tWDE_DLE_PORT_ID_CMAC0 = 3,\n\tWDE_DLE_PORT_ID_CMAC1 = 4,\n\tWDE_DLE_PORT_ID_CPU_IO = 6,\n\tWDE_DLE_PORT_ID_WDRLS = 7,\n\tWDE_DLE_PORT_ID_END = 8\n};\n\nenum rtw89_mac_wde_dle_queid_wdrls {\n\tWDE_DLE_QUEID_TXOK = 0,\n\tWDE_DLE_QUEID_DROP_RETRY_LIMIT = 1,\n\tWDE_DLE_QUEID_DROP_LIFETIME_TO = 2,\n\tWDE_DLE_QUEID_DROP_MACID_DROP = 3,\n\tWDE_DLE_QUEID_NO_REPORT = 4\n};\n\nenum rtw89_mac_ple_dle_port_id {\n\tPLE_DLE_PORT_ID_DISPATCH = 0,\n\tPLE_DLE_PORT_ID_MPDU = 1,\n\tPLE_DLE_PORT_ID_SEC = 2,\n\tPLE_DLE_PORT_ID_CMAC0 = 3,\n\tPLE_DLE_PORT_ID_CMAC1 = 4,\n\tPLE_DLE_PORT_ID_WDRLS = 5,\n\tPLE_DLE_PORT_ID_CPU_IO = 6,\n\tPLE_DLE_PORT_ID_PLRLS = 7,\n\tPLE_DLE_PORT_ID_END = 8\n};\n\nenum rtw89_mac_ple_dle_queid_plrls {\n\tPLE_DLE_QUEID_NO_REPORT = 0x0\n};\n\nenum rtw89_machdr_frame_type {\n\tRTW89_MGNT = 0,\n\tRTW89_CTRL = 1,\n\tRTW89_DATA = 2,\n};\n\nenum rtw89_mac_dle_dfi_type {\n\tDLE_DFI_TYPE_FREEPG\t= 0,\n\tDLE_DFI_TYPE_QUOTA\t= 1,\n\tDLE_DFI_TYPE_PAGELLT\t= 2,\n\tDLE_DFI_TYPE_PKTINFO\t= 3,\n\tDLE_DFI_TYPE_PREPKTLLT\t= 4,\n\tDLE_DFI_TYPE_NXTPKTLLT\t= 5,\n\tDLE_DFI_TYPE_QLNKTBL\t= 6,\n\tDLE_DFI_TYPE_QEMPTY\t= 7,\n};\n\nenum rtw89_mac_dle_wde_quota_id {\n\tWDE_QTAID_HOST_IF = 0,\n\tWDE_QTAID_WLAN_CPU = 1,\n\tWDE_QTAID_DATA_CPU = 2,\n\tWDE_QTAID_PKTIN = 3,\n\tWDE_QTAID_CPUIO = 4,\n};\n\nenum rtw89_mac_dle_ple_quota_id {\n\tPLE_QTAID_B0_TXPL = 0,\n\tPLE_QTAID_B1_TXPL = 1,\n\tPLE_QTAID_C2H = 2,\n\tPLE_QTAID_H2C = 3,\n\tPLE_QTAID_WLAN_CPU = 4,\n\tPLE_QTAID_MPDU = 5,\n\tPLE_QTAID_CMAC0_RX = 6,\n\tPLE_QTAID_CMAC1_RX = 7,\n\tPLE_QTAID_CMAC1_BBRPT = 8,\n\tPLE_QTAID_WDRLS = 9,\n\tPLE_QTAID_CPUIO = 10,\n};\n\nenum rtw89_mac_dle_ctrl_type {\n\tDLE_CTRL_TYPE_WDE = 0,\n\tDLE_CTRL_TYPE_PLE = 1,\n\tDLE_CTRL_TYPE_NUM = 2,\n};\n\nenum rtw89_mac_ax_l0_to_l1_event {\n\tMAC_AX_L0_TO_L1_CHIF_IDLE = 0,\n\tMAC_AX_L0_TO_L1_CMAC_DMA_IDLE = 1,\n\tMAC_AX_L0_TO_L1_RLS_PKID = 2,\n\tMAC_AX_L0_TO_L1_PTCL_IDLE = 3,\n\tMAC_AX_L0_TO_L1_RX_QTA_LOST = 4,\n\tMAC_AX_L0_TO_L1_DLE_STAT_HANG = 5,\n\tMAC_AX_L0_TO_L1_PCIE_STUCK = 6,\n\tMAC_AX_L0_TO_L1_EVENT_MAX = 15,\n};\n\n#define RTW89_PORT_OFFSET_TU_TO_32US(shift_tu) ((shift_tu) * 1024 / 32)\n\nenum rtw89_mac_dbg_port_sel {\n\t \n\tRTW89_DBG_PORT_SEL_PTCL_C0 = 0,\n\tRTW89_DBG_PORT_SEL_SCH_C0,\n\tRTW89_DBG_PORT_SEL_TMAC_C0,\n\tRTW89_DBG_PORT_SEL_RMAC_C0,\n\tRTW89_DBG_PORT_SEL_RMACST_C0,\n\tRTW89_DBG_PORT_SEL_RMAC_PLCP_C0,\n\tRTW89_DBG_PORT_SEL_TRXPTCL_C0,\n\tRTW89_DBG_PORT_SEL_TX_INFOL_C0,\n\tRTW89_DBG_PORT_SEL_TX_INFOH_C0,\n\tRTW89_DBG_PORT_SEL_TXTF_INFOL_C0,\n\tRTW89_DBG_PORT_SEL_TXTF_INFOH_C0,\n\t \n\tRTW89_DBG_PORT_SEL_PTCL_C1,\n\tRTW89_DBG_PORT_SEL_SCH_C1,\n\tRTW89_DBG_PORT_SEL_TMAC_C1,\n\tRTW89_DBG_PORT_SEL_RMAC_C1,\n\tRTW89_DBG_PORT_SEL_RMACST_C1,\n\tRTW89_DBG_PORT_SEL_RMAC_PLCP_C1,\n\tRTW89_DBG_PORT_SEL_TRXPTCL_C1,\n\tRTW89_DBG_PORT_SEL_TX_INFOL_C1,\n\tRTW89_DBG_PORT_SEL_TX_INFOH_C1,\n\tRTW89_DBG_PORT_SEL_TXTF_INFOL_C1,\n\tRTW89_DBG_PORT_SEL_TXTF_INFOH_C1,\n\t \n\tRTW89_DBG_PORT_SEL_WDE_BUFMGN_FREEPG,\n\tRTW89_DBG_PORT_SEL_WDE_BUFMGN_QUOTA,\n\tRTW89_DBG_PORT_SEL_WDE_BUFMGN_PAGELLT,\n\tRTW89_DBG_PORT_SEL_WDE_BUFMGN_PKTINFO,\n\tRTW89_DBG_PORT_SEL_WDE_QUEMGN_PREPKT,\n\tRTW89_DBG_PORT_SEL_WDE_QUEMGN_NXTPKT,\n\tRTW89_DBG_PORT_SEL_WDE_QUEMGN_QLNKTBL,\n\tRTW89_DBG_PORT_SEL_WDE_QUEMGN_QEMPTY,\n\tRTW89_DBG_PORT_SEL_PLE_BUFMGN_FREEPG,\n\tRTW89_DBG_PORT_SEL_PLE_BUFMGN_QUOTA,\n\tRTW89_DBG_PORT_SEL_PLE_BUFMGN_PAGELLT,\n\tRTW89_DBG_PORT_SEL_PLE_BUFMGN_PKTINFO,\n\tRTW89_DBG_PORT_SEL_PLE_QUEMGN_PREPKT,\n\tRTW89_DBG_PORT_SEL_PLE_QUEMGN_NXTPKT,\n\tRTW89_DBG_PORT_SEL_PLE_QUEMGN_QLNKTBL,\n\tRTW89_DBG_PORT_SEL_PLE_QUEMGN_QEMPTY,\n\tRTW89_DBG_PORT_SEL_PKTINFO,\n\t \n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX0,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX1,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX2,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX3,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX4,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX5,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX6,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX7,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX8,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TX9,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TXA,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TXB,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TXC,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TXD,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TXE,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_TXF,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX0,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX1,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX3,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX4,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX5,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX6,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX7,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX8,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TX9,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TXA,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TXB,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_TXC,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_RX0,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_RX1,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_RX2,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_RX3,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_RX4,\n\tRTW89_DBG_PORT_SEL_DSPT_HDT_RX5,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_RX_P0,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_RX_P0_0,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_RX_P0_1,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_RX_P0_2,\n\tRTW89_DBG_PORT_SEL_DSPT_CDT_RX_P1,\n\tRTW89_DBG_PORT_SEL_DSPT_STF_CTRL,\n\tRTW89_DBG_PORT_SEL_DSPT_ADDR_CTRL,\n\tRTW89_DBG_PORT_SEL_DSPT_WDE_INTF,\n\tRTW89_DBG_PORT_SEL_DSPT_PLE_INTF,\n\tRTW89_DBG_PORT_SEL_DSPT_FLOW_CTRL,\n\t \n\tRTW89_DBG_PORT_SEL_PCIE_TXDMA,\n\tRTW89_DBG_PORT_SEL_PCIE_RXDMA,\n\tRTW89_DBG_PORT_SEL_PCIE_CVT,\n\tRTW89_DBG_PORT_SEL_PCIE_CXPL,\n\tRTW89_DBG_PORT_SEL_PCIE_IO,\n\tRTW89_DBG_PORT_SEL_PCIE_MISC,\n\tRTW89_DBG_PORT_SEL_PCIE_MISC2,\n\n\t \n\tRTW89_DBG_PORT_SEL_LAST,\n\tRTW89_DBG_PORT_SEL_MAX = RTW89_DBG_PORT_SEL_LAST,\n\tRTW89_DBG_PORT_SEL_INVALID = RTW89_DBG_PORT_SEL_LAST,\n};\n\n \n#define R_AX_INDIR_ACCESS_ENTRY 0x40000\n#define R_BE_INDIR_ACCESS_ENTRY 0x80000\n\n#define\tAXIDMA_BASE_ADDR\t\t0x18006000\n#define\tSTA_SCHED_BASE_ADDR\t\t0x18808000\n#define\tRXPLD_FLTR_CAM_BASE_ADDR\t0x18813000\n#define\tSECURITY_CAM_BASE_ADDR\t\t0x18814000\n#define\tWOW_CAM_BASE_ADDR\t\t0x18815000\n#define\tCMAC_TBL_BASE_ADDR\t\t0x18840000\n#define\tADDR_CAM_BASE_ADDR\t\t0x18850000\n#define\tBSSID_CAM_BASE_ADDR\t\t0x18853000\n#define\tBA_CAM_BASE_ADDR\t\t0x18854000\n#define\tBCN_IE_CAM0_BASE_ADDR\t\t0x18855000\n#define\tSHARED_BUF_BASE_ADDR\t\t0x18700000\n#define\tDMAC_TBL_BASE_ADDR\t\t0x18800000\n#define\tSHCUT_MACHDR_BASE_ADDR\t\t0x18800800\n#define\tBCN_IE_CAM1_BASE_ADDR\t\t0x188A0000\n#define\tTXD_FIFO_0_BASE_ADDR\t\t0x18856200\n#define\tTXD_FIFO_1_BASE_ADDR\t\t0x188A1080\n#define\tTXD_FIFO_0_BASE_ADDR_V1\t\t0x18856400  \n#define\tTXD_FIFO_1_BASE_ADDR_V1\t\t0x188A1080  \n#define\tTXDATA_FIFO_0_BASE_ADDR\t\t0x18856000\n#define\tTXDATA_FIFO_1_BASE_ADDR\t\t0x188A1000\n#define\tCPU_LOCAL_BASE_ADDR\t\t0x18003000\n\n#define WD_PAGE_BASE_ADDR_BE\t\t0x0\n#define CPU_LOCAL_BASE_ADDR_BE\t\t0x18003000\n#define AXIDMA_BASE_ADDR_BE\t\t0x18006000\n#define SHARED_BUF_BASE_ADDR_BE\t\t0x18700000\n#define DMAC_TBL_BASE_ADDR_BE\t\t0x18800000\n#define SHCUT_MACHDR_BASE_ADDR_BE\t0x18800800\n#define STA_SCHED_BASE_ADDR_BE\t\t0x18818000\n#define NAT25_CAM_BASE_ADDR_BE\t\t0x18820000\n#define RXPLD_FLTR_CAM_BASE_ADDR_BE\t0x18823000\n#define SEC_CAM_BASE_ADDR_BE\t\t0x18824000\n#define WOW_CAM_BASE_ADDR_BE\t\t0x18828000\n#define MLD_TBL_BASE_ADDR_BE\t\t0x18829000\n#define RX_CLSF_CAM_BASE_ADDR_BE\t0x1882A000\n#define CMAC_TBL_BASE_ADDR_BE\t\t0x18840000\n#define ADDR_CAM_BASE_ADDR_BE\t\t0x18850000\n#define BSSID_CAM_BASE_ADDR_BE\t\t0x18858000\n#define BA_CAM_BASE_ADDR_BE\t\t0x18859000\n#define BCN_IE_CAM0_BASE_ADDR_BE\t0x18860000\n#define TXDATA_FIFO_0_BASE_ADDR_BE\t0x18861000\n#define TXD_FIFO_0_BASE_ADDR_BE\t\t0x18862000\n#define BCN_IE_CAM1_BASE_ADDR_BE\t0x18880000\n#define TXDATA_FIFO_1_BASE_ADDR_BE\t0x18881000\n#define TXD_FIFO_1_BASE_ADDR_BE\t\t0x18881800\n#define DCPU_LOCAL_BASE_ADDR_BE\t\t0x19C02000\n\n#define CCTL_INFO_SIZE\t\t32\n\nenum rtw89_mac_mem_sel {\n\tRTW89_MAC_MEM_AXIDMA,\n\tRTW89_MAC_MEM_SHARED_BUF,\n\tRTW89_MAC_MEM_DMAC_TBL,\n\tRTW89_MAC_MEM_SHCUT_MACHDR,\n\tRTW89_MAC_MEM_STA_SCHED,\n\tRTW89_MAC_MEM_RXPLD_FLTR_CAM,\n\tRTW89_MAC_MEM_SECURITY_CAM,\n\tRTW89_MAC_MEM_WOW_CAM,\n\tRTW89_MAC_MEM_CMAC_TBL,\n\tRTW89_MAC_MEM_ADDR_CAM,\n\tRTW89_MAC_MEM_BA_CAM,\n\tRTW89_MAC_MEM_BCN_IE_CAM0,\n\tRTW89_MAC_MEM_BCN_IE_CAM1,\n\tRTW89_MAC_MEM_TXD_FIFO_0,\n\tRTW89_MAC_MEM_TXD_FIFO_1,\n\tRTW89_MAC_MEM_TXDATA_FIFO_0,\n\tRTW89_MAC_MEM_TXDATA_FIFO_1,\n\tRTW89_MAC_MEM_CPU_LOCAL,\n\tRTW89_MAC_MEM_BSSID_CAM,\n\tRTW89_MAC_MEM_TXD_FIFO_0_V1,\n\tRTW89_MAC_MEM_TXD_FIFO_1_V1,\n\tRTW89_MAC_MEM_WD_PAGE,\n\n\t \n\tRTW89_MAC_MEM_NUM,\n};\n\nenum rtw89_rpwm_req_pwr_state {\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_ACTIVE = 0,\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_BAND0_RFON = 1,\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_BAND1_RFON = 2,\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_BAND0_RFOFF = 3,\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_BAND1_RFOFF = 4,\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_CLK_GATED = 5,\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_PWR_GATED = 6,\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_HIOE_PWR_GATED = 7,\n\tRTW89_MAC_RPWM_REQ_PWR_STATE_MAX,\n};\n\nstruct rtw89_pwr_cfg {\n\tu16 addr;\n\tu8 cv_msk;\n\tu8 intf_msk;\n\tu8 base:4;\n\tu8 cmd:4;\n\tu8 msk;\n\tu8 val;\n};\n\nenum rtw89_mac_c2h_ofld_func {\n\tRTW89_MAC_C2H_FUNC_EFUSE_DUMP,\n\tRTW89_MAC_C2H_FUNC_READ_RSP,\n\tRTW89_MAC_C2H_FUNC_PKT_OFLD_RSP,\n\tRTW89_MAC_C2H_FUNC_BCN_RESEND,\n\tRTW89_MAC_C2H_FUNC_MACID_PAUSE,\n\tRTW89_MAC_C2H_FUNC_TSF32_TOGL_RPT = 0x6,\n\tRTW89_MAC_C2H_FUNC_SCANOFLD_RSP = 0x9,\n\tRTW89_MAC_C2H_FUNC_BCNFLTR_RPT = 0xd,\n\tRTW89_MAC_C2H_FUNC_OFLD_MAX,\n};\n\nenum rtw89_mac_c2h_info_func {\n\tRTW89_MAC_C2H_FUNC_REC_ACK,\n\tRTW89_MAC_C2H_FUNC_DONE_ACK,\n\tRTW89_MAC_C2H_FUNC_C2H_LOG,\n\tRTW89_MAC_C2H_FUNC_BCN_CNT,\n\tRTW89_MAC_C2H_FUNC_INFO_MAX,\n};\n\nenum rtw89_mac_c2h_mcc_func {\n\tRTW89_MAC_C2H_FUNC_MCC_RCV_ACK = 0,\n\tRTW89_MAC_C2H_FUNC_MCC_REQ_ACK = 1,\n\tRTW89_MAC_C2H_FUNC_MCC_TSF_RPT = 2,\n\tRTW89_MAC_C2H_FUNC_MCC_STATUS_RPT = 3,\n\n\tNUM_OF_RTW89_MAC_C2H_FUNC_MCC,\n};\n\nenum rtw89_mac_c2h_class {\n\tRTW89_MAC_C2H_CLASS_INFO,\n\tRTW89_MAC_C2H_CLASS_OFLD,\n\tRTW89_MAC_C2H_CLASS_TWT,\n\tRTW89_MAC_C2H_CLASS_WOW,\n\tRTW89_MAC_C2H_CLASS_MCC,\n\tRTW89_MAC_C2H_CLASS_FWDBG,\n\tRTW89_MAC_C2H_CLASS_MAX,\n};\n\nenum rtw89_mac_mcc_status {\n\tRTW89_MAC_MCC_ADD_ROLE_OK = 0,\n\tRTW89_MAC_MCC_START_GROUP_OK = 1,\n\tRTW89_MAC_MCC_STOP_GROUP_OK = 2,\n\tRTW89_MAC_MCC_DEL_GROUP_OK = 3,\n\tRTW89_MAC_MCC_RESET_GROUP_OK = 4,\n\tRTW89_MAC_MCC_SWITCH_CH_OK = 5,\n\tRTW89_MAC_MCC_TXNULL0_OK = 6,\n\tRTW89_MAC_MCC_TXNULL1_OK = 7,\n\n\tRTW89_MAC_MCC_SWITCH_EARLY = 10,\n\tRTW89_MAC_MCC_TBTT = 11,\n\tRTW89_MAC_MCC_DURATION_START = 12,\n\tRTW89_MAC_MCC_DURATION_END = 13,\n\n\tRTW89_MAC_MCC_ADD_ROLE_FAIL = 20,\n\tRTW89_MAC_MCC_START_GROUP_FAIL = 21,\n\tRTW89_MAC_MCC_STOP_GROUP_FAIL = 22,\n\tRTW89_MAC_MCC_DEL_GROUP_FAIL = 23,\n\tRTW89_MAC_MCC_RESET_GROUP_FAIL = 24,\n\tRTW89_MAC_MCC_SWITCH_CH_FAIL = 25,\n\tRTW89_MAC_MCC_TXNULL0_FAIL = 26,\n\tRTW89_MAC_MCC_TXNULL1_FAIL = 27,\n};\n\nstruct rtw89_mac_ax_coex {\n#define RTW89_MAC_AX_COEX_RTK_MODE 0\n#define RTW89_MAC_AX_COEX_CSR_MODE 1\n\tu8 pta_mode;\n#define RTW89_MAC_AX_COEX_INNER 0\n#define RTW89_MAC_AX_COEX_OUTPUT 1\n#define RTW89_MAC_AX_COEX_INPUT 2\n\tu8 direction;\n};\n\nstruct rtw89_mac_ax_plt {\n#define RTW89_MAC_AX_PLT_LTE_RX BIT(0)\n#define RTW89_MAC_AX_PLT_GNT_BT_TX BIT(1)\n#define RTW89_MAC_AX_PLT_GNT_BT_RX BIT(2)\n#define RTW89_MAC_AX_PLT_GNT_WL BIT(3)\n\tu8 band;\n\tu8 tx;\n\tu8 rx;\n};\n\nenum rtw89_mac_bf_rrsc_rate {\n\tRTW89_MAC_BF_RRSC_6M = 0,\n\tRTW89_MAC_BF_RRSC_9M = 1,\n\tRTW89_MAC_BF_RRSC_12M,\n\tRTW89_MAC_BF_RRSC_18M,\n\tRTW89_MAC_BF_RRSC_24M,\n\tRTW89_MAC_BF_RRSC_36M,\n\tRTW89_MAC_BF_RRSC_48M,\n\tRTW89_MAC_BF_RRSC_54M,\n\tRTW89_MAC_BF_RRSC_HT_MSC0,\n\tRTW89_MAC_BF_RRSC_HT_MSC1,\n\tRTW89_MAC_BF_RRSC_HT_MSC2,\n\tRTW89_MAC_BF_RRSC_HT_MSC3,\n\tRTW89_MAC_BF_RRSC_HT_MSC4,\n\tRTW89_MAC_BF_RRSC_HT_MSC5,\n\tRTW89_MAC_BF_RRSC_HT_MSC6,\n\tRTW89_MAC_BF_RRSC_HT_MSC7,\n\tRTW89_MAC_BF_RRSC_VHT_MSC0,\n\tRTW89_MAC_BF_RRSC_VHT_MSC1,\n\tRTW89_MAC_BF_RRSC_VHT_MSC2,\n\tRTW89_MAC_BF_RRSC_VHT_MSC3,\n\tRTW89_MAC_BF_RRSC_VHT_MSC4,\n\tRTW89_MAC_BF_RRSC_VHT_MSC5,\n\tRTW89_MAC_BF_RRSC_VHT_MSC6,\n\tRTW89_MAC_BF_RRSC_VHT_MSC7,\n\tRTW89_MAC_BF_RRSC_HE_MSC0,\n\tRTW89_MAC_BF_RRSC_HE_MSC1,\n\tRTW89_MAC_BF_RRSC_HE_MSC2,\n\tRTW89_MAC_BF_RRSC_HE_MSC3,\n\tRTW89_MAC_BF_RRSC_HE_MSC4,\n\tRTW89_MAC_BF_RRSC_HE_MSC5,\n\tRTW89_MAC_BF_RRSC_HE_MSC6,\n\tRTW89_MAC_BF_RRSC_HE_MSC7 = 31,\n\tRTW89_MAC_BF_RRSC_MAX = 32\n};\n\n#define RTW89_R32_EA\t\t0xEAEAEAEA\n#define RTW89_R32_DEAD\t\t0xDEADBEEF\n#define MAC_REG_POOL_COUNT\t10\n#define ACCESS_CMAC(_addr) \\\n\t({typeof(_addr) __addr = (_addr); \\\n\t  __addr >= R_AX_CMAC_REG_START && __addr <= R_AX_CMAC_REG_END; })\n#define RTW89_MAC_AX_BAND_REG_OFFSET 0x2000\n#define RTW89_MAC_BE_BAND_REG_OFFSET 0x4000\n\n#define PTCL_IDLE_POLL_CNT\t10000\n#define SW_CVR_DUR_US\t8\n#define SW_CVR_CNT\t8\n\n#define DLE_BOUND_UNIT (8 * 1024)\n#define DLE_WAIT_CNT 2000\n#define TRXCFG_WAIT_CNT\t2000\n\n#define RTW89_WDE_PG_64\t\t64\n#define RTW89_WDE_PG_128\t128\n#define RTW89_WDE_PG_256\t256\n\n#define S_AX_WDE_PAGE_SEL_64\t0\n#define S_AX_WDE_PAGE_SEL_128\t1\n#define S_AX_WDE_PAGE_SEL_256\t2\n\n#define RTW89_PLE_PG_64\t\t64\n#define RTW89_PLE_PG_128\t128\n#define RTW89_PLE_PG_256\t256\n\n#define S_AX_PLE_PAGE_SEL_64\t0\n#define S_AX_PLE_PAGE_SEL_128\t1\n#define S_AX_PLE_PAGE_SEL_256\t2\n\n#define B_CMAC0_MGQ_NORMAL\tBIT(2)\n#define B_CMAC0_MGQ_NO_PWRSAV\tBIT(3)\n#define B_CMAC0_CPUMGQ\t\tBIT(4)\n#define B_CMAC1_MGQ_NORMAL\tBIT(10)\n#define B_CMAC1_MGQ_NO_PWRSAV\tBIT(11)\n#define B_CMAC1_CPUMGQ\t\tBIT(12)\n\n#define QEMP_ACQ_GRP_MACID_NUM\t8\n#define QEMP_ACQ_GRP_QSEL_SH\t4\n#define QEMP_ACQ_GRP_QSEL_MASK\t0xF\n\n#define SDIO_LOCAL_BASE_ADDR    0x80000000\n\n#define\tPWR_CMD_WRITE\t\t0\n#define\tPWR_CMD_POLL\t\t1\n#define\tPWR_CMD_DELAY\t\t2\n#define\tPWR_CMD_END\t\t3\n\n#define\tPWR_INTF_MSK_SDIO\tBIT(0)\n#define\tPWR_INTF_MSK_USB\tBIT(1)\n#define\tPWR_INTF_MSK_PCIE\tBIT(2)\n#define\tPWR_INTF_MSK_ALL\t0x7\n\n#define PWR_BASE_MAC\t\t0\n#define PWR_BASE_USB\t\t1\n#define PWR_BASE_PCIE\t\t2\n#define PWR_BASE_SDIO\t\t3\n\n#define\tPWR_CV_MSK_A\t\tBIT(0)\n#define\tPWR_CV_MSK_B\t\tBIT(1)\n#define\tPWR_CV_MSK_C\t\tBIT(2)\n#define\tPWR_CV_MSK_D\t\tBIT(3)\n#define\tPWR_CV_MSK_E\t\tBIT(4)\n#define\tPWR_CV_MSK_F\t\tBIT(5)\n#define\tPWR_CV_MSK_G\t\tBIT(6)\n#define\tPWR_CV_MSK_TEST\t\tBIT(7)\n#define\tPWR_CV_MSK_ALL\t\t0xFF\n\n#define\tPWR_DELAY_US\t\t0\n#define\tPWR_DELAY_MS\t\t1\n\n \n#define SS_MACID_SH\t\t8\n#define SS_TX_LEN_MSK\t\t0x1FFFFF\n#define SS_CTRL1_R_TX_LEN\t5\n#define SS_CTRL1_R_NEXT_LINK\t20\n#define SS_LINK_SIZE\t\t256\n\n \n#define TMAC_DBG_SEL_C0 0xA5\n#define RMAC_DBG_SEL_C0 0xA6\n#define TRXPTCL_DBG_SEL_C0 0xA7\n#define TMAC_DBG_SEL_C1 0xB5\n#define RMAC_DBG_SEL_C1 0xB6\n#define TRXPTCL_DBG_SEL_C1 0xB7\n#define FW_PROG_CNTR_DBG_SEL 0xF2\n#define PCIE_TXDMA_DBG_SEL 0x30\n#define PCIE_RXDMA_DBG_SEL 0x31\n#define PCIE_CVT_DBG_SEL 0x32\n#define PCIE_CXPL_DBG_SEL 0x33\n#define PCIE_IO_DBG_SEL 0x37\n#define PCIE_MISC_DBG_SEL 0x38\n#define PCIE_MISC2_DBG_SEL 0x00\n#define MAC_DBG_SEL 1\n#define RMAC_CMAC_DBG_SEL 1\n\n \n#define TRXPTRL_DBG_SEL_TMAC 0\n#define TRXPTRL_DBG_SEL_RMAC 1\n\nstruct rtw89_cpuio_ctrl {\n\tu16 pkt_num;\n\tu16 start_pktid;\n\tu16 end_pktid;\n\tu8 cmd_type;\n\tu8 macid;\n\tu8 src_pid;\n\tu8 src_qid;\n\tu8 dst_pid;\n\tu8 dst_qid;\n\tu16 pktid;\n};\n\nstruct rtw89_mac_dbg_port_info {\n\tu32 sel_addr;\n\tu8 sel_byte;\n\tu32 sel_msk;\n\tu32 srt;\n\tu32 end;\n\tu32 rd_addr;\n\tu8 rd_byte;\n\tu32 rd_msk;\n};\n\n#define QLNKTBL_ADDR_INFO_SEL BIT(0)\n#define QLNKTBL_ADDR_INFO_SEL_0 0\n#define QLNKTBL_ADDR_INFO_SEL_1 1\n#define QLNKTBL_ADDR_TBL_IDX_MASK GENMASK(10, 1)\n#define QLNKTBL_DATA_SEL1_PKT_CNT_MASK GENMASK(11, 0)\n\nstruct rtw89_mac_dle_dfi_ctrl {\n\tenum rtw89_mac_dle_ctrl_type type;\n\tu32 target;\n\tu32 addr;\n\tu32 out_data;\n};\n\nstruct rtw89_mac_dle_dfi_quota {\n\tenum rtw89_mac_dle_ctrl_type dle_type;\n\tu32 qtaid;\n\tu16 rsv_pgnum;\n\tu16 use_pgnum;\n};\n\nstruct rtw89_mac_dle_dfi_qempty {\n\tenum rtw89_mac_dle_ctrl_type dle_type;\n\tu32 grpsel;\n\tu32 qempty;\n};\n\nenum rtw89_mac_error_scenario {\n\tRTW89_RXI300_ERROR\t\t= 1,\n\tRTW89_WCPU_CPU_EXCEPTION\t= 2,\n\tRTW89_WCPU_ASSERTION\t\t= 3,\n};\n\n#define RTW89_ERROR_SCENARIO(__err) ((__err) >> 28)\n\n \nenum mac_ax_err_info {\n\t \n\n\t \n\tMAC_AX_ERR_L0_ERR_CMAC0 = 0x0001,\n\tMAC_AX_ERR_L0_ERR_CMAC1 = 0x0002,\n\tMAC_AX_ERR_L0_RESET_DONE = 0x0003,\n\tMAC_AX_ERR_L0_PROMOTE_TO_L1 = 0x0010,\n\n\t \n\tMAC_AX_ERR_L1_PREERR_DMAC = 0x999,\n\tMAC_AX_ERR_L1_ERR_DMAC = 0x1000,\n\tMAC_AX_ERR_L1_RESET_DISABLE_DMAC_DONE = 0x1001,\n\tMAC_AX_ERR_L1_RESET_RECOVERY_DONE = 0x1002,\n\tMAC_AX_ERR_L1_PROMOTE_TO_L2 = 0x1010,\n\tMAC_AX_ERR_L1_RCVY_STOP_DONE = 0x1011,\n\n\t \n\t \n\tMAC_AX_ERR_L2_ERR_AH_DMA = 0x2000,\n\tMAC_AX_ERR_L2_ERR_AH_HCI = 0x2010,\n\tMAC_AX_ERR_L2_ERR_AH_RLX4081 = 0x2020,\n\tMAC_AX_ERR_L2_ERR_AH_IDDMA = 0x2030,\n\tMAC_AX_ERR_L2_ERR_AH_HIOE = 0x2040,\n\tMAC_AX_ERR_L2_ERR_AH_IPSEC = 0x2050,\n\tMAC_AX_ERR_L2_ERR_AH_RX4281 = 0x2060,\n\tMAC_AX_ERR_L2_ERR_AH_OTHERS = 0x2070,\n\n\t \n\tMAC_AX_ERR_L2_ERR_AHB_TO_DMA = 0x2100,\n\tMAC_AX_ERR_L2_ERR_AHB_TO_HCI = 0x2110,\n\tMAC_AX_ERR_L2_ERR_AHB_TO_RLX4081 = 0x2120,\n\tMAC_AX_ERR_L2_ERR_AHB_TO_IDDMA = 0x2130,\n\tMAC_AX_ERR_L2_ERR_AHB_TO_HIOE = 0x2140,\n\tMAC_AX_ERR_L2_ERR_AHB_TO_IPSEC = 0x2150,\n\tMAC_AX_ERR_L2_ERR_AHB_TO_RX4281 = 0x2160,\n\tMAC_AX_ERR_L2_ERR_AHB_TO_OTHERS = 0x2170,\n\n\t \n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WVA = 0x2200,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_UART = 0x2201,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_CPULOCAL = 0x2202,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_AXIDMA = 0x2203,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_HIOE = 0x2204,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_IDDMA = 0x2205,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_IPSEC = 0x2206,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WON = 0x2207,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WDMAC = 0x2208,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WCMAC = 0x2209,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_OTHERS = 0x220A,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WVA = 0x2210,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_UART = 0x2211,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_CPULOCAL = 0x2212,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_AXIDMA = 0x2213,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_HIOE = 0x2214,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_IDDMA = 0x2215,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_IPSEC = 0x2216,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WDMAC = 0x2218,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WCMAC = 0x2219,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_OTHERS = 0x221A,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WVA = 0x2220,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_UART = 0x2221,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_CPULOCAL = 0x2222,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_AXIDMA = 0x2223,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_HIOE = 0x2224,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_IDDMA = 0x2225,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_IPSEC = 0x2226,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WON = 0x2227,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WDMAC = 0x2228,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WCMAC = 0x2229,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_OTHERS = 0x222A,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WVA = 0x2230,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_UART = 0x2231,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_CPULOCAL = 0x2232,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_AXIDMA = 0x2233,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_HIOE = 0x2234,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_IDDMA = 0x2235,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_IPSEC = 0x2236,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WON = 0x2237,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WDMAC = 0x2238,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WCMAC = 0x2239,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_OTHERS = 0x223A,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WVA = 0x2240,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_UART = 0x2241,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_CPULOCAL = 0x2242,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_AXIDMA = 0x2243,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_HIOE = 0x2244,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_IDDMA = 0x2245,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_IPSEC = 0x2246,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WON = 0x2247,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WDMAC = 0x2248,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WCMAC = 0x2249,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_OTHERS = 0x224A,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WVA = 0x2250,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_UART = 0x2251,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_CPULOCAL = 0x2252,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_AXIDMA = 0x2253,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_HIOE = 0x2254,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_IDDMA = 0x2255,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_IPSEC = 0x2256,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WON = 0x2257,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WDMAC = 0x2258,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WCMAC = 0x2259,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_OTHERS = 0x225A,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WVA = 0x2260,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_UART = 0x2261,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_CPULOCAL = 0x2262,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_AXIDMA = 0x2263,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_HIOE = 0x2264,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_IDDMA = 0x2265,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_IPSEC = 0x2266,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WON = 0x2267,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WDMAC = 0x2268,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WCMAC = 0x2269,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_OTHERS = 0x226A,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WVA = 0x2270,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_UART = 0x2271,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_CPULOCAL = 0x2272,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_AXIDMA = 0x2273,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_HIOE = 0x2274,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_IDDMA = 0x2275,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_IPSEC = 0x2276,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WON = 0x2277,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WDMAC = 0x2278,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WCMAC = 0x2279,\n\tMAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_OTHERS = 0x227A,\n\n\t \n\tMAC_AX_ERR_L2_ERR_APB_BBRF_TO_DMA = 0x2300,\n\tMAC_AX_ERR_L2_ERR_APB_BBRF_TO_HCI = 0x2310,\n\tMAC_AX_ERR_L2_ERR_APB_BBRF_TO_RLX4081 = 0x2320,\n\tMAC_AX_ERR_L2_ERR_APB_BBRF_TO_IDDMA = 0x2330,\n\tMAC_AX_ERR_L2_ERR_APB_BBRF_TO_HIOE = 0x2340,\n\tMAC_AX_ERR_L2_ERR_APB_BBRF_TO_IPSEC = 0x2350,\n\tMAC_AX_ERR_L2_ERR_APB_BBRF_TO_RX4281 = 0x2360,\n\tMAC_AX_ERR_L2_ERR_APB_BBRF_TO_OTHERS = 0x2370,\n\tMAC_AX_ERR_L2_RESET_DONE = 0x2400,\n\tMAC_AX_ERR_L2_ERR_WDT_TIMEOUT_INT = 0x2599,\n\tMAC_AX_ERR_CPU_EXCEPTION = 0x3000,\n\tMAC_AX_ERR_ASSERTION = 0x4000,\n\tMAC_AX_ERR_RXI300 = 0x5000,\n\tMAC_AX_GET_ERR_MAX,\n\tMAC_AX_DUMP_SHAREBUFF_INDICATOR = 0x80000000,\n\n\t \n\tMAC_AX_ERR_L1_DISABLE_EN = 0x0001,\n\tMAC_AX_ERR_L1_RCVY_EN = 0x0002,\n\tMAC_AX_ERR_L1_RCVY_STOP_REQ = 0x0003,\n\tMAC_AX_ERR_L1_RCVY_START_REQ = 0x0004,\n\tMAC_AX_ERR_L1_RESET_START_DMAC = 0x000A,\n\tMAC_AX_ERR_L0_CFG_NOTIFY = 0x0010,\n\tMAC_AX_ERR_L0_CFG_DIS_NOTIFY = 0x0011,\n\tMAC_AX_ERR_L0_CFG_HANDSHAKE = 0x0012,\n\tMAC_AX_ERR_L0_RCVY_EN = 0x0013,\n\tMAC_AX_SET_ERR_MAX,\n};\n\nstruct rtw89_mac_size_set {\n\tconst struct rtw89_hfc_prec_cfg hfc_preccfg_pcie;\n\tconst struct rtw89_dle_size wde_size0;\n\tconst struct rtw89_dle_size wde_size4;\n\tconst struct rtw89_dle_size wde_size6;\n\tconst struct rtw89_dle_size wde_size7;\n\tconst struct rtw89_dle_size wde_size9;\n\tconst struct rtw89_dle_size wde_size18;\n\tconst struct rtw89_dle_size wde_size19;\n\tconst struct rtw89_dle_size ple_size0;\n\tconst struct rtw89_dle_size ple_size4;\n\tconst struct rtw89_dle_size ple_size6;\n\tconst struct rtw89_dle_size ple_size8;\n\tconst struct rtw89_dle_size ple_size18;\n\tconst struct rtw89_dle_size ple_size19;\n\tconst struct rtw89_wde_quota wde_qt0;\n\tconst struct rtw89_wde_quota wde_qt4;\n\tconst struct rtw89_wde_quota wde_qt6;\n\tconst struct rtw89_wde_quota wde_qt7;\n\tconst struct rtw89_wde_quota wde_qt17;\n\tconst struct rtw89_wde_quota wde_qt18;\n\tconst struct rtw89_ple_quota ple_qt4;\n\tconst struct rtw89_ple_quota ple_qt5;\n\tconst struct rtw89_ple_quota ple_qt13;\n\tconst struct rtw89_ple_quota ple_qt18;\n\tconst struct rtw89_ple_quota ple_qt44;\n\tconst struct rtw89_ple_quota ple_qt45;\n\tconst struct rtw89_ple_quota ple_qt46;\n\tconst struct rtw89_ple_quota ple_qt47;\n\tconst struct rtw89_ple_quota ple_qt58;\n\tconst struct rtw89_ple_quota ple_qt_52a_wow;\n\tconst struct rtw89_ple_quota ple_qt_52b_wow;\n\tconst struct rtw89_ple_quota ple_qt_51b_wow;\n};\n\nextern const struct rtw89_mac_size_set rtw89_mac_size;\n\nstruct rtw89_mac_gen_def {\n\tu32 band1_offset;\n\tu32 filter_model_addr;\n\tu32 indir_access_addr;\n\tconst u32 *mem_base_addrs;\n\tu32 rx_fltr;\n};\n\nextern const struct rtw89_mac_gen_def rtw89_mac_gen_ax;\nextern const struct rtw89_mac_gen_def rtw89_mac_gen_be;\n\nstatic inline\nu32 rtw89_mac_reg_by_idx(struct rtw89_dev *rtwdev, u32 reg_base, u8 band)\n{\n\tconst struct rtw89_mac_gen_def *mac = rtwdev->chip->mac_def;\n\n\treturn band == 0 ? reg_base : (reg_base + mac->band1_offset);\n}\n\nstatic inline\nu32 rtw89_mac_reg_by_port(struct rtw89_dev *rtwdev, u32 base, u8 port, u8 mac_idx)\n{\n\treturn rtw89_mac_reg_by_idx(rtwdev, base + port * 0x40, mac_idx);\n}\n\nstatic inline u32\nrtw89_read32_port(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif, u32 base)\n{\n\tu32 reg;\n\n\treg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif->port, rtwvif->mac_idx);\n\treturn rtw89_read32(rtwdev, reg);\n}\n\nstatic inline u32\nrtw89_read32_port_mask(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t       u32 base, u32 mask)\n{\n\tu32 reg;\n\n\treg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif->port, rtwvif->mac_idx);\n\treturn rtw89_read32_mask(rtwdev, reg, mask);\n}\n\nstatic inline void\nrtw89_write32_port(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif, u32 base,\n\t\t   u32 data)\n{\n\tu32 reg;\n\n\treg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif->port, rtwvif->mac_idx);\n\trtw89_write32(rtwdev, reg, data);\n}\n\nstatic inline void\nrtw89_write32_port_mask(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\tu32 base, u32 mask, u32 data)\n{\n\tu32 reg;\n\n\treg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif->port, rtwvif->mac_idx);\n\trtw89_write32_mask(rtwdev, reg, mask, data);\n}\n\nstatic inline void\nrtw89_write16_port_mask(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\tu32 base, u32 mask, u16 data)\n{\n\tu32 reg;\n\n\treg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif->port, rtwvif->mac_idx);\n\trtw89_write16_mask(rtwdev, reg, mask, data);\n}\n\nstatic inline void\nrtw89_write32_port_clr(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t       u32 base, u32 bit)\n{\n\tu32 reg;\n\n\treg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif->port, rtwvif->mac_idx);\n\trtw89_write32_clr(rtwdev, reg, bit);\n}\n\nstatic inline void\nrtw89_write16_port_clr(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t       u32 base, u16 bit)\n{\n\tu32 reg;\n\n\treg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif->port, rtwvif->mac_idx);\n\trtw89_write16_clr(rtwdev, reg, bit);\n}\n\nstatic inline void\nrtw89_write32_port_set(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t       u32 base, u32 bit)\n{\n\tu32 reg;\n\n\treg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif->port, rtwvif->mac_idx);\n\trtw89_write32_set(rtwdev, reg, bit);\n}\n\nvoid rtw89_mac_pwr_off(struct rtw89_dev *rtwdev);\nint rtw89_mac_partial_init(struct rtw89_dev *rtwdev);\nint rtw89_mac_init(struct rtw89_dev *rtwdev);\nint rtw89_mac_check_mac_en(struct rtw89_dev *rtwdev, u8 band,\n\t\t\t   enum rtw89_mac_hwmod_sel sel);\nint rtw89_mac_write_lte(struct rtw89_dev *rtwdev, const u32 offset, u32 val);\nint rtw89_mac_read_lte(struct rtw89_dev *rtwdev, const u32 offset, u32 *val);\nint rtw89_mac_add_vif(struct rtw89_dev *rtwdev, struct rtw89_vif *vif);\nint rtw89_mac_port_update(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif);\nvoid rtw89_mac_port_tsf_sync(struct rtw89_dev *rtwdev,\n\t\t\t     struct rtw89_vif *rtwvif,\n\t\t\t     struct rtw89_vif *rtwvif_src,\n\t\t\t     u16 offset_tu);\nint rtw89_mac_port_get_tsf(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\t   u64 *tsf);\nvoid rtw89_mac_set_he_obss_narrow_bw_ru(struct rtw89_dev *rtwdev,\n\t\t\t\t\tstruct ieee80211_vif *vif);\nvoid rtw89_mac_stop_ap(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif);\nint rtw89_mac_remove_vif(struct rtw89_dev *rtwdev, struct rtw89_vif *vif);\nvoid rtw89_mac_disable_cpu(struct rtw89_dev *rtwdev);\nint rtw89_mac_enable_cpu(struct rtw89_dev *rtwdev, u8 boot_reason, bool dlfw);\nint rtw89_mac_enable_bb_rf(struct rtw89_dev *rtwdev);\nint rtw89_mac_disable_bb_rf(struct rtw89_dev *rtwdev);\n\nstatic inline int rtw89_chip_enable_bb_rf(struct rtw89_dev *rtwdev)\n{\n\tconst struct rtw89_chip_info *chip = rtwdev->chip;\n\n\treturn chip->ops->enable_bb_rf(rtwdev);\n}\n\nstatic inline int rtw89_chip_disable_bb_rf(struct rtw89_dev *rtwdev)\n{\n\tconst struct rtw89_chip_info *chip = rtwdev->chip;\n\n\treturn chip->ops->disable_bb_rf(rtwdev);\n}\n\nu32 rtw89_mac_get_err_status(struct rtw89_dev *rtwdev);\nint rtw89_mac_set_err_status(struct rtw89_dev *rtwdev, u32 err);\nbool rtw89_mac_c2h_chk_atomic(struct rtw89_dev *rtwdev, u8 class, u8 func);\nvoid rtw89_mac_c2h_handle(struct rtw89_dev *rtwdev, struct sk_buff *skb,\n\t\t\t  u32 len, u8 class, u8 func);\nint rtw89_mac_setup_phycap(struct rtw89_dev *rtwdev);\nint rtw89_mac_stop_sch_tx(struct rtw89_dev *rtwdev, u8 mac_idx,\n\t\t\t  u32 *tx_en, enum rtw89_sch_tx_sel sel);\nint rtw89_mac_stop_sch_tx_v1(struct rtw89_dev *rtwdev, u8 mac_idx,\n\t\t\t     u32 *tx_en, enum rtw89_sch_tx_sel sel);\nint rtw89_mac_resume_sch_tx(struct rtw89_dev *rtwdev, u8 mac_idx, u32 tx_en);\nint rtw89_mac_resume_sch_tx_v1(struct rtw89_dev *rtwdev, u8 mac_idx, u32 tx_en);\nint rtw89_mac_cfg_ppdu_status(struct rtw89_dev *rtwdev, u8 mac_ids, bool enable);\nvoid rtw89_mac_update_rts_threshold(struct rtw89_dev *rtwdev, u8 mac_idx);\nvoid rtw89_mac_flush_txq(struct rtw89_dev *rtwdev, u32 queues, bool drop);\nint rtw89_mac_coex_init(struct rtw89_dev *rtwdev, const struct rtw89_mac_ax_coex *coex);\nint rtw89_mac_coex_init_v1(struct rtw89_dev *rtwdev,\n\t\t\t   const struct rtw89_mac_ax_coex *coex);\nint rtw89_mac_cfg_gnt(struct rtw89_dev *rtwdev,\n\t\t      const struct rtw89_mac_ax_coex_gnt *gnt_cfg);\nint rtw89_mac_cfg_gnt_v1(struct rtw89_dev *rtwdev,\n\t\t\t const struct rtw89_mac_ax_coex_gnt *gnt_cfg);\nint rtw89_mac_cfg_plt(struct rtw89_dev *rtwdev, struct rtw89_mac_ax_plt *plt);\nu16 rtw89_mac_get_plt_cnt(struct rtw89_dev *rtwdev, u8 band);\nvoid rtw89_mac_cfg_sb(struct rtw89_dev *rtwdev, u32 val);\nu32 rtw89_mac_get_sb(struct rtw89_dev *rtwdev);\nbool rtw89_mac_get_ctrl_path(struct rtw89_dev *rtwdev);\nint rtw89_mac_cfg_ctrl_path(struct rtw89_dev *rtwdev, bool wl);\nint rtw89_mac_cfg_ctrl_path_v1(struct rtw89_dev *rtwdev, bool wl);\nbool rtw89_mac_get_txpwr_cr(struct rtw89_dev *rtwdev,\n\t\t\t    enum rtw89_phy_idx phy_idx,\n\t\t\t    u32 reg_base, u32 *cr);\nvoid rtw89_mac_power_mode_change(struct rtw89_dev *rtwdev, bool enter);\nvoid rtw89_mac_notify_wake(struct rtw89_dev *rtwdev);\nvoid rtw89_mac_bf_assoc(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\tstruct ieee80211_sta *sta);\nvoid rtw89_mac_bf_disassoc(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\t   struct ieee80211_sta *sta);\nvoid rtw89_mac_bf_set_gid_table(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\t\tstruct ieee80211_bss_conf *conf);\nvoid rtw89_mac_bf_monitor_calc(struct rtw89_dev *rtwdev,\n\t\t\t       struct ieee80211_sta *sta, bool disconnect);\nvoid _rtw89_mac_bf_monitor_track(struct rtw89_dev *rtwdev);\nint rtw89_mac_vif_init(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif);\nint rtw89_mac_vif_deinit(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif);\nint rtw89_mac_set_hw_muedca_ctrl(struct rtw89_dev *rtwdev,\n\t\t\t\t struct rtw89_vif *rtwvif, bool en);\nint rtw89_mac_set_macid_pause(struct rtw89_dev *rtwdev, u8 macid, bool pause);\n\nstatic inline void rtw89_mac_bf_monitor_track(struct rtw89_dev *rtwdev)\n{\n\tif (!test_bit(RTW89_FLAG_BFEE_MON, rtwdev->flags))\n\t\treturn;\n\n\t_rtw89_mac_bf_monitor_track(rtwdev);\n}\n\nstatic inline int rtw89_mac_txpwr_read32(struct rtw89_dev *rtwdev,\n\t\t\t\t\t enum rtw89_phy_idx phy_idx,\n\t\t\t\t\t u32 reg_base, u32 *val)\n{\n\tu32 cr;\n\n\tif (!rtw89_mac_get_txpwr_cr(rtwdev, phy_idx, reg_base, &cr))\n\t\treturn -EINVAL;\n\n\t*val = rtw89_read32(rtwdev, cr);\n\treturn 0;\n}\n\nstatic inline int rtw89_mac_txpwr_write32(struct rtw89_dev *rtwdev,\n\t\t\t\t\t  enum rtw89_phy_idx phy_idx,\n\t\t\t\t\t  u32 reg_base, u32 val)\n{\n\tu32 cr;\n\n\tif (!rtw89_mac_get_txpwr_cr(rtwdev, phy_idx, reg_base, &cr))\n\t\treturn -EINVAL;\n\n\trtw89_write32(rtwdev, cr, val);\n\treturn 0;\n}\n\nstatic inline int rtw89_mac_txpwr_write32_mask(struct rtw89_dev *rtwdev,\n\t\t\t\t\t       enum rtw89_phy_idx phy_idx,\n\t\t\t\t\t       u32 reg_base, u32 mask, u32 val)\n{\n\tu32 cr;\n\n\tif (!rtw89_mac_get_txpwr_cr(rtwdev, phy_idx, reg_base, &cr))\n\t\treturn -EINVAL;\n\n\trtw89_write32_mask(rtwdev, cr, mask, val);\n\treturn 0;\n}\n\nstatic inline void rtw89_mac_ctrl_hci_dma_tx(struct rtw89_dev *rtwdev,\n\t\t\t\t\t     bool enable)\n{\n\tconst struct rtw89_chip_info *chip = rtwdev->chip;\n\n\tif (enable)\n\t\trtw89_write32_set(rtwdev, chip->hci_func_en_addr,\n\t\t\t\t  B_AX_HCI_TXDMA_EN);\n\telse\n\t\trtw89_write32_clr(rtwdev, chip->hci_func_en_addr,\n\t\t\t\t  B_AX_HCI_TXDMA_EN);\n}\n\nstatic inline void rtw89_mac_ctrl_hci_dma_rx(struct rtw89_dev *rtwdev,\n\t\t\t\t\t     bool enable)\n{\n\tconst struct rtw89_chip_info *chip = rtwdev->chip;\n\n\tif (enable)\n\t\trtw89_write32_set(rtwdev, chip->hci_func_en_addr,\n\t\t\t\t  B_AX_HCI_RXDMA_EN);\n\telse\n\t\trtw89_write32_clr(rtwdev, chip->hci_func_en_addr,\n\t\t\t\t  B_AX_HCI_RXDMA_EN);\n}\n\nstatic inline void rtw89_mac_ctrl_hci_dma_trx(struct rtw89_dev *rtwdev,\n\t\t\t\t\t      bool enable)\n{\n\tconst struct rtw89_chip_info *chip = rtwdev->chip;\n\n\tif (enable)\n\t\trtw89_write32_set(rtwdev, chip->hci_func_en_addr,\n\t\t\t\t  B_AX_HCI_TXDMA_EN | B_AX_HCI_RXDMA_EN);\n\telse\n\t\trtw89_write32_clr(rtwdev, chip->hci_func_en_addr,\n\t\t\t\t  B_AX_HCI_TXDMA_EN | B_AX_HCI_RXDMA_EN);\n}\n\nstatic inline bool rtw89_mac_get_power_state(struct rtw89_dev *rtwdev)\n{\n\tu32 val;\n\n\tval = rtw89_read32_mask(rtwdev, R_AX_IC_PWR_STATE,\n\t\t\t\tB_AX_WLMAC_PWR_STE_MASK);\n\n\treturn !!val;\n}\n\nint rtw89_mac_set_tx_time(struct rtw89_dev *rtwdev, struct rtw89_sta *rtwsta,\n\t\t\t  bool resume, u32 tx_time);\nint rtw89_mac_get_tx_time(struct rtw89_dev *rtwdev, struct rtw89_sta *rtwsta,\n\t\t\t  u32 *tx_time);\nint rtw89_mac_set_tx_retry_limit(struct rtw89_dev *rtwdev,\n\t\t\t\t struct rtw89_sta *rtwsta,\n\t\t\t\t bool resume, u8 tx_retry);\nint rtw89_mac_get_tx_retry_limit(struct rtw89_dev *rtwdev,\n\t\t\t\t struct rtw89_sta *rtwsta, u8 *tx_retry);\n\nenum rtw89_mac_xtal_si_offset {\n\tXTAL0 = 0x0,\n\tXTAL3 = 0x3,\n\tXTAL_SI_XTAL_SC_XI = 0x04,\n#define XTAL_SC_XI_MASK\t\tGENMASK(7, 0)\n\tXTAL_SI_XTAL_SC_XO = 0x05,\n#define XTAL_SC_XO_MASK\t\tGENMASK(7, 0)\n\tXTAL_SI_PWR_CUT = 0x10,\n#define XTAL_SI_SMALL_PWR_CUT\tBIT(0)\n#define XTAL_SI_BIG_PWR_CUT\tBIT(1)\n\tXTAL_SI_XTAL_DRV = 0x15,\n#define XTAL_SI_DRV_LATCH\tBIT(4)\n\tXTAL_SI_XTAL_XMD_2 = 0x24,\n#define XTAL_SI_LDO_LPS\t\tGENMASK(6, 4)\n\tXTAL_SI_XTAL_XMD_4 = 0x26,\n#define XTAL_SI_LPS_CAP\t\tGENMASK(3, 0)\n\tXTAL_SI_CV = 0x41,\n#define XTAL_SI_ACV_MASK\tGENMASK(3, 0)\n\tXTAL_SI_LOW_ADDR = 0x62,\n#define XTAL_SI_LOW_ADDR_MASK\tGENMASK(7, 0)\n\tXTAL_SI_CTRL = 0x63,\n#define XTAL_SI_MODE_SEL_MASK\tGENMASK(7, 6)\n#define XTAL_SI_RDY\t\tBIT(5)\n#define XTAL_SI_HIGH_ADDR_MASK\tGENMASK(2, 0)\n\tXTAL_SI_READ_VAL = 0x7A,\n\tXTAL_SI_WL_RFC_S0 = 0x80,\n#define XTAL_SI_RF00S_EN\tGENMASK(2, 0)\n#define XTAL_SI_RF00\t\tBIT(0)\n\tXTAL_SI_WL_RFC_S1 = 0x81,\n#define XTAL_SI_RF10S_EN\tGENMASK(2, 0)\n#define XTAL_SI_RF10\t\tBIT(0)\n\tXTAL_SI_ANAPAR_WL = 0x90,\n#define XTAL_SI_SRAM2RFC\tBIT(7)\n#define XTAL_SI_GND_SHDN_WL\tBIT(6)\n#define XTAL_SI_SHDN_WL\t\tBIT(5)\n#define XTAL_SI_RFC2RF\t\tBIT(4)\n#define XTAL_SI_OFF_EI\t\tBIT(3)\n#define XTAL_SI_OFF_WEI\t\tBIT(2)\n#define XTAL_SI_PON_EI\t\tBIT(1)\n#define XTAL_SI_PON_WEI\t\tBIT(0)\n\tXTAL_SI_SRAM_CTRL = 0xA1,\n#define XTAL_SI_SRAM_DIS\tBIT(1)\n#define FULL_BIT_MASK\t\tGENMASK(7, 0)\n};\n\nint rtw89_mac_write_xtal_si(struct rtw89_dev *rtwdev, u8 offset, u8 val, u8 mask);\nint rtw89_mac_read_xtal_si(struct rtw89_dev *rtwdev, u8 offset, u8 *val);\nvoid rtw89_mac_pkt_drop_vif(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif);\nint rtw89_mac_dle_buf_req(struct rtw89_dev *rtwdev, u16 buf_len, bool wd, u16 *pkt_id);\nint rtw89_mac_set_cpuio(struct rtw89_dev *rtwdev,\n\t\t\tstruct rtw89_cpuio_ctrl *ctrl_para, bool wd);\nint rtw89_mac_typ_fltr_opt(struct rtw89_dev *rtwdev,\n\t\t\t   enum rtw89_machdr_frame_type type,\n\t\t\t   enum rtw89_mac_fwd_target fwd_target, u8 mac_idx);\nint rtw89_mac_resize_ple_rx_quota(struct rtw89_dev *rtwdev, bool wow);\nint rtw89_mac_ptk_drop_by_band_and_wait(struct rtw89_dev *rtwdev,\n\t\t\t\t\tenum rtw89_mac_idx band);\nvoid rtw89_mac_hw_mgnt_sec(struct rtw89_dev *rtwdev, bool wow);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}