#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdcef30c0 .scope module, "BancoPrubas_PHY" "BancoPrubas_PHY" 2 4;
 .timescale 0 0;
v0x7fffdcf1e7a0_0 .net "active", 0 0, v0x7fffdcf1dce0_0;  1 drivers
v0x7fffdcf1e860_0 .net "clk_2f", 0 0, v0x7fffdcf1ddd0_0;  1 drivers
v0x7fffdcf1e9b0_0 .net "clk_4f", 0 0, v0x7fffdcf1de90_0;  1 drivers
v0x7fffdcf1eae0_0 .net "clk_f", 0 0, v0x7fffdcf1df30_0;  1 drivers
v0x7fffdcf1eb80_0 .net "data_input", 31 0, v0x7fffdcf1dfd0_0;  1 drivers
v0x7fffdcf1ec20_0 .net "data_out_0", 7 0, v0x7fffdcefbb60_0;  1 drivers
v0x7fffdcf1ecc0_0 .net "data_out_1", 7 0, v0x7fffdcf1b1c0_0;  1 drivers
v0x7fffdcf1ed80_0 .net "reset", 0 0, v0x7fffdcf1e2f0_0;  1 drivers
v0x7fffdcf1ee20_0 .net "valid", 0 0, v0x7fffdcf1e390_0;  1 drivers
v0x7fffdcf1ef50_0 .net "valid_out0", 0 0, v0x7fffdcf1ac50_0;  1 drivers
v0x7fffdcf1eff0_0 .net "valid_out1", 0 0, v0x7fffdcf1b4f0_0;  1 drivers
o0x7f6f692a0b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdcf1f090_0 .net "valid_out_0", 0 0, o0x7f6f692a0b28;  0 drivers
o0x7f6f692a0b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdcf1f130_0 .net "valid_out_1", 0 0, o0x7f6f692a0b58;  0 drivers
S_0x7fffdceed2b0 .scope module, "PHY_TX" "PHY_TX" 2 9, 3 6 0, S_0x7fffdcef30c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_input"
    .port_info 1 /INPUT 1 "valid"
    .port_info 2 /INPUT 1 "active"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk_2f"
    .port_info 5 /INPUT 1 "clk_f"
    .port_info 6 /INPUT 1 "clk_4f"
    .port_info 7 /OUTPUT 8 "data_out_0"
    .port_info 8 /OUTPUT 8 "data_out_1"
    .port_info 9 /OUTPUT 1 "valid_out0"
    .port_info 10 /OUTPUT 1 "valid_out1"
v0x7fffdcf1c9a0_0 .net "active", 0 0, v0x7fffdcf1dce0_0;  alias, 1 drivers
v0x7fffdcf1ca90_0 .net "clk_2f", 0 0, v0x7fffdcf1ddd0_0;  alias, 1 drivers
v0x7fffdcf1cb30_0 .net "clk_4f", 0 0, v0x7fffdcf1de90_0;  alias, 1 drivers
v0x7fffdcf1cc20_0 .net "clk_f", 0 0, v0x7fffdcf1df30_0;  alias, 1 drivers
v0x7fffdcf1ccc0_0 .net "data_input", 31 0, v0x7fffdcf1dfd0_0;  alias, 1 drivers
v0x7fffdcf1cdb0_0 .net "data_out_0", 7 0, v0x7fffdcefbb60_0;  alias, 1 drivers
v0x7fffdcf1ce50_0 .net "data_out_1", 7 0, v0x7fffdcf1b1c0_0;  alias, 1 drivers
v0x7fffdcf1cf20_0 .net "demux_0", 31 0, v0x7fffdcf1bb70_0;  1 drivers
v0x7fffdcf1d010_0 .net "demux_1_probador", 31 0, v0x7fffdcf1bc50_0;  1 drivers
v0x7fffdcf1d0d0_0 .net "lane_0", 31 0, v0x7fffdcf1c360_0;  1 drivers
v0x7fffdcf1d170_0 .net "lane_1", 31 0, v0x7fffdcf1c460_0;  1 drivers
v0x7fffdcf1d280_0 .net "reset", 0 0, v0x7fffdcf1e2f0_0;  alias, 1 drivers
v0x7fffdcf1d320_0 .net "valid", 0 0, v0x7fffdcf1e390_0;  alias, 1 drivers
v0x7fffdcf1d3c0_0 .net "valid_demux_striping_0", 0 0, v0x7fffdcf1c7b0_0;  1 drivers
v0x7fffdcf1d4b0_0 .net "valid_demux_striping_1", 0 0, v0x7fffdcf1c850_0;  1 drivers
v0x7fffdcf1d5a0_0 .net "valid_out", 0 0, v0x7fffdcf1be40_0;  1 drivers
v0x7fffdcf1d690_0 .net "valid_out0", 0 0, v0x7fffdcf1ac50_0;  alias, 1 drivers
v0x7fffdcf1d840_0 .net "valid_out1", 0 0, v0x7fffdcf1b4f0_0;  alias, 1 drivers
S_0x7fffdceed430 .scope module, "demux_lane_0" "demux32_8" 3 44, 4 1 0, S_0x7fffdceed2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /OUTPUT 1 "valid_out"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk_4f"
    .port_info 4 /INPUT 32 "lane_0"
    .port_info 5 /INPUT 1 "valid_0"
v0x7fffdceddbf0_0 .net "clk_4f", 0 0, v0x7fffdcf1de90_0;  alias, 1 drivers
v0x7fffdcede1a0_0 .var "counter1", 1 0;
v0x7fffdcefbb60_0 .var "data_out", 7 0;
v0x7fffdcefbd30_0 .net "lane_0", 31 0, v0x7fffdcf1c360_0;  alias, 1 drivers
v0x7fffdced6c30_0 .net "reset", 0 0, v0x7fffdcf1e2f0_0;  alias, 1 drivers
v0x7fffdcedb510_0 .net "valid_0", 0 0, v0x7fffdcf1c7b0_0;  alias, 1 drivers
v0x7fffdcf1ac50_0 .var "valid_out", 0 0;
E_0x7fffdcef97c0 .event posedge, v0x7fffdceddbf0_0;
S_0x7fffdcf1add0 .scope module, "demux_lane_1" "demux32_8" 3 53, 4 1 0, S_0x7fffdceed2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /OUTPUT 1 "valid_out"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk_4f"
    .port_info 4 /INPUT 32 "lane_0"
    .port_info 5 /INPUT 1 "valid_0"
v0x7fffdcf1b060_0 .net "clk_4f", 0 0, v0x7fffdcf1de90_0;  alias, 1 drivers
v0x7fffdcf1b100_0 .var "counter1", 1 0;
v0x7fffdcf1b1c0_0 .var "data_out", 7 0;
v0x7fffdcf1b280_0 .net "lane_0", 31 0, v0x7fffdcf1c460_0;  alias, 1 drivers
v0x7fffdcf1b360_0 .net "reset", 0 0, v0x7fffdcf1e2f0_0;  alias, 1 drivers
v0x7fffdcf1b450_0 .net "valid_0", 0 0, v0x7fffdcf1c850_0;  alias, 1 drivers
v0x7fffdcf1b4f0_0 .var "valid_out", 0 0;
S_0x7fffdcf1b670 .scope module, "recirculador_inicial" "recirculador" 3 23, 5 1 0, S_0x7fffdceed2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_2f"
    .port_info 1 /INPUT 32 "data_input"
    .port_info 2 /INPUT 1 "valid"
    .port_info 3 /INPUT 1 "active"
    .port_info 4 /OUTPUT 32 "demux_0"
    .port_info 5 /OUTPUT 32 "demux_1_probador"
    .port_info 6 /OUTPUT 1 "valid_out"
v0x7fffdcf1b910_0 .net "active", 0 0, v0x7fffdcf1dce0_0;  alias, 1 drivers
v0x7fffdcf1b9f0_0 .net "clk_2f", 0 0, v0x7fffdcf1ddd0_0;  alias, 1 drivers
v0x7fffdcf1bab0_0 .net "data_input", 31 0, v0x7fffdcf1dfd0_0;  alias, 1 drivers
v0x7fffdcf1bb70_0 .var "demux_0", 31 0;
v0x7fffdcf1bc50_0 .var "demux_1_probador", 31 0;
v0x7fffdcf1bd80_0 .net "valid", 0 0, v0x7fffdcf1e390_0;  alias, 1 drivers
v0x7fffdcf1be40_0 .var "valid_out", 0 0;
E_0x7fffdcefb850 .event posedge, v0x7fffdcf1b9f0_0;
S_0x7fffdcf1bfe0 .scope module, "u_demux_striping" "demux_striping" 3 33, 6 1 0, S_0x7fffdceed2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_2f"
    .port_info 1 /INPUT 32 "data_input"
    .port_info 2 /INPUT 1 "valid_in"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 32 "lane_0"
    .port_info 5 /OUTPUT 32 "lane_1"
    .port_info 6 /OUTPUT 1 "valid_out0"
    .port_info 7 /OUTPUT 1 "valid_out1"
v0x7fffdcf1c200_0 .net "clk_2f", 0 0, v0x7fffdcf1ddd0_0;  alias, 1 drivers
v0x7fffdcf1c2c0_0 .net "data_input", 31 0, v0x7fffdcf1bb70_0;  alias, 1 drivers
v0x7fffdcf1c360_0 .var "lane_0", 31 0;
v0x7fffdcf1c460_0 .var "lane_1", 31 0;
v0x7fffdcf1c530_0 .net "reset", 0 0, v0x7fffdcf1e2f0_0;  alias, 1 drivers
v0x7fffdcf1c670_0 .var "sel", 0 0;
v0x7fffdcf1c710_0 .net "valid_in", 0 0, v0x7fffdcf1be40_0;  alias, 1 drivers
v0x7fffdcf1c7b0_0 .var "valid_out0", 0 0;
v0x7fffdcf1c850_0 .var "valid_out1", 0 0;
S_0x7fffdcf1d9e0 .scope module, "u_probador" "probador" 2 23, 7 1 0, S_0x7fffdcef30c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_out_0"
    .port_info 1 /INPUT 8 "data_out_1"
    .port_info 2 /INPUT 1 "valid_0"
    .port_info 3 /INPUT 1 "valid_1"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "valid"
    .port_info 6 /OUTPUT 1 "reset"
    .port_info 7 /OUTPUT 32 "data_input"
    .port_info 8 /OUTPUT 1 "clk_f"
    .port_info 9 /OUTPUT 1 "clk_2f"
    .port_info 10 /OUTPUT 1 "clk_4f"
v0x7fffdcf1dce0_0 .var "active", 0 0;
v0x7fffdcf1ddd0_0 .var "clk_2f", 0 0;
v0x7fffdcf1de90_0 .var "clk_4f", 0 0;
v0x7fffdcf1df30_0 .var "clk_f", 0 0;
v0x7fffdcf1dfd0_0 .var "data_input", 31 0;
v0x7fffdcf1e110_0 .net "data_out_0", 7 0, v0x7fffdcefbb60_0;  alias, 1 drivers
v0x7fffdcf1e200_0 .net "data_out_1", 7 0, v0x7fffdcf1b1c0_0;  alias, 1 drivers
v0x7fffdcf1e2f0_0 .var "reset", 0 0;
v0x7fffdcf1e390_0 .var "valid", 0 0;
v0x7fffdcf1e4c0_0 .net "valid_0", 0 0, o0x7f6f692a0b28;  alias, 0 drivers
v0x7fffdcf1e580_0 .net "valid_1", 0 0, o0x7f6f692a0b58;  alias, 0 drivers
    .scope S_0x7fffdcf1b670;
T_0 ;
    %wait E_0x7fffdcefb850;
    %load/vec4 v0x7fffdcf1bd80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffdcf1b910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffdcf1bab0_0;
    %assign/vec4 v0x7fffdcf1bb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1be40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdcf1bd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdcf1b910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7fffdcf1bab0_0;
    %assign/vec4 v0x7fffdcf1bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1be40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdcf1bfe0;
T_1 ;
    %wait E_0x7fffdcefb850;
    %load/vec4 v0x7fffdcf1c530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcf1c670_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x7fffdcf1c710_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffdcf1c670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fffdcf1c2c0_0;
    %assign/vec4 v0x7fffdcf1c360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1c670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1c7b0_0, 0;
T_1.2 ;
    %load/vec4 v0x7fffdcf1c710_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffdcf1c670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fffdcf1c2c0_0;
    %assign/vec4 v0x7fffdcf1c460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1c670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1c850_0, 0;
T_1.4 ;
    %load/vec4 v0x7fffdcf1c710_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffdcf1c670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1c670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1c7b0_0, 0;
T_1.6 ;
    %load/vec4 v0x7fffdcf1c710_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffdcf1c670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1c670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1c850_0, 0;
T_1.8 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffdceed430;
T_2 ;
    %wait E_0x7fffdcef97c0;
    %load/vec4 v0x7fffdced6c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdcede1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1ac50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffdcedb510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fffdcede1a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fffdcefbd30_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x7fffdcefbb60_0, 0;
    %load/vec4 v0x7fffdcedb510_0;
    %assign/vec4 v0x7fffdcf1ac50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffdcede1a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fffdcede1a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fffdcefbd30_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x7fffdcefbb60_0, 0;
    %load/vec4 v0x7fffdcedb510_0;
    %assign/vec4 v0x7fffdcf1ac50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffdcede1a0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fffdcede1a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7fffdcefbd30_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7fffdcefbb60_0, 0;
    %load/vec4 v0x7fffdcedb510_0;
    %assign/vec4 v0x7fffdcf1ac50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffdcede1a0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7fffdcede1a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7fffdcefbd30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffdcefbb60_0, 0;
    %load/vec4 v0x7fffdcedb510_0;
    %assign/vec4 v0x7fffdcf1ac50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdcede1a0_0, 0;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1ac50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdcede1a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdcf1add0;
T_3 ;
    %wait E_0x7fffdcef97c0;
    %load/vec4 v0x7fffdcf1b360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdcf1b100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1b4f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffdcf1b450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fffdcf1b100_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fffdcf1b280_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x7fffdcf1b1c0_0, 0;
    %load/vec4 v0x7fffdcf1b450_0;
    %assign/vec4 v0x7fffdcf1b4f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffdcf1b100_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fffdcf1b100_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fffdcf1b280_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x7fffdcf1b1c0_0, 0;
    %load/vec4 v0x7fffdcf1b450_0;
    %assign/vec4 v0x7fffdcf1b4f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffdcf1b100_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fffdcf1b100_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x7fffdcf1b280_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7fffdcf1b1c0_0, 0;
    %load/vec4 v0x7fffdcf1b450_0;
    %assign/vec4 v0x7fffdcf1b4f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffdcf1b100_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7fffdcf1b100_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x7fffdcf1b280_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffdcf1b1c0_0, 0;
    %load/vec4 v0x7fffdcf1b450_0;
    %assign/vec4 v0x7fffdcf1b4f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdcf1b100_0, 0;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcf1b4f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdcf1b100_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdcf1d9e0;
T_4 ;
    %vpi_call 7 13 "$dumpfile", "TX.vcd" {0 0 0};
    %vpi_call 7 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x7fffdcf1e2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffdcf1dce0_0, 0;
    %assign/vec4 v0x7fffdcf1e390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdcf1dfd0_0, 0;
    %wait E_0x7fffdcefb850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1dce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1e390_0, 0;
    %pushi/vec4 4294962926, 0, 32;
    %assign/vec4 v0x7fffdcf1dfd0_0, 0;
    %wait E_0x7fffdcefb850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1e2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1dce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1e390_0, 0;
    %pushi/vec4 4293848814, 0, 32;
    %assign/vec4 v0x7fffdcf1dfd0_0, 0;
    %wait E_0x7fffdcefb850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1dce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1e390_0, 0;
    %pushi/vec4 4293848814, 0, 32;
    %assign/vec4 v0x7fffdcf1dfd0_0, 0;
    %wait E_0x7fffdcefb850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1dce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1e390_0, 0;
    %pushi/vec4 3438210798, 0, 32;
    %assign/vec4 v0x7fffdcf1dfd0_0, 0;
    %wait E_0x7fffdcefb850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1dce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1e390_0, 0;
    %pushi/vec4 2863272500, 0, 32;
    %assign/vec4 v0x7fffdcf1dfd0_0, 0;
    %wait E_0x7fffdcefb850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1dce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1e390_0, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x7fffdcf1dfd0_0, 0;
    %wait E_0x7fffdcefb850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1dce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1e390_0, 0;
    %pushi/vec4 3149638314, 0, 32;
    %assign/vec4 v0x7fffdcf1dfd0_0, 0;
    %wait E_0x7fffdcefb850;
    %wait E_0x7fffdcefb850;
    %vpi_call 7 59 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fffdcf1d9e0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1df30_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7fffdcf1d9e0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1ddd0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fffdcf1d9e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdcf1de90_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fffdcf1d9e0;
T_8 ;
    %delay 4, 0;
    %load/vec4 v0x7fffdcf1df30_0;
    %inv;
    %assign/vec4 v0x7fffdcf1df30_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffdcf1d9e0;
T_9 ;
    %delay 2, 0;
    %load/vec4 v0x7fffdcf1ddd0_0;
    %inv;
    %assign/vec4 v0x7fffdcf1ddd0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffdcf1d9e0;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x7fffdcf1de90_0;
    %inv;
    %assign/vec4 v0x7fffdcf1de90_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "BancoPrueba_TX.v";
    "./phy_TX.v";
    "./../demux_32_8/demux32_8.v";
    "./../recirculador/recirculador.v";
    "./../demux_striping/demux_striping.v";
    "././probador_TX.v";
