
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 666937 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 8933359 heartbeat IPC: 1.1194 cumulative IPC: 1.08874 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18373003 heartbeat IPC: 1.05936 cumulative IPC: 1.07308 (Simulation time: 0 hr 1 min 32 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 27531492 heartbeat IPC: 1.09188 cumulative IPC: 1.07949 (Simulation time: 0 hr 2 min 18 sec) 
Finished CPU 0 instructions: 29000001 cycles: 26864556 cumulative IPC: 1.07949 (Simulation time: 0 hr 2 min 18 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07949 instructions: 29000001 cycles: 26864556
L1D TOTAL     ACCESS:   17535303  HIT:   17371643  MISS:     163660
L1D LOAD      ACCESS:    9284042  HIT:    9277257  MISS:       6785
L1D RFO       ACCESS:    2529866  HIT:    2498498  MISS:      31368
L1D PREFETCH  ACCESS:    5721395  HIT:    5595888  MISS:     125507
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9694011  ISSUED:    9580659  USEFUL:     125042  USELESS:       5164
L1I TOTAL     ACCESS:    7402186  HIT:    7401855  MISS:        331
L1I LOAD      ACCESS:    7402186  HIT:    7401855  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     249688  HIT:     156661  MISS:      93027
L2C LOAD      ACCESS:       7075  HIT:       5636  MISS:       1439
L2C RFO       ACCESS:      29659  HIT:        159  MISS:      29500
L2C PREFETCH  ACCESS:     127217  HIT:      65133  MISS:      62084
L2C WRITEBACK ACCESS:      85737  HIT:      85733  MISS:          4
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        808  USELESS:      61303
LLC TOTAL     ACCESS:     178261  HIT:      89177  MISS:      89084
LLC LOAD      ACCESS:       1439  HIT:        210  MISS:       1229
LLC RFO       ACCESS:      29500  HIT:          2  MISS:      29498
LLC PREFETCH  ACCESS:      62084  HIT:       3729  MISS:      58355
LLC WRITEBACK ACCESS:      85238  HIT:      85236  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         93  USELESS:      50111
Major fault: 0 Minor fault: 1068
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      53165  ROW_BUFFER_MISS:      35917
 DBUS_CONGESTED:      76475
 WQ ROW_BUFFER_HIT:      29843  ROW_BUFFER_MISS:      43018  FULL:          0

 AVG_CONGESTED_CYCLE: 14
