`timescale 1ns / 1ns 


module SevenDisplay(HEX0, SW);
	input [3:0] SW;
	output [6:0] HEX0;
	seg0 s0(.c3(SW[0]),.c2(SW[1]),.c1(SW[2]),.c0(SW[3]),.m(HEX0[0]));
	seg1 s1(.c3(SW[0]),.c2(SW[1]),.c1(SW[2]),.c0(SW[3]),.m(HEX0[1]));
	seg2 s2(.c3(SW[0]),.c2(SW[1]),.c1(SW[2]),.c0(SW[3]),.m(HEX0[2]));
	seg3 s3(.c3(SW[0]),.c2(SW[1]),.c1(SW[2]),.c0(SW[3]),.m(HEX0[3]));
	seg4 s4(.c3(SW[0]),.c2(SW[1]),.c1(SW[2]),.c0(SW[3]),.m(HEX0[4]));
	seg5 s5(.c3(SW[0]),.c2(SW[1]),.c1(SW[2]),.c0(SW[3]),.m(HEX0[5]));
	seg6 s6(.c3(SW[0]),.c2(SW[1]),.c1(SW[2]),.c0(SW[3]),.m(HEX0[6]));
		
endmodule

module seg0(c3, c2, c1, c0, m);
	input c3, c2, c1, c0;
	output m;
		
	assign m = (~c3&~c2&~c1&~c0)|(~c3&~c2&c1&~c0)|(~c3&~c2&c1&c0)|(~c3&c2&~c1&c0)|(~c3&c2&c1&c0)|(c3&~c2&~c1&~c0)|(c3&~c2&~c1&c0)|(c3&~c2&c1&~c0)|(c3&c2&~(~c1&c0));
endmodule

module seg1(c3, c2, c1, c0, m);
	input c3, c2, c1, c0;
	output m;
	
	assign m = (~c3&~c2)|(~c3&c2&~c1&~c0)|(~c3&c2&c1&c0)|(c3&~c2&(~(c1&c0)))|(c3&c2&~c1&c0);
endmodule

module seg2(c3, c2, c1, c0, m);
	input c3, c2, c1, c0;
	output m;

	assign m = ~(~c3&~c2&c1&~c0)|(c3&c2&~c1&~c0)|(c3&c2&c1);
endmodule

module seg3(c3, c2, c1, c0, m);
	input c3, c2, c1, c0;
	output m;
	
	assign m = ~((~c3&~c2&~c1&c0)|(~c3&c2&~c1&~c0)|(~c3&c2&c1&c0)|(c3&~c2&~c1&c0)|(c3&~c2&c1&~c0)|(c3&c2&c1&c0));
endmodule

module seg4(c3, c2, c1, c0, m);
	input c3, c2, c1, c0;
	output m;
	
	assign m = (~c3&~c2&~c1&~c0)|(~c3&~c2&c1&~c0)|(~c3&c2&c1&~c0)|(c3&~c2&~c1&~c0)|(c3&~c2&c1&~c0)|(c3&~c2&c1&c0)|(c3&c2);
	
endmodule

module seg5(c3, c2, c1, c0, m);
	input c3, c2, c1, c0;
	output m;
	
	assign m= ~((~c3&~c2&~c1&c0)|(~c3&~c2&c1&~c0)|(~c3&~c2&c1&c0)|(~c3&c2&c1&c0)|(c3&c2&~c1&c0));
endmodule

module seg6(c3, c2, c1, c0, m);		
	input c3, c2, c1, c0;
	output m;
	
	assign m= ~((~c3&~c2&~c1&~c0)|(~c3&~c2&~c1&c0)|(~c3&c2&c1&c0)|(c3&c2&~c1&~c0));
endmodule

		