package project2

import chisel3._

class MachineModeCoreInterface extends Bundle {
	val clock = Input(Clock())
	val reset = Input(Bool())
	val io_reset_rst_n = Input(Bool())
	val io_reset_boot_addr = Input(UInt(32.W))
	val io_instr_instr_req = Output(Bool())
	val io_instr_instr_gnt = Input(Bool())
	val io_instr_instr_addr = Output(UInt(32.W))
	val io_instr_instr_rdata = Input(UInt(32.W))
	val io_data_data_req = Output(Bool())
	val io_data_data_gnt = Input(Bool())
	val io_data_data_addr = Output(UInt(32.W))
	val io_data_data_be = Output(UInt(4.W))
	val io_data_data_we = Output(Bool())
	val io_data_data_wdata = Output(UInt(32.W))
	val io_data_data_rdata = Input(UInt(32.W))
	val io_rvfi_rvfi_valid = Output(Bool())
	val io_rvfi_rvfi_order = Output(UInt(64.W))
	val io_rvfi_rvfi_insn = Output(UInt(32.W))
	val io_rvfi_rvfi_trap = Output(Bool())
	val io_rvfi_rvfi_halt = Output(Bool())
	val io_rvfi_rvfi_intr = Output(Bool())
	val io_rvfi_rvfi_mode = Output(UInt(2.W))
	val io_rvfi_rvfi_ixl = Output(UInt(2.W))
	val io_rvfi_rvfi_rs1_addr = Output(UInt(5.W))
	val io_rvfi_rvfi_rs2_addr = Output(UInt(5.W))
	val io_rvfi_rvfi_rs1_rdata = Output(UInt(32.W))
	val io_rvfi_rvfi_rs2_rdata = Output(UInt(32.W))
	val io_rvfi_rvfi_rd_addr = Output(UInt(5.W))
	val io_rvfi_rvfi_rd_wdata = Output(UInt(32.W))
	val io_rvfi_rvfi_pc_rdata = Output(UInt(32.W))
	val io_rvfi_rvfi_pc_wdata = Output(UInt(32.W))
	val io_rvfi_rvfi_mem_addr = Output(UInt(32.W))
	val io_rvfi_rvfi_mem_rmask = Output(UInt(4.W))
	val io_rvfi_rvfi_mem_wmask = Output(UInt(4.W))
	val io_rvfi_rvfi_mem_rdata = Output(UInt(32.W))
	val io_rvfi_rvfi_mem_wdata = Output(UInt(32.W))
	val csr_rvfi_0_2_rmask = Output(UInt(32.W))
	val csr_rvfi_0_2_wmask = Output(UInt(32.W))
	val csr_rvfi_0_2_rdata = Output(UInt(32.W))
	val csr_rvfi_0_2_wdata = Output(UInt(32.W))
	val csr_rvfi_1_2_rmask = Output(UInt(32.W))
	val csr_rvfi_1_2_wmask = Output(UInt(32.W))
	val csr_rvfi_1_2_rdata = Output(UInt(32.W))
	val csr_rvfi_1_2_wdata = Output(UInt(32.W))
	val csr_rvfi_2_2_rmask = Output(UInt(32.W))
	val csr_rvfi_2_2_wmask = Output(UInt(32.W))
	val csr_rvfi_2_2_rdata = Output(UInt(32.W))
	val csr_rvfi_2_2_wdata = Output(UInt(32.W))
	val csr_rvfi_3_2_rmask = Output(UInt(32.W))
	val csr_rvfi_3_2_wmask = Output(UInt(32.W))
	val csr_rvfi_3_2_rdata = Output(UInt(32.W))
	val csr_rvfi_3_2_wdata = Output(UInt(32.W))
	val csr_rvfi_4_2_rmask = Output(UInt(32.W))
	val csr_rvfi_4_2_wmask = Output(UInt(32.W))
	val csr_rvfi_4_2_rdata = Output(UInt(32.W))
	val csr_rvfi_4_2_wdata = Output(UInt(32.W))
	val csr_rvfi_5_2_rmask = Output(UInt(32.W))
	val csr_rvfi_5_2_wmask = Output(UInt(32.W))
	val csr_rvfi_5_2_rdata = Output(UInt(32.W))
	val csr_rvfi_5_2_wdata = Output(UInt(32.W))
	val csr_rvfi_6_2_rmask = Output(UInt(32.W))
	val csr_rvfi_6_2_wmask = Output(UInt(32.W))
	val csr_rvfi_6_2_rdata = Output(UInt(32.W))
	val csr_rvfi_6_2_wdata = Output(UInt(32.W))
	val csr_rvfi_7_2_rmask = Output(UInt(32.W))
	val csr_rvfi_7_2_wmask = Output(UInt(32.W))
	val csr_rvfi_7_2_rdata = Output(UInt(32.W))
	val csr_rvfi_7_2_wdata = Output(UInt(32.W))
	val csr_rvfi_8_2_rmask = Output(UInt(32.W))
	val csr_rvfi_8_2_wmask = Output(UInt(32.W))
	val csr_rvfi_8_2_rdata = Output(UInt(32.W))
	val csr_rvfi_8_2_wdata = Output(UInt(32.W))
	val csr_rvfi_9_2_rmask = Output(UInt(32.W))
	val csr_rvfi_9_2_wmask = Output(UInt(32.W))
	val csr_rvfi_9_2_rdata = Output(UInt(32.W))
	val csr_rvfi_9_2_wdata = Output(UInt(32.W))
	val csr_rvfi_10_2_rmask = Output(UInt(32.W))
	val csr_rvfi_10_2_wmask = Output(UInt(32.W))
	val csr_rvfi_10_2_rdata = Output(UInt(32.W))
	val csr_rvfi_10_2_wdata = Output(UInt(32.W))
	val csr_rvfi_11_2_rmask = Output(UInt(32.W))
	val csr_rvfi_11_2_wmask = Output(UInt(32.W))
	val csr_rvfi_11_2_rdata = Output(UInt(32.W))
	val csr_rvfi_11_2_wdata = Output(UInt(32.W))
	val csr_rvfi_12_2_rmask = Output(UInt(32.W))
	val csr_rvfi_12_2_wmask = Output(UInt(32.W))
	val csr_rvfi_12_2_rdata = Output(UInt(32.W))
	val csr_rvfi_12_2_wdata = Output(UInt(32.W))
	val csr_rvfi_13_2_rmask = Output(UInt(32.W))
	val csr_rvfi_13_2_wmask = Output(UInt(32.W))
	val csr_rvfi_13_2_rdata = Output(UInt(32.W))
	val csr_rvfi_13_2_wdata = Output(UInt(32.W))
	val csr_rvfi_14_2_rmask = Output(UInt(32.W))
	val csr_rvfi_14_2_wmask = Output(UInt(32.W))
	val csr_rvfi_14_2_rdata = Output(UInt(32.W))
	val csr_rvfi_14_2_wdata = Output(UInt(32.W))
	val csr_rvfi_15_2_rmask = Output(UInt(32.W))
	val csr_rvfi_15_2_wmask = Output(UInt(32.W))
	val csr_rvfi_15_2_rdata = Output(UInt(32.W))
	val csr_rvfi_15_2_wdata = Output(UInt(32.W))
	val csr_rvfi_16_2_rmask = Output(UInt(32.W))
	val csr_rvfi_16_2_wmask = Output(UInt(32.W))
	val csr_rvfi_16_2_rdata = Output(UInt(32.W))
	val csr_rvfi_16_2_wdata = Output(UInt(32.W))
	val csr_rvfi_17_2_rmask = Output(UInt(32.W))
	val csr_rvfi_17_2_wmask = Output(UInt(32.W))
	val csr_rvfi_17_2_rdata = Output(UInt(32.W))
	val csr_rvfi_17_2_wdata = Output(UInt(32.W))
	val csr_rvfi_18_2_rmask = Output(UInt(32.W))
	val csr_rvfi_18_2_wmask = Output(UInt(32.W))
	val csr_rvfi_18_2_rdata = Output(UInt(32.W))
	val csr_rvfi_18_2_wdata = Output(UInt(32.W))
	val csr_rvfi_19_2_rmask = Output(UInt(32.W))
	val csr_rvfi_19_2_wmask = Output(UInt(32.W))
	val csr_rvfi_19_2_rdata = Output(UInt(32.W))
	val csr_rvfi_19_2_wdata = Output(UInt(32.W))
	val csr_rvfi_20_2_rmask = Output(UInt(32.W))
	val csr_rvfi_20_2_wmask = Output(UInt(32.W))
	val csr_rvfi_20_2_rdata = Output(UInt(32.W))
	val csr_rvfi_20_2_wdata = Output(UInt(32.W))
	val csr_rvfi_21_2_rmask = Output(UInt(32.W))
	val csr_rvfi_21_2_wmask = Output(UInt(32.W))
	val csr_rvfi_21_2_rdata = Output(UInt(32.W))
	val csr_rvfi_21_2_wdata = Output(UInt(32.W))
	val csr_rvfi_22_2_rmask = Output(UInt(32.W))
	val csr_rvfi_22_2_wmask = Output(UInt(32.W))
	val csr_rvfi_22_2_rdata = Output(UInt(32.W))
	val csr_rvfi_22_2_wdata = Output(UInt(32.W))
	val csr_rvfi_23_2_rmask = Output(UInt(32.W))
	val csr_rvfi_23_2_wmask = Output(UInt(32.W))
	val csr_rvfi_23_2_rdata = Output(UInt(32.W))
	val csr_rvfi_23_2_wdata = Output(UInt(32.W))
	val csr_rvfi_24_2_rmask = Output(UInt(32.W))
	val csr_rvfi_24_2_wmask = Output(UInt(32.W))
	val csr_rvfi_24_2_rdata = Output(UInt(32.W))
	val csr_rvfi_24_2_wdata = Output(UInt(32.W))
	val csr_rvfi_25_2_rmask = Output(UInt(32.W))
	val csr_rvfi_25_2_wmask = Output(UInt(32.W))
	val csr_rvfi_25_2_rdata = Output(UInt(32.W))
	val csr_rvfi_25_2_wdata = Output(UInt(32.W))
	val csr_rvfi_26_2_rmask = Output(UInt(32.W))
	val csr_rvfi_26_2_wmask = Output(UInt(32.W))
	val csr_rvfi_26_2_rdata = Output(UInt(32.W))
	val csr_rvfi_26_2_wdata = Output(UInt(32.W))
	val csr_rvfi_27_2_rmask = Output(UInt(32.W))
	val csr_rvfi_27_2_wmask = Output(UInt(32.W))
	val csr_rvfi_27_2_rdata = Output(UInt(32.W))
	val csr_rvfi_27_2_wdata = Output(UInt(32.W))
	val csr_rvfi_28_2_rmask = Output(UInt(32.W))
	val csr_rvfi_28_2_wmask = Output(UInt(32.W))
	val csr_rvfi_28_2_rdata = Output(UInt(32.W))
	val csr_rvfi_28_2_wdata = Output(UInt(32.W))
	val csr_rvfi_29_2_rmask = Output(UInt(32.W))
	val csr_rvfi_29_2_wmask = Output(UInt(32.W))
	val csr_rvfi_29_2_rdata = Output(UInt(32.W))
	val csr_rvfi_29_2_wdata = Output(UInt(32.W))
	val csr_rvfi_30_2_rmask = Output(UInt(32.W))
	val csr_rvfi_30_2_wmask = Output(UInt(32.W))
	val csr_rvfi_30_2_rdata = Output(UInt(32.W))
	val csr_rvfi_30_2_wdata = Output(UInt(32.W))
	val csr_rvfi_31_2_rmask = Output(UInt(32.W))
	val csr_rvfi_31_2_wmask = Output(UInt(32.W))
	val csr_rvfi_31_2_rdata = Output(UInt(32.W))
	val csr_rvfi_31_2_wdata = Output(UInt(32.W))
	val csr_rvfi_32_2_rmask = Output(UInt(32.W))
	val csr_rvfi_32_2_wmask = Output(UInt(32.W))
	val csr_rvfi_32_2_rdata = Output(UInt(32.W))
	val csr_rvfi_32_2_wdata = Output(UInt(32.W))
	val csr_rvfi_33_2_rmask = Output(UInt(32.W))
	val csr_rvfi_33_2_wmask = Output(UInt(32.W))
	val csr_rvfi_33_2_rdata = Output(UInt(32.W))
	val csr_rvfi_33_2_wdata = Output(UInt(32.W))
	val csr_rvfi_34_2_rmask = Output(UInt(32.W))
	val csr_rvfi_34_2_wmask = Output(UInt(32.W))
	val csr_rvfi_34_2_rdata = Output(UInt(32.W))
	val csr_rvfi_34_2_wdata = Output(UInt(32.W))
	val csr_rvfi_35_2_rmask = Output(UInt(32.W))
	val csr_rvfi_35_2_wmask = Output(UInt(32.W))
	val csr_rvfi_35_2_rdata = Output(UInt(32.W))
	val csr_rvfi_35_2_wdata = Output(UInt(32.W))
	val csr_rvfi_36_2_rmask = Output(UInt(32.W))
	val csr_rvfi_36_2_wmask = Output(UInt(32.W))
	val csr_rvfi_36_2_rdata = Output(UInt(32.W))
	val csr_rvfi_36_2_wdata = Output(UInt(32.W))
	val csr_rvfi_37_2_rmask = Output(UInt(32.W))
	val csr_rvfi_37_2_wmask = Output(UInt(32.W))
	val csr_rvfi_37_2_rdata = Output(UInt(32.W))
	val csr_rvfi_37_2_wdata = Output(UInt(32.W))
	val csr_rvfi_38_2_rmask = Output(UInt(32.W))
	val csr_rvfi_38_2_wmask = Output(UInt(32.W))
	val csr_rvfi_38_2_rdata = Output(UInt(32.W))
	val csr_rvfi_38_2_wdata = Output(UInt(32.W))
	val csr_rvfi_39_2_rmask = Output(UInt(32.W))
	val csr_rvfi_39_2_wmask = Output(UInt(32.W))
	val csr_rvfi_39_2_rdata = Output(UInt(32.W))
	val csr_rvfi_39_2_wdata = Output(UInt(32.W))
	val csr_rvfi_40_2_rmask = Output(UInt(32.W))
	val csr_rvfi_40_2_wmask = Output(UInt(32.W))
	val csr_rvfi_40_2_rdata = Output(UInt(32.W))
	val csr_rvfi_40_2_wdata = Output(UInt(32.W))
	val csr_rvfi_41_2_rmask = Output(UInt(32.W))
	val csr_rvfi_41_2_wmask = Output(UInt(32.W))
	val csr_rvfi_41_2_rdata = Output(UInt(32.W))
	val csr_rvfi_41_2_wdata = Output(UInt(32.W))
	val csr_rvfi_42_2_rmask = Output(UInt(32.W))
	val csr_rvfi_42_2_wmask = Output(UInt(32.W))
	val csr_rvfi_42_2_rdata = Output(UInt(32.W))
	val csr_rvfi_42_2_wdata = Output(UInt(32.W))
	val csr_rvfi_43_2_rmask = Output(UInt(32.W))
	val csr_rvfi_43_2_wmask = Output(UInt(32.W))
	val csr_rvfi_43_2_rdata = Output(UInt(32.W))
	val csr_rvfi_43_2_wdata = Output(UInt(32.W))
	val csr_rvfi_44_2_rmask = Output(UInt(32.W))
	val csr_rvfi_44_2_wmask = Output(UInt(32.W))
	val csr_rvfi_44_2_rdata = Output(UInt(32.W))
	val csr_rvfi_44_2_wdata = Output(UInt(32.W))
	val csr_rvfi_45_2_rmask = Output(UInt(32.W))
	val csr_rvfi_45_2_wmask = Output(UInt(32.W))
	val csr_rvfi_45_2_rdata = Output(UInt(32.W))
	val csr_rvfi_45_2_wdata = Output(UInt(32.W))
	val csr_rvfi_46_2_rmask = Output(UInt(32.W))
	val csr_rvfi_46_2_wmask = Output(UInt(32.W))
	val csr_rvfi_46_2_rdata = Output(UInt(32.W))
	val csr_rvfi_46_2_wdata = Output(UInt(32.W))
	val csr_rvfi_47_2_rmask = Output(UInt(32.W))
	val csr_rvfi_47_2_wmask = Output(UInt(32.W))
	val csr_rvfi_47_2_rdata = Output(UInt(32.W))
	val csr_rvfi_47_2_wdata = Output(UInt(32.W))
	val csr_rvfi_48_2_rmask = Output(UInt(32.W))
	val csr_rvfi_48_2_wmask = Output(UInt(32.W))
	val csr_rvfi_48_2_rdata = Output(UInt(32.W))
	val csr_rvfi_48_2_wdata = Output(UInt(32.W))
	val csr_rvfi_49_2_rmask = Output(UInt(32.W))
	val csr_rvfi_49_2_wmask = Output(UInt(32.W))
	val csr_rvfi_49_2_rdata = Output(UInt(32.W))
	val csr_rvfi_49_2_wdata = Output(UInt(32.W))
	val csr_rvfi_50_2_rmask = Output(UInt(32.W))
	val csr_rvfi_50_2_wmask = Output(UInt(32.W))
	val csr_rvfi_50_2_rdata = Output(UInt(32.W))
	val csr_rvfi_50_2_wdata = Output(UInt(32.W))
	val csr_rvfi_51_2_rmask = Output(UInt(32.W))
	val csr_rvfi_51_2_wmask = Output(UInt(32.W))
	val csr_rvfi_51_2_rdata = Output(UInt(32.W))
	val csr_rvfi_51_2_wdata = Output(UInt(32.W))
	val csr_rvfi_52_2_rmask = Output(UInt(32.W))
	val csr_rvfi_52_2_wmask = Output(UInt(32.W))
	val csr_rvfi_52_2_rdata = Output(UInt(32.W))
	val csr_rvfi_52_2_wdata = Output(UInt(32.W))
	val csr_rvfi_53_2_rmask = Output(UInt(32.W))
	val csr_rvfi_53_2_wmask = Output(UInt(32.W))
	val csr_rvfi_53_2_rdata = Output(UInt(32.W))
	val csr_rvfi_53_2_wdata = Output(UInt(32.W))
	val csr_rvfi_54_2_rmask = Output(UInt(32.W))
	val csr_rvfi_54_2_wmask = Output(UInt(32.W))
	val csr_rvfi_54_2_rdata = Output(UInt(32.W))
	val csr_rvfi_54_2_wdata = Output(UInt(32.W))
	val csr_rvfi_55_2_rmask = Output(UInt(32.W))
	val csr_rvfi_55_2_wmask = Output(UInt(32.W))
	val csr_rvfi_55_2_rdata = Output(UInt(32.W))
	val csr_rvfi_55_2_wdata = Output(UInt(32.W))
	val csr_rvfi_56_2_rmask = Output(UInt(32.W))
	val csr_rvfi_56_2_wmask = Output(UInt(32.W))
	val csr_rvfi_56_2_rdata = Output(UInt(32.W))
	val csr_rvfi_56_2_wdata = Output(UInt(32.W))
	val csr_rvfi_57_2_rmask = Output(UInt(32.W))
	val csr_rvfi_57_2_wmask = Output(UInt(32.W))
	val csr_rvfi_57_2_rdata = Output(UInt(32.W))
	val csr_rvfi_57_2_wdata = Output(UInt(32.W))
	val csr_rvfi_58_2_rmask = Output(UInt(32.W))
	val csr_rvfi_58_2_wmask = Output(UInt(32.W))
	val csr_rvfi_58_2_rdata = Output(UInt(32.W))
	val csr_rvfi_58_2_wdata = Output(UInt(32.W))
	val csr_rvfi_59_2_rmask = Output(UInt(32.W))
	val csr_rvfi_59_2_wmask = Output(UInt(32.W))
	val csr_rvfi_59_2_rdata = Output(UInt(32.W))
	val csr_rvfi_59_2_wdata = Output(UInt(32.W))
	val csr_rvfi_60_2_rmask = Output(UInt(32.W))
	val csr_rvfi_60_2_wmask = Output(UInt(32.W))
	val csr_rvfi_60_2_rdata = Output(UInt(32.W))
	val csr_rvfi_60_2_wdata = Output(UInt(32.W))
	val csr_rvfi_61_2_rmask = Output(UInt(32.W))
	val csr_rvfi_61_2_wmask = Output(UInt(32.W))
	val csr_rvfi_61_2_rdata = Output(UInt(32.W))
	val csr_rvfi_61_2_wdata = Output(UInt(32.W))
	val csr_rvfi_62_2_rmask = Output(UInt(32.W))
	val csr_rvfi_62_2_wmask = Output(UInt(32.W))
	val csr_rvfi_62_2_rdata = Output(UInt(32.W))
	val csr_rvfi_62_2_wdata = Output(UInt(32.W))
	val csr_rvfi_63_2_rmask = Output(UInt(32.W))
	val csr_rvfi_63_2_wmask = Output(UInt(32.W))
	val csr_rvfi_63_2_rdata = Output(UInt(32.W))
	val csr_rvfi_63_2_wdata = Output(UInt(32.W))
	val csr_rvfi_64_2_rmask = Output(UInt(32.W))
	val csr_rvfi_64_2_wmask = Output(UInt(32.W))
	val csr_rvfi_64_2_rdata = Output(UInt(32.W))
	val csr_rvfi_64_2_wdata = Output(UInt(32.W))
	val csr_rvfi_65_2_rmask = Output(UInt(32.W))
	val csr_rvfi_65_2_wmask = Output(UInt(32.W))
	val csr_rvfi_65_2_rdata = Output(UInt(32.W))
	val csr_rvfi_65_2_wdata = Output(UInt(32.W))
	val csr_rvfi_66_2_rmask = Output(UInt(32.W))
	val csr_rvfi_66_2_wmask = Output(UInt(32.W))
	val csr_rvfi_66_2_rdata = Output(UInt(32.W))
	val csr_rvfi_66_2_wdata = Output(UInt(32.W))
	val csr_rvfi_67_2_rmask = Output(UInt(32.W))
	val csr_rvfi_67_2_wmask = Output(UInt(32.W))
	val csr_rvfi_67_2_rdata = Output(UInt(32.W))
	val csr_rvfi_67_2_wdata = Output(UInt(32.W))
	val csr_rvfi_68_2_rmask = Output(UInt(32.W))
	val csr_rvfi_68_2_wmask = Output(UInt(32.W))
	val csr_rvfi_68_2_rdata = Output(UInt(32.W))
	val csr_rvfi_68_2_wdata = Output(UInt(32.W))
	val csr_rvfi_69_2_rmask = Output(UInt(32.W))
	val csr_rvfi_69_2_wmask = Output(UInt(32.W))
	val csr_rvfi_69_2_rdata = Output(UInt(32.W))
	val csr_rvfi_69_2_wdata = Output(UInt(32.W))
	val csr_rvfi_70_2_rmask = Output(UInt(32.W))
	val csr_rvfi_70_2_wmask = Output(UInt(32.W))
	val csr_rvfi_70_2_rdata = Output(UInt(32.W))
	val csr_rvfi_70_2_wdata = Output(UInt(32.W))
	val csr_rvfi_71_2_rmask = Output(UInt(32.W))
	val csr_rvfi_71_2_wmask = Output(UInt(32.W))
	val csr_rvfi_71_2_rdata = Output(UInt(32.W))
	val csr_rvfi_71_2_wdata = Output(UInt(32.W))
	val csr_rvfi_72_2_rmask = Output(UInt(32.W))
	val csr_rvfi_72_2_wmask = Output(UInt(32.W))
	val csr_rvfi_72_2_rdata = Output(UInt(32.W))
	val csr_rvfi_72_2_wdata = Output(UInt(32.W))
	val csr_rvfi_73_2_rmask = Output(UInt(32.W))
	val csr_rvfi_73_2_wmask = Output(UInt(32.W))
	val csr_rvfi_73_2_rdata = Output(UInt(32.W))
	val csr_rvfi_73_2_wdata = Output(UInt(32.W))
	val csr_rvfi_74_2_rmask = Output(UInt(32.W))
	val csr_rvfi_74_2_wmask = Output(UInt(32.W))
	val csr_rvfi_74_2_rdata = Output(UInt(32.W))
	val csr_rvfi_74_2_wdata = Output(UInt(32.W))
	val csr_rvfi_75_2_rmask = Output(UInt(32.W))
	val csr_rvfi_75_2_wmask = Output(UInt(32.W))
	val csr_rvfi_75_2_rdata = Output(UInt(32.W))
	val csr_rvfi_75_2_wdata = Output(UInt(32.W))
	val csr_rvfi_76_2_rmask = Output(UInt(32.W))
	val csr_rvfi_76_2_wmask = Output(UInt(32.W))
	val csr_rvfi_76_2_rdata = Output(UInt(32.W))
	val csr_rvfi_76_2_wdata = Output(UInt(32.W))
	val csr_rvfi_77_2_rmask = Output(UInt(32.W))
	val csr_rvfi_77_2_wmask = Output(UInt(32.W))
	val csr_rvfi_77_2_rdata = Output(UInt(32.W))
	val csr_rvfi_77_2_wdata = Output(UInt(32.W))
	val csr_rvfi_78_2_rmask = Output(UInt(32.W))
	val csr_rvfi_78_2_wmask = Output(UInt(32.W))
	val csr_rvfi_78_2_rdata = Output(UInt(32.W))
	val csr_rvfi_78_2_wdata = Output(UInt(32.W))
	val csr_rvfi_79_2_rmask = Output(UInt(32.W))
	val csr_rvfi_79_2_wmask = Output(UInt(32.W))
	val csr_rvfi_79_2_rdata = Output(UInt(32.W))
	val csr_rvfi_79_2_wdata = Output(UInt(32.W))
	val csr_rvfi_80_2_rmask = Output(UInt(32.W))
	val csr_rvfi_80_2_wmask = Output(UInt(32.W))
	val csr_rvfi_80_2_rdata = Output(UInt(32.W))
	val csr_rvfi_80_2_wdata = Output(UInt(32.W))
	val csr_rvfi_81_2_rmask = Output(UInt(32.W))
	val csr_rvfi_81_2_wmask = Output(UInt(32.W))
	val csr_rvfi_81_2_rdata = Output(UInt(32.W))
	val csr_rvfi_81_2_wdata = Output(UInt(32.W))
	val csr_rvfi_82_2_rmask = Output(UInt(32.W))
	val csr_rvfi_82_2_wmask = Output(UInt(32.W))
	val csr_rvfi_82_2_rdata = Output(UInt(32.W))
	val csr_rvfi_82_2_wdata = Output(UInt(32.W))
	val csr_rvfi_83_2_rmask = Output(UInt(32.W))
	val csr_rvfi_83_2_wmask = Output(UInt(32.W))
	val csr_rvfi_83_2_rdata = Output(UInt(32.W))
	val csr_rvfi_83_2_wdata = Output(UInt(32.W))
	val csr_rvfi_84_2_rmask = Output(UInt(32.W))
	val csr_rvfi_84_2_wmask = Output(UInt(32.W))
	val csr_rvfi_84_2_rdata = Output(UInt(32.W))
	val csr_rvfi_84_2_wdata = Output(UInt(32.W))
	val csr_rvfi_85_2_rmask = Output(UInt(32.W))
	val csr_rvfi_85_2_wmask = Output(UInt(32.W))
	val csr_rvfi_85_2_rdata = Output(UInt(32.W))
	val csr_rvfi_85_2_wdata = Output(UInt(32.W))
	val csr_rvfi_86_2_rmask = Output(UInt(32.W))
	val csr_rvfi_86_2_wmask = Output(UInt(32.W))
	val csr_rvfi_86_2_rdata = Output(UInt(32.W))
	val csr_rvfi_86_2_wdata = Output(UInt(32.W))
	val csr_rvfi_87_2_rmask = Output(UInt(32.W))
	val csr_rvfi_87_2_wmask = Output(UInt(32.W))
	val csr_rvfi_87_2_rdata = Output(UInt(32.W))
	val csr_rvfi_87_2_wdata = Output(UInt(32.W))
	val csr_rvfi_88_2_rmask = Output(UInt(32.W))
	val csr_rvfi_88_2_wmask = Output(UInt(32.W))
	val csr_rvfi_88_2_rdata = Output(UInt(32.W))
	val csr_rvfi_88_2_wdata = Output(UInt(32.W))
	val csr_rvfi_89_2_rmask = Output(UInt(32.W))
	val csr_rvfi_89_2_wmask = Output(UInt(32.W))
	val csr_rvfi_89_2_rdata = Output(UInt(32.W))
	val csr_rvfi_89_2_wdata = Output(UInt(32.W))
	val csr_rvfi_90_2_rmask = Output(UInt(32.W))
	val csr_rvfi_90_2_wmask = Output(UInt(32.W))
	val csr_rvfi_90_2_rdata = Output(UInt(32.W))
	val csr_rvfi_90_2_wdata = Output(UInt(32.W))
	val csr_rvfi_91_2_rmask = Output(UInt(32.W))
	val csr_rvfi_91_2_wmask = Output(UInt(32.W))
	val csr_rvfi_91_2_rdata = Output(UInt(32.W))
	val csr_rvfi_91_2_wdata = Output(UInt(32.W))
	val csr_rvfi_92_2_rmask = Output(UInt(32.W))
	val csr_rvfi_92_2_wmask = Output(UInt(32.W))
	val csr_rvfi_92_2_rdata = Output(UInt(32.W))
	val csr_rvfi_92_2_wdata = Output(UInt(32.W))
	val csr_rvfi_93_2_rmask = Output(UInt(32.W))
	val csr_rvfi_93_2_wmask = Output(UInt(32.W))
	val csr_rvfi_93_2_rdata = Output(UInt(32.W))
	val csr_rvfi_93_2_wdata = Output(UInt(32.W))
	val csr_rvfi_94_2_rmask = Output(UInt(32.W))
	val csr_rvfi_94_2_wmask = Output(UInt(32.W))
	val csr_rvfi_94_2_rdata = Output(UInt(32.W))
	val csr_rvfi_94_2_wdata = Output(UInt(32.W))
	val csr_rvfi_95_2_rmask = Output(UInt(32.W))
	val csr_rvfi_95_2_wmask = Output(UInt(32.W))
	val csr_rvfi_95_2_rdata = Output(UInt(32.W))
	val csr_rvfi_95_2_wdata = Output(UInt(32.W))
	val csr_rvfi_96_2_rmask = Output(UInt(32.W))
	val csr_rvfi_96_2_wmask = Output(UInt(32.W))
	val csr_rvfi_96_2_rdata = Output(UInt(32.W))
	val csr_rvfi_96_2_wdata = Output(UInt(32.W))
	val csr_rvfi_97_2_rmask = Output(UInt(32.W))
	val csr_rvfi_97_2_wmask = Output(UInt(32.W))
	val csr_rvfi_97_2_rdata = Output(UInt(32.W))
	val csr_rvfi_97_2_wdata = Output(UInt(32.W))
	val csr_rvfi_98_2_rmask = Output(UInt(32.W))
	val csr_rvfi_98_2_wmask = Output(UInt(32.W))
	val csr_rvfi_98_2_rdata = Output(UInt(32.W))
	val csr_rvfi_98_2_wdata = Output(UInt(32.W))
	val csr_rvfi_99_2_rmask = Output(UInt(32.W))
	val csr_rvfi_99_2_wmask = Output(UInt(32.W))
	val csr_rvfi_99_2_rdata = Output(UInt(32.W))
	val csr_rvfi_99_2_wdata = Output(UInt(32.W))
	val csr_rvfi_100_2_rmask = Output(UInt(32.W))
	val csr_rvfi_100_2_wmask = Output(UInt(32.W))
	val csr_rvfi_100_2_rdata = Output(UInt(32.W))
	val csr_rvfi_100_2_wdata = Output(UInt(32.W))
	val csr_rvfi_101_2_rmask = Output(UInt(32.W))
	val csr_rvfi_101_2_wmask = Output(UInt(32.W))
	val csr_rvfi_101_2_rdata = Output(UInt(32.W))
	val csr_rvfi_101_2_wdata = Output(UInt(32.W))
	val csr_rvfi_102_2_rmask = Output(UInt(32.W))
	val csr_rvfi_102_2_wmask = Output(UInt(32.W))
	val csr_rvfi_102_2_rdata = Output(UInt(32.W))
	val csr_rvfi_102_2_wdata = Output(UInt(32.W))
	val csr_rvfi_103_2_rmask = Output(UInt(32.W))
	val csr_rvfi_103_2_wmask = Output(UInt(32.W))
	val csr_rvfi_103_2_rdata = Output(UInt(32.W))
	val csr_rvfi_103_2_wdata = Output(UInt(32.W))
	val csr_rvfi_104_2_rmask = Output(UInt(32.W))
	val csr_rvfi_104_2_wmask = Output(UInt(32.W))
	val csr_rvfi_104_2_rdata = Output(UInt(32.W))
	val csr_rvfi_104_2_wdata = Output(UInt(32.W))
	val csr_rvfi_105_2_rmask = Output(UInt(32.W))
	val csr_rvfi_105_2_wmask = Output(UInt(32.W))
	val csr_rvfi_105_2_rdata = Output(UInt(32.W))
	val csr_rvfi_105_2_wdata = Output(UInt(32.W))
	val csr_rvfi_106_2_rmask = Output(UInt(32.W))
	val csr_rvfi_106_2_wmask = Output(UInt(32.W))
	val csr_rvfi_106_2_rdata = Output(UInt(32.W))
	val csr_rvfi_106_2_wdata = Output(UInt(32.W))
	val csr_rvfi_107_2_rmask = Output(UInt(32.W))
	val csr_rvfi_107_2_wmask = Output(UInt(32.W))
	val csr_rvfi_107_2_rdata = Output(UInt(32.W))
	val csr_rvfi_107_2_wdata = Output(UInt(32.W))
	val csr_rvfi_108_2_rmask = Output(UInt(32.W))
	val csr_rvfi_108_2_wmask = Output(UInt(32.W))
	val csr_rvfi_108_2_rdata = Output(UInt(32.W))
	val csr_rvfi_108_2_wdata = Output(UInt(32.W))
	val csr_rvfi_109_2_rmask = Output(UInt(32.W))
	val csr_rvfi_109_2_wmask = Output(UInt(32.W))
	val csr_rvfi_109_2_rdata = Output(UInt(32.W))
	val csr_rvfi_109_2_wdata = Output(UInt(32.W))
	val csr_rvfi_110_2_rmask = Output(UInt(32.W))
	val csr_rvfi_110_2_wmask = Output(UInt(32.W))
	val csr_rvfi_110_2_rdata = Output(UInt(32.W))
	val csr_rvfi_110_2_wdata = Output(UInt(32.W))
	val csr_rvfi_111_2_rmask = Output(UInt(32.W))
	val csr_rvfi_111_2_wmask = Output(UInt(32.W))
	val csr_rvfi_111_2_rdata = Output(UInt(32.W))
	val csr_rvfi_111_2_wdata = Output(UInt(32.W))
	val csr_rvfi_112_2_rmask = Output(UInt(32.W))
	val csr_rvfi_112_2_wmask = Output(UInt(32.W))
	val csr_rvfi_112_2_rdata = Output(UInt(32.W))
	val csr_rvfi_112_2_wdata = Output(UInt(32.W))
	val csr_rvfi_113_2_rmask = Output(UInt(32.W))
	val csr_rvfi_113_2_wmask = Output(UInt(32.W))
	val csr_rvfi_113_2_rdata = Output(UInt(32.W))
	val csr_rvfi_113_2_wdata = Output(UInt(32.W))
	val csr_rvfi_114_2_rmask = Output(UInt(32.W))
	val csr_rvfi_114_2_wmask = Output(UInt(32.W))
	val csr_rvfi_114_2_rdata = Output(UInt(32.W))
	val csr_rvfi_114_2_wdata = Output(UInt(32.W))
	val csr_rvfi_115_2_rmask = Output(UInt(32.W))
	val csr_rvfi_115_2_wmask = Output(UInt(32.W))
	val csr_rvfi_115_2_rdata = Output(UInt(32.W))
	val csr_rvfi_115_2_wdata = Output(UInt(32.W))
	val csr_rvfi_116_2_rmask = Output(UInt(32.W))
	val csr_rvfi_116_2_wmask = Output(UInt(32.W))
	val csr_rvfi_116_2_rdata = Output(UInt(32.W))
	val csr_rvfi_116_2_wdata = Output(UInt(32.W))
	val csr_rvfi_117_2_rmask = Output(UInt(32.W))
	val csr_rvfi_117_2_wmask = Output(UInt(32.W))
	val csr_rvfi_117_2_rdata = Output(UInt(32.W))
	val csr_rvfi_117_2_wdata = Output(UInt(32.W))
	val csr_rvfi_118_2_rmask = Output(UInt(32.W))
	val csr_rvfi_118_2_wmask = Output(UInt(32.W))
	val csr_rvfi_118_2_rdata = Output(UInt(32.W))
	val csr_rvfi_118_2_wdata = Output(UInt(32.W))
	val csr_rvfi_119_2_rmask = Output(UInt(32.W))
	val csr_rvfi_119_2_wmask = Output(UInt(32.W))
	val csr_rvfi_119_2_rdata = Output(UInt(32.W))
	val csr_rvfi_119_2_wdata = Output(UInt(32.W))
	val csr_rvfi_120_2_rmask = Output(UInt(32.W))
	val csr_rvfi_120_2_wmask = Output(UInt(32.W))
	val csr_rvfi_120_2_rdata = Output(UInt(32.W))
	val csr_rvfi_120_2_wdata = Output(UInt(32.W))
	val csr_rvfi_121_2_rmask = Output(UInt(32.W))
	val csr_rvfi_121_2_wmask = Output(UInt(32.W))
	val csr_rvfi_121_2_rdata = Output(UInt(32.W))
	val csr_rvfi_121_2_wdata = Output(UInt(32.W))
	val csr_rvfi_122_2_rmask = Output(UInt(32.W))
	val csr_rvfi_122_2_wmask = Output(UInt(32.W))
	val csr_rvfi_122_2_rdata = Output(UInt(32.W))
	val csr_rvfi_122_2_wdata = Output(UInt(32.W))
	val csr_rvfi_123_2_rmask = Output(UInt(32.W))
	val csr_rvfi_123_2_wmask = Output(UInt(32.W))
	val csr_rvfi_123_2_rdata = Output(UInt(32.W))
	val csr_rvfi_123_2_wdata = Output(UInt(32.W))
	val csr_rvfi_124_2_rmask = Output(UInt(32.W))
	val csr_rvfi_124_2_wmask = Output(UInt(32.W))
	val csr_rvfi_124_2_rdata = Output(UInt(32.W))
	val csr_rvfi_124_2_wdata = Output(UInt(32.W))
	val csr_rvfi_125_2_rmask = Output(UInt(32.W))
	val csr_rvfi_125_2_wmask = Output(UInt(32.W))
	val csr_rvfi_125_2_rdata = Output(UInt(32.W))
	val csr_rvfi_125_2_wdata = Output(UInt(32.W))
	val csr_rvfi_126_2_rmask = Output(UInt(32.W))
	val csr_rvfi_126_2_wmask = Output(UInt(32.W))
	val csr_rvfi_126_2_rdata = Output(UInt(32.W))
	val csr_rvfi_126_2_wdata = Output(UInt(32.W))
	val csr_rvfi_127_2_rmask = Output(UInt(32.W))
	val csr_rvfi_127_2_wmask = Output(UInt(32.W))
	val csr_rvfi_127_2_rdata = Output(UInt(32.W))
	val csr_rvfi_127_2_wdata = Output(UInt(32.W))
	val csr_rvfi_128_2_rmask = Output(UInt(32.W))
	val csr_rvfi_128_2_wmask = Output(UInt(32.W))
	val csr_rvfi_128_2_rdata = Output(UInt(32.W))
	val csr_rvfi_128_2_wdata = Output(UInt(32.W))
	val csr_rvfi_129_2_rmask = Output(UInt(32.W))
	val csr_rvfi_129_2_wmask = Output(UInt(32.W))
	val csr_rvfi_129_2_rdata = Output(UInt(32.W))
	val csr_rvfi_129_2_wdata = Output(UInt(32.W))
	val csr_rvfi_130_2_rmask = Output(UInt(32.W))
	val csr_rvfi_130_2_wmask = Output(UInt(32.W))
	val csr_rvfi_130_2_rdata = Output(UInt(32.W))
	val csr_rvfi_130_2_wdata = Output(UInt(32.W))
	val csr_rvfi_131_2_rmask = Output(UInt(32.W))
	val csr_rvfi_131_2_wmask = Output(UInt(32.W))
	val csr_rvfi_131_2_rdata = Output(UInt(32.W))
	val csr_rvfi_131_2_wdata = Output(UInt(32.W))
	val csr_rvfi_132_2_rmask = Output(UInt(32.W))
	val csr_rvfi_132_2_wmask = Output(UInt(32.W))
	val csr_rvfi_132_2_rdata = Output(UInt(32.W))
	val csr_rvfi_132_2_wdata = Output(UInt(32.W))
	val csr_rvfi_133_2_rmask = Output(UInt(32.W))
	val csr_rvfi_133_2_wmask = Output(UInt(32.W))
	val csr_rvfi_133_2_rdata = Output(UInt(32.W))
	val csr_rvfi_133_2_wdata = Output(UInt(32.W))
	val csr_rvfi_134_2_rmask = Output(UInt(32.W))
	val csr_rvfi_134_2_wmask = Output(UInt(32.W))
	val csr_rvfi_134_2_rdata = Output(UInt(32.W))
	val csr_rvfi_134_2_wdata = Output(UInt(32.W))
	val csr_rvfi_135_2_rmask = Output(UInt(32.W))
	val csr_rvfi_135_2_wmask = Output(UInt(32.W))
	val csr_rvfi_135_2_rdata = Output(UInt(32.W))
	val csr_rvfi_135_2_wdata = Output(UInt(32.W))
	val csr_rvfi_136_2_rmask = Output(UInt(32.W))
	val csr_rvfi_136_2_wmask = Output(UInt(32.W))
	val csr_rvfi_136_2_rdata = Output(UInt(32.W))
	val csr_rvfi_136_2_wdata = Output(UInt(32.W))
	val csr_rvfi_137_2_rmask = Output(UInt(32.W))
	val csr_rvfi_137_2_wmask = Output(UInt(32.W))
	val csr_rvfi_137_2_rdata = Output(UInt(32.W))
	val csr_rvfi_137_2_wdata = Output(UInt(32.W))
	val csr_rvfi_138_2_rmask = Output(UInt(32.W))
	val csr_rvfi_138_2_wmask = Output(UInt(32.W))
	val csr_rvfi_138_2_rdata = Output(UInt(32.W))
	val csr_rvfi_138_2_wdata = Output(UInt(32.W))
	val csr_rvfi_139_2_rmask = Output(UInt(32.W))
	val csr_rvfi_139_2_wmask = Output(UInt(32.W))
	val csr_rvfi_139_2_rdata = Output(UInt(32.W))
	val csr_rvfi_139_2_wdata = Output(UInt(32.W))
	val csr_rvfi_140_2_rmask = Output(UInt(32.W))
	val csr_rvfi_140_2_wmask = Output(UInt(32.W))
	val csr_rvfi_140_2_rdata = Output(UInt(32.W))
	val csr_rvfi_140_2_wdata = Output(UInt(32.W))
	val csr_rvfi_141_2_rmask = Output(UInt(32.W))
	val csr_rvfi_141_2_wmask = Output(UInt(32.W))
	val csr_rvfi_141_2_rdata = Output(UInt(32.W))
	val csr_rvfi_141_2_wdata = Output(UInt(32.W))
	val io_interrupt_m_ext = Input(Bool())
	val io_interrupt_m_timer = Input(Bool())
}