<!DOCTYPE html>
<html><head><title>joekychen/linux » lib › raid6 › sse2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sse2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* -*- linux-c -*- ------------------------------------------------------- *</span>
<span class="cm"> *</span>
<span class="cm"> *   Copyright 2002 H. Peter Anvin - All Rights Reserved</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation, Inc., 53 Temple Place Ste 330,</span>
<span class="cm"> *   Boston MA 02111-1307, USA; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version; incorporated herein by reference.</span>
<span class="cm"> *</span>
<span class="cm"> * ----------------------------------------------------------------------- */</span>

<span class="cm">/*</span>
<span class="cm"> * raid6/sse2.c</span>
<span class="cm"> *</span>
<span class="cm"> * SSE-2 implementation of RAID-6 syndrome functions</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#if (defined(__i386__) || defined(__x86_64__)) &amp;&amp; !defined(__arch_um__)</span>

<span class="cp">#include &lt;linux/raid/pq.h&gt;</span>
<span class="cp">#include &quot;x86.h&quot;</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">raid6_sse_constants</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">x1d</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">}</span> <span class="n">raid6_sse_constants</span>  <span class="n">__attribute__</span><span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">16</span><span class="p">)))</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x1d1d1d1d1d1d1d1dULL</span><span class="p">,</span> <span class="mh">0x1d1d1d1d1d1d1d1dULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">raid6_have_sse2</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Not really boot_cpu but &quot;all_cpus&quot; */</span>
	<span class="k">return</span> <span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_MMX</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_FXSR</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_XMM</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_XMM2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Plain SSE2 implementation</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">raid6_sse21_gen_syndrome</span><span class="p">(</span><span class="kt">int</span> <span class="n">disks</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">bytes</span><span class="p">,</span> <span class="kt">void</span> <span class="o">**</span><span class="n">ptrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="o">**</span><span class="n">dptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">**</span><span class="p">)</span><span class="n">ptrs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="o">*</span><span class="n">q</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">d</span><span class="p">,</span> <span class="n">z</span><span class="p">,</span> <span class="n">z0</span><span class="p">;</span>

	<span class="n">z0</span> <span class="o">=</span> <span class="n">disks</span> <span class="o">-</span> <span class="mi">3</span><span class="p">;</span>		<span class="cm">/* Highest data disk */</span>
	<span class="n">p</span> <span class="o">=</span> <span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span>		<span class="cm">/* XOR parity */</span>
	<span class="n">q</span> <span class="o">=</span> <span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="o">+</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* RS syndrome */</span>

	<span class="n">kernel_fpu_begin</span><span class="p">();</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">raid6_sse_constants</span><span class="p">.</span><span class="n">x1d</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm5&quot;</span><span class="p">);</span>	<span class="cm">/* Zero temp */</span>

	<span class="k">for</span> <span class="p">(</span> <span class="n">d</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">d</span> <span class="o">&lt;</span> <span class="n">bytes</span> <span class="p">;</span> <span class="n">d</span> <span class="o">+=</span> <span class="mi">16</span> <span class="p">)</span> <span class="p">{</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;prefetchnta %0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm2&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span> <span class="cm">/* P[0] */</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;prefetchnta %0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %xmm2,%xmm4&quot;</span><span class="p">);</span> <span class="cm">/* Q[0] */</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm6&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
		<span class="k">for</span> <span class="p">(</span> <span class="n">z</span> <span class="o">=</span> <span class="n">z0</span><span class="o">-</span><span class="mi">2</span> <span class="p">;</span> <span class="n">z</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">z</span><span class="o">--</span> <span class="p">)</span> <span class="p">{</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;prefetchnta %0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pcmpgtb %xmm4,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;paddb %xmm4,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pand %xmm0,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm6,%xmm2&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm6,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm6&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
		<span class="p">}</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pcmpgtb %xmm4,%xmm5&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;paddb %xmm4,%xmm4&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pand %xmm0,%xmm5&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm4&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm5&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm6,%xmm2&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm6,%xmm4&quot;</span><span class="p">);</span>

		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm2,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm2,%xmm2&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm4,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm4,%xmm4&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;sfence&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">kernel_fpu_end</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">raid6_calls</span> <span class="n">raid6_sse2x1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">raid6_sse21_gen_syndrome</span><span class="p">,</span>
	<span class="n">raid6_have_sse2</span><span class="p">,</span>
	<span class="s">&quot;sse2x1&quot;</span><span class="p">,</span>
	<span class="mi">1</span>			<span class="cm">/* Has cache hints */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Unrolled-by-2 SSE2 implementation</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">raid6_sse22_gen_syndrome</span><span class="p">(</span><span class="kt">int</span> <span class="n">disks</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">bytes</span><span class="p">,</span> <span class="kt">void</span> <span class="o">**</span><span class="n">ptrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="o">**</span><span class="n">dptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">**</span><span class="p">)</span><span class="n">ptrs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="o">*</span><span class="n">q</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">d</span><span class="p">,</span> <span class="n">z</span><span class="p">,</span> <span class="n">z0</span><span class="p">;</span>

	<span class="n">z0</span> <span class="o">=</span> <span class="n">disks</span> <span class="o">-</span> <span class="mi">3</span><span class="p">;</span>		<span class="cm">/* Highest data disk */</span>
	<span class="n">p</span> <span class="o">=</span> <span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span>		<span class="cm">/* XOR parity */</span>
	<span class="n">q</span> <span class="o">=</span> <span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="o">+</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* RS syndrome */</span>

	<span class="n">kernel_fpu_begin</span><span class="p">();</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">raid6_sse_constants</span><span class="p">.</span><span class="n">x1d</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm5&quot;</span><span class="p">);</span> <span class="cm">/* Zero temp */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm7&quot;</span><span class="p">);</span> <span class="cm">/* Zero temp */</span>

	<span class="cm">/* We uniformly assume a single prefetch covers at least 32 bytes */</span>
	<span class="k">for</span> <span class="p">(</span> <span class="n">d</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">d</span> <span class="o">&lt;</span> <span class="n">bytes</span> <span class="p">;</span> <span class="n">d</span> <span class="o">+=</span> <span class="mi">32</span> <span class="p">)</span> <span class="p">{</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;prefetchnta %0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm2&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>    <span class="cm">/* P[0] */</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm3&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="p">][</span><span class="n">d</span><span class="o">+</span><span class="mi">16</span><span class="p">]));</span> <span class="cm">/* P[1] */</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %xmm2,%xmm4&quot;</span><span class="p">);</span> <span class="cm">/* Q[0] */</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %xmm3,%xmm6&quot;</span><span class="p">);</span> <span class="cm">/* Q[1] */</span>
		<span class="k">for</span> <span class="p">(</span> <span class="n">z</span> <span class="o">=</span> <span class="n">z0</span><span class="o">-</span><span class="mi">1</span> <span class="p">;</span> <span class="n">z</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">z</span><span class="o">--</span> <span class="p">)</span> <span class="p">{</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;prefetchnta %0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pcmpgtb %xmm4,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pcmpgtb %xmm6,%xmm7&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;paddb %xmm4,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;paddb %xmm6,%xmm6&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pand %xmm0,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pand %xmm0,%xmm7&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm6&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm5&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm7&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="o">+</span><span class="mi">16</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm2&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm3&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm6&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm7&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm2,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm3,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="n">d</span><span class="o">+</span><span class="mi">16</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm4,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm6,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="n">d</span><span class="o">+</span><span class="mi">16</span><span class="p">]));</span>
	<span class="p">}</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;sfence&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">kernel_fpu_end</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">raid6_calls</span> <span class="n">raid6_sse2x2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">raid6_sse22_gen_syndrome</span><span class="p">,</span>
	<span class="n">raid6_have_sse2</span><span class="p">,</span>
	<span class="s">&quot;sse2x2&quot;</span><span class="p">,</span>
	<span class="mi">1</span>			<span class="cm">/* Has cache hints */</span>
<span class="p">};</span>

<span class="cp">#endif</span>

<span class="cp">#if defined(__x86_64__) &amp;&amp; !defined(__arch_um__)</span>

<span class="cm">/*</span>
<span class="cm"> * Unrolled-by-4 SSE2 implementation</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">raid6_sse24_gen_syndrome</span><span class="p">(</span><span class="kt">int</span> <span class="n">disks</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">bytes</span><span class="p">,</span> <span class="kt">void</span> <span class="o">**</span><span class="n">ptrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="o">**</span><span class="n">dptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">**</span><span class="p">)</span><span class="n">ptrs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="o">*</span><span class="n">q</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">d</span><span class="p">,</span> <span class="n">z</span><span class="p">,</span> <span class="n">z0</span><span class="p">;</span>

	<span class="n">z0</span> <span class="o">=</span> <span class="n">disks</span> <span class="o">-</span> <span class="mi">3</span><span class="p">;</span>		<span class="cm">/* Highest data disk */</span>
	<span class="n">p</span> <span class="o">=</span> <span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span>		<span class="cm">/* XOR parity */</span>
	<span class="n">q</span> <span class="o">=</span> <span class="n">dptr</span><span class="p">[</span><span class="n">z0</span><span class="o">+</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* RS syndrome */</span>

	<span class="n">kernel_fpu_begin</span><span class="p">();</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm0&quot;</span> <span class="o">::</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">raid6_sse_constants</span><span class="p">.</span><span class="n">x1d</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm2,%xmm2&quot;</span><span class="p">);</span>	<span class="cm">/* P[0] */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm3,%xmm3&quot;</span><span class="p">);</span>	<span class="cm">/* P[1] */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm4,%xmm4&quot;</span><span class="p">);</span> 	<span class="cm">/* Q[0] */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm5&quot;</span><span class="p">);</span>	<span class="cm">/* Zero temp */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm6,%xmm6&quot;</span><span class="p">);</span> 	<span class="cm">/* Q[1] */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm7&quot;</span><span class="p">);</span> 	<span class="cm">/* Zero temp */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm10,%xmm10&quot;</span><span class="p">);</span>	<span class="cm">/* P[2] */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm11,%xmm11&quot;</span><span class="p">);</span>	<span class="cm">/* P[3] */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm12,%xmm12&quot;</span><span class="p">);</span> 	<span class="cm">/* Q[2] */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm13,%xmm13&quot;</span><span class="p">);</span>	<span class="cm">/* Zero temp */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm14,%xmm14&quot;</span><span class="p">);</span> 	<span class="cm">/* Q[3] */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm15,%xmm15&quot;</span><span class="p">);</span> 	<span class="cm">/* Zero temp */</span>

	<span class="k">for</span> <span class="p">(</span> <span class="n">d</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">d</span> <span class="o">&lt;</span> <span class="n">bytes</span> <span class="p">;</span> <span class="n">d</span> <span class="o">+=</span> <span class="mi">64</span> <span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span> <span class="n">z</span> <span class="o">=</span> <span class="n">z0</span> <span class="p">;</span> <span class="n">z</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">z</span><span class="o">--</span> <span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* The second prefetch seems to improve performance... */</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;prefetchnta %0&quot;</span> <span class="o">::</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;prefetchnta %0&quot;</span> <span class="o">::</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="o">+</span><span class="mi">32</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pcmpgtb %xmm4,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pcmpgtb %xmm6,%xmm7&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pcmpgtb %xmm12,%xmm13&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pcmpgtb %xmm14,%xmm15&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;paddb %xmm4,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;paddb %xmm6,%xmm6&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;paddb %xmm12,%xmm12&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;paddb %xmm14,%xmm14&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pand %xmm0,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pand %xmm0,%xmm7&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pand %xmm0,%xmm13&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pand %xmm0,%xmm15&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm6&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm13,%xmm12&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm15,%xmm14&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm5&quot;</span> <span class="o">::</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm7&quot;</span> <span class="o">::</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="o">+</span><span class="mi">16</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm13&quot;</span> <span class="o">::</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="o">+</span><span class="mi">32</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movdqa %0,%%xmm15&quot;</span> <span class="o">::</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">dptr</span><span class="p">[</span><span class="n">z</span><span class="p">][</span><span class="n">d</span><span class="o">+</span><span class="mi">48</span><span class="p">]));</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm2&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm3&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm13,%xmm10&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm15,%xmm11&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm4&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm6&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm13,%xmm12&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm15,%xmm14&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm5,%xmm5&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm7,%xmm7&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm13,%xmm13&quot;</span><span class="p">);</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm15,%xmm15&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm2,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm2,%xmm2&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm3,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="n">d</span><span class="o">+</span><span class="mi">16</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm3,%xmm3&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm10,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="n">d</span><span class="o">+</span><span class="mi">32</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm10,%xmm10&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm11,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="n">d</span><span class="o">+</span><span class="mi">48</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm11,%xmm11&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm4,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="n">d</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm4,%xmm4&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm6,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="n">d</span><span class="o">+</span><span class="mi">16</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm6,%xmm6&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm12,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="n">d</span><span class="o">+</span><span class="mi">32</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm12,%xmm12&quot;</span><span class="p">);</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movntdq %%xmm14,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="n">d</span><span class="o">+</span><span class="mi">48</span><span class="p">]));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;pxor %xmm14,%xmm14&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;sfence&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">kernel_fpu_end</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">raid6_calls</span> <span class="n">raid6_sse2x4</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">raid6_sse24_gen_syndrome</span><span class="p">,</span>
	<span class="n">raid6_have_sse2</span><span class="p">,</span>
	<span class="s">&quot;sse2x4&quot;</span><span class="p">,</span>
	<span class="mi">1</span>			<span class="cm">/* Has cache hints */</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
