#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20121218-439-gbc9382e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x12c39d0 .scope module, "TestBench" "TestBench" 2 50;
 .timescale -9 -10;
v0x12ed080_0 .net "clk", 0 0, v0x12eccb0_0;  1 drivers
v0x12ed140_0 .net "data_result", 7 0, v0x12ecda0_0;  1 drivers
v0x12ed250_0 .net "data_result_AF", 7 0, v0x12eba10_0;  1 drivers
v0x12ed340_0 .net "data_written", 7 0, v0x12ec850_0;  1 drivers
v0x12ed450_0 .net "select", 0 0, v0x12ecf60_0;  1 drivers
v0x12ed590_0 .net "select_AF", 0 0, v0x12ec220_0;  1 drivers
S_0x12c2c30 .scope module, "ffd_1" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 56, 3 1 0, S_0x12c39d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Enable"
    .port_info 3 /INPUT 8 "D"
    .port_info 4 /OUTPUT 8 "Q"
P_0x12c3d50 .param/l "SIZE" 0 3 1, +C4<01000>;
v0x12c29c0_0 .net "Clock", 0 0, v0x12eccb0_0;  alias, 1 drivers
v0x12eb860_0 .net "D", 7 0, v0x12ecda0_0;  alias, 1 drivers
L_0x7f555c937060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12eb940_0 .net "Enable", 0 0, L_0x7f555c937060;  1 drivers
v0x12eba10_0 .var "Q", 7 0;
L_0x7f555c937018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ebaf0_0 .net "Reset", 0 0, L_0x7f555c937018;  1 drivers
E_0x12d0340 .event posedge, v0x12c29c0_0;
S_0x12ebca0 .scope module, "ffd_2" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 57, 3 1 0, S_0x12c39d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Enable"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /OUTPUT 1 "Q"
P_0x12ebe80 .param/l "SIZE" 0 3 1, +C4<01>;
v0x12ebfc0_0 .net "Clock", 0 0, v0x12eccb0_0;  alias, 1 drivers
v0x12ec090_0 .net "D", 0 0, v0x12ecf60_0;  alias, 1 drivers
L_0x7f555c9370f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ec150_0 .net "Enable", 0 0, L_0x7f555c9370f0;  1 drivers
v0x12ec220_0 .var "Q", 0 0;
L_0x7f555c9370a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ec300_0 .net "Reset", 0 0, L_0x7f555c9370a8;  1 drivers
S_0x12ec4b0 .scope module, "regA" "register" 2 55, 4 3 0, S_0x12c39d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /OUTPUT 8 "out"
v0x12ec740_0 .net "in", 7 0, v0x12eba10_0;  alias, 1 drivers
v0x12ec850_0 .var "out", 7 0;
v0x12ec910_0 .net "select", 0 0, v0x12ec220_0;  alias, 1 drivers
E_0x12ec6c0 .event edge, v0x12eba10_0, v0x12ec220_0;
S_0x12eca50 .scope module, "tester1" "reg_tester" 2 54, 2 5 0, S_0x12c39d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_written"
    .port_info 1 /OUTPUT 8 "data_result"
    .port_info 2 /OUTPUT 1 "select"
    .port_info 3 /OUTPUT 1 "clk"
v0x12eccb0_0 .var "clk", 0 0;
v0x12ecda0_0 .var "data_result", 7 0;
v0x12ece60_0 .net "data_written", 7 0, v0x12ec850_0;  alias, 1 drivers
v0x12ecf60_0 .var "select", 0 0;
    .scope S_0x12eca50;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "register.vcd" {0 0};
    %vpi_call 2 17 "$dumpvars" {0 0};
    %vpi_call 2 18 "$display", "Time Diagram" {0 0};
    %vpi_call 2 19 "$monitor", "t=", $time, " ", "Input: %d", v0x12ecda0_0, " ", "Output: %d", v0x12ece60_0 {0 0};
    %end;
    .thread T_0;
    .scope S_0x12eca50;
T_1 ;
    %set/v v0x12eccb0_0, 0, 1;
    %set/v v0x12ecf60_0, 0, 1;
    %set/v v0x12ecda0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x12eca50;
T_2 ;
    %movi 8, 13, 5;
T_2.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_2.1, 5;
    %add 8, 1, 5;
    %delay 100, 0;
    %ix/load 0, 1, 0;
    %load/vp0 13, v0x12ecda0_0, 8;
    %set/v v0x12ecda0_0, 13, 8;
    %jmp T_2.0;
T_2.1 ;
    %delay 100, 0;
    %vpi_call 2 34 "$finish" {0 0};
    %end;
    .thread T_2;
    .scope S_0x12eca50;
T_3 ;
    %movi 8, 12, 5;
T_3.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_3.1, 5;
    %add 8, 1, 5;
    %delay 300, 0;
    %load/v 13, v0x12ecf60_0, 1;
    %inv 13, 1;
    %set/v v0x12ecf60_0, 13, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x12eca50;
T_4 ;
    %movi 8, 50, 7;
T_4.0 %cmp/s 0, 8, 7;
    %jmp/0xz T_4.1, 5;
    %add 8, 1, 7;
    %delay 50, 0;
    %load/v 15, v0x12eccb0_0, 1;
    %inv 15, 1;
    %set/v v0x12eccb0_0, 15, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x12ec4b0;
T_5 ;
    %wait E_0x12ec6c0;
    %delay 10, 0;
    %load/v 8, v0x12ec910_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x12ec740_0, 8;
    %set/v v0x12ec850_0, 8, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12c2c30;
T_6 ;
    %wait E_0x12d0340;
    %load/v 8, v0x12ebaf0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x12eba10_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x12eb940_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x12eb860_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x12eba10_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12ebca0;
T_7 ;
    %wait E_0x12d0340;
    %load/v 8, v0x12ec300_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x12ec220_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x12ec150_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x12ec090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x12ec220_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "reg_testbench.v";
    "././../Verilog_Modules/ffd.v";
    "././../Verilog_Modules/reg.v";
