INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/EAAES_coreips/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_prog
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/EAAES_coreips/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/EAAES_coreips/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/sim/Block_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity m00_couplers_imp_ZVJF7L
INFO: [VRFC 10-307] analyzing entity m01_couplers_imp_15Q8R9D
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_17B5XCI
INFO: [VRFC 10-307] analyzing entity Block_design_ps7_0_axi_periph_0
INFO: [VRFC 10-307] analyzing entity Block_design
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_pwm_prog_0_0/sim/Block_design_pwm_prog_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_pwm_prog_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_mux2_0_0/sim/Block_design_mux2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_mux2_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_counter_0_0/sim/Block_design_counter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_counter_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_axi_timer_0_0_1/sim/Block_design_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_rst_ps7_0_50M_0/sim/Block_design_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_rst_ps7_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/src/pmod_rotary.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pmod_rotary
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_v2_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_encoder_0_0_1/sim/Block_design_encoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_encoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0_drp_to_axi_stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity drp_to_axi4stream
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0_xadc_core_drp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_xadc_wiz_0_0_xadc_core_drp
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0_axi_xadc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_xadc_wiz_0_0_axi_xadc
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_xadc_wiz_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_axi_gpio_0_0_1/sim/Block_design_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/hdl/Block_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_design_wrapper
