./drivers/mtd/devices/docg3.h:347:	    TP_PROTO(int op, int width, u16 reg, int val),
./drivers/mtd/devices/docg3.h:348:	    TP_ARGS(op, width, reg, val),
./drivers/mtd/devices/docg3.h:351:		    __field(unsigned char, width)
./drivers/mtd/devices/docg3.h:356:		    __entry->width = width;
./drivers/mtd/devices/docg3.h:360:		      __entry->op ? "write" : "read", __entry->width,
./drivers/usb/musb/musb_core.h:405:	unsigned		hb_iso_rx:1;	/* high bandwidth iso rx? */
./drivers/usb/musb/musb_core.h:406:	unsigned		hb_iso_tx:1;	/* high bandwidth iso tx? */
./drivers/usb/musb/musb_regs.h:144:#define MUSB_CONFIGDATA_UTMIDW		0x01	/* Data width 0/1 => 8/16bits */
./drivers/usb/musb/musb_host.h:70:	u8			hb_mult;	/* high bandwidth pkts per uf */
./drivers/usb/gadget/fsl_usb2_udc.h:236:/* bit 28 is parallel transceiver width for UTMI interface */
./drivers/usb/gadget/uvc.h:118:	unsigned int width;
./drivers/usb/misc/usb_u132.h:99:			      u8 width, u32 *data);
./drivers/usb/misc/usb_u132.h:101:			       u8 width, u32 data);
./drivers/usb/c67x00/c67x00-hcd.h:37: * are very important, bandwidth can be sacrificed to guarantee that the
./drivers/usb/c67x00/c67x00-hcd.h:50: * Bandwidth is described in bit time so with a 12MHz USB clock and 1ms
./drivers/usb/c67x00/c67x00-hcd.h:81:	/* USB bandwidth allocated to td_list */
./drivers/usb/c67x00/c67x00-hcd.h:82:	int bandwidth_allocated;
./drivers/usb/c67x00/c67x00-hcd.h:83:	/* USB bandwidth allocated for isoc/int transfer */
./drivers/usb/wusbcore/wusbhc.h:268:	struct uwb_rsv *rsv;		/* cluster bandwidth reservation */
./drivers/usb/wusbcore/wusbhc.h:413:/* Bandwidth reservation */
./drivers/usb/otg/fsl_otg.h:143:/* bit 28 is parallel transceiver width for UTMI interface */
./drivers/usb/host/ehci.h:361:	unsigned		bandwidth;
./drivers/usb/host/isp1760-hcd.h:122:#define ISP1760_FLAG_BUS_WIDTH_16	0x00000002 /* 16-bit data bus width */
./drivers/usb/host/oxu210hp.h:315:	u8			usecs;		/* intr bandwidth */
./drivers/usb/host/oxu210hp.h:318:	u16			tt_usecs;	/* tt downstream bandwidth */
./drivers/usb/host/xhci.h:104:/* true: HC can do bandwidth negotiation */
./drivers/usb/host/xhci.h:759: * bandwidth.  Keep track of endpoint info here.  Each root port is allocated
./drivers/usb/host/xhci.h:760: * the full bus bandwidth.  We must also treat TTs (including each port under a
./drivers/usb/host/xhci.h:761: * multi-TT hub) as a separate bandwidth domain.  The direct memory interface
./drivers/usb/host/xhci.h:762: * (DMI) also limits the total bandwidth (across all domains) that can be used.
./drivers/usb/host/xhci.h:777: * can use, so must represent bandwidth in a less precise manner to mimic what
./drivers/usb/host/xhci.h:797:/* The TTs need to claim roughly twice as much bandwidth (94 bytes per
./drivers/usb/host/xhci.h:805:/* Bandwidth limits in blocks */
./drivers/usb/host/xhci.h:814:/* Percentage of bus bandwidth reserved for non-periodic transfers */
./drivers/usb/host/xhci.h:860:	/* Bandwidth checking storage */
./drivers/usb/host/xhci.h:886:	/* Includes reserved bandwidth for async endpoints */
./drivers/usb/host/xhci.h:924: * For each roothub, keep track of the bandwidth information for each periodic
./drivers/usb/host/xhci.h:928: * hub is a separate bandwidth domain.  The interval information for the
./drivers/usb/host/xhci.h:990:/* Bandwidth Error - not enough room in schedule for this dev config */
./drivers/usb/host/xhci.h:1010:/* Bandwidth Overrun Error - isoc ep exceeded its allocated bandwidth */
./drivers/usb/host/xhci.h:1043:/* Secondary Bandwidth Error - may be returned by a Configure Endpoint cmd */
./drivers/usb/host/xhci.h:1180:/* Negotiate Bandwidth Command (opt) */
./drivers/usb/host/xhci.h:1184:/* Get port bandwidth Command */
./drivers/usb/host/xhci.h:1198:/* Bandwidth Request Event (opt) */
./drivers/usb/host/xhci.h:1433:	/* For keeping track of bandwidth domains per roothub. */
./drivers/usb/host/xhci.h:1735:int xhci_check_bandwidth(struct usb_hcd *hcd, struct usb_device *udev);
./drivers/usb/host/xhci.h:1736:void xhci_reset_bandwidth(struct usb_hcd *hcd, struct usb_device *udev);
./drivers/usb/host/isp1362.h:97:#define ISP1362_REG(name, addr, width, rw) \
./drivers/usb/host/isp1362.h:98:static isp1362_reg_t ISP1362_REG_##name = ((addr) | (width) | (rw))
./drivers/usb/host/isp1362.h:108:#define ISP1362_REG(name, addr, width, rw) \
./drivers/usb/host/uhci-hcd.h:93:/* When no queues need Full-Speed Bandwidth Reclamation,
./drivers/usb/host/uhci-hcd.h:179:	unsigned int bandwidth_reserved:1;	/* Periodic bandwidth has
./drivers/usb/host/uhci-hcd.h:310: * There is a special terminating QH used to keep full-speed bandwidth
./drivers/staging/rts_pstor/rtsx_chip.h:736:	/* card bus width */
./drivers/staging/rts_pstor/rtsx_chip.h:737:	u8			card_bus_width[MAX_ALLOWED_LUN_CNT];
./drivers/staging/rts5139/sd.h:300:		int cmd_len, u16 byte_cnt, u16 blk_cnt, u8 bus_width,
./drivers/staging/rts5139/rts51x_chip.h:751:	/* card bus width */
./drivers/staging/rts5139/rts51x_chip.h:752:	u8 card_bus_width[MAX_ALLOWED_LUN_CNT];
./drivers/staging/easycap/easycap.h:399:	int                     width;
./drivers/staging/westbridge/astoria/include/linux/westbridge/cyasusb.h:93:  64-byte low bandwidth endpoint, four bulk
./drivers/staging/westbridge/astoria/include/linux/westbridge/cyasusb.h:115:  bandwidth bulk/interrupt
./drivers/staging/omapdrm/tcm.h:59:	u16 width, height;	/* container dimensions */
./drivers/staging/omapdrm/tcm.h:64:	to the list.  It may also contain copies of width and height to notice
./drivers/staging/omapdrm/tcm.h:65:	any changes to the publicly available width and height fields. */
./drivers/staging/omapdrm/tcm.h:69:	s32 (*reserve_2d)(struct tcm *tcm, u16 height, u16 width, u8 align,
./drivers/staging/omapdrm/tcm.h:87: *   width and height fits within container
./drivers/staging/omapdrm/tcm.h:92:struct tcm *sita_init(u16 width, u16 height, struct tcm_pt *attr);
./drivers/staging/omapdrm/tcm.h:116: * @param width		Width(in pages) of area to be reserved.
./drivers/staging/omapdrm/tcm.h:129:static inline s32 tcm_reserve_2d(struct tcm *tcm, u16 width, u16 height,
./drivers/staging/omapdrm/tcm.h:134:		(area == NULL || width == 0 || height == 0 ||
./drivers/staging/omapdrm/tcm.h:137:		(height > tcm->height || width > tcm->width) ? -ENOMEM : 0;
./drivers/staging/omapdrm/tcm.h:141:		res = tcm->reserve_2d(tcm, height, width, align, area);
./drivers/staging/omapdrm/tcm.h:167:		slots > (tcm->width * (u32) tcm->height) ? -ENOMEM : 0;
./drivers/staging/omapdrm/tcm.h:225:		(slice->p0.x || (slice->p1.x != slice->tcm->width - 1))) {
./drivers/staging/omapdrm/tcm.h:227:		slice->p1.x = slice->tcm->width - 1;
./drivers/staging/omapdrm/tcm.h:243:		area->p1.x < area->tcm->width &&
./drivers/staging/omapdrm/tcm.h:248:		  area->p0.x < area->tcm->width &&
./drivers/staging/omapdrm/tcm.h:249:		  area->p0.x + area->p0.y * area->tcm->width <=
./drivers/staging/omapdrm/tcm.h:250:		  area->p1.x + area->p1.y * area->tcm->width) ||
./drivers/staging/omapdrm/tcm.h:265:		i = p->x + p->y * a->tcm->width;
./drivers/staging/omapdrm/tcm.h:266:		return i >= a->p0.x + a->p0.y * a->tcm->width &&
./drivers/staging/omapdrm/tcm.h:267:		       i <= a->p1.x + a->p1.y * a->tcm->width;
./drivers/staging/omapdrm/tcm.h:271:/* calculate area width */
./drivers/staging/omapdrm/tcm.h:272:static inline u16 __tcm_area_width(struct tcm_area *area)
./drivers/staging/omapdrm/tcm.h:287:		__tcm_area_width(area) * __tcm_area_height(area) :
./drivers/staging/omapdrm/tcm.h:289:							area->tcm->width;
./drivers/staging/omapdrm/tcm.h:292:#define tcm_awidth(area) __tcm_area_width(&(area))
./drivers/staging/omapdrm/tcm.h:304:	a->p1.x = (a->p0.x + num_pg - 1) % a->tcm->width;
./drivers/staging/omapdrm/tcm.h:305:	a->p1.y = a->p0.y + ((a->p0.x + num_pg - 1) / a->tcm->width);
./drivers/staging/omapdrm/omap_dmm_priv.h:170:	int container_width;
./drivers/staging/omapdrm/omap_dmm_priv.h:172:	int lut_width;
./drivers/staging/omapdrm/omap_drv.h:154:static inline int align_pitch(int pitch, int width, int bpp)
./drivers/staging/omapdrm/omap_drv.h:158:	pitch = max(pitch, width * bytespp);
./drivers/staging/omapdrm/omap_drm.h:54:		uint16_t width;
./drivers/staging/media/easycap/easycap.h:379:	int                     width;
./drivers/staging/media/solo6x10/solo6x10.h:165:	u16			width;
./drivers/staging/media/as102/as10x_types.h:28:/* bandwidth constant values */
./drivers/staging/media/as102/as10x_types.h:130:	/* bandwidth */
./drivers/staging/media/as102/as10x_types.h:131:	uint8_t bandwidth;
./drivers/staging/media/go7007/go7007-priv.h:81:	int sensor_width;
./drivers/staging/media/go7007/go7007-priv.h:185:	int width;
./drivers/staging/media/go7007/wis-i2c.h:36:	unsigned int width;
./drivers/staging/comedi/drivers/jr3_pci.h:440:	 * for minimums and maximums at full sensor bandwidth. This area is
./drivers/staging/comedi/drivers/jr3_pci.h:476:	 * is 1, the rates are calculated at full sensor bandwidth. If
./drivers/staging/comedi/drivers/jr3_pci.h:510:	 * calculated at the sensor data bandwidth. So this counter would
./drivers/staging/comedi/drivers/addi-data/hwdrv_APCI1710.h:19:#define COMEDI_SUBD_PWM			12	/* Pulse width Measurement */
./drivers/staging/comedi/drivers/plx9080.h:106:#define  RGN_WIDTH         0x00000002	/* Local bus width bits */
./drivers/staging/rtl8192u/ieee80211/rtl819x_HT.h:80:	CHNLOP_SWBW = 2, // Bandwidth switching in progress
./drivers/staging/rtl8192u/ieee80211/rtl819x_HT.h:137:typedef enum _HT_Bandwidth_40MHZ_Sub_Carrier{
./drivers/staging/rtl8192u/ieee80211/rtl819x_HT.h:305:	u8				PeerBandwidth;
./drivers/staging/rtl8192u/ieee80211/rtl819x_HT.h:307:	// For Bandwidth Switching
./drivers/staging/rtl8192u/ieee80211/ieee80211.h:223:	QAP_bandwidth	= 0x21, // 33
./drivers/staging/rtl8192u/ieee80211/ieee80211.h:1655:typedef struct _bandwidth_autoswitch
./drivers/staging/rtl8192u/ieee80211/ieee80211.h:1661:}bandwidth_autoswitch,*pbandwidth_autoswitch;
./drivers/staging/rtl8192u/ieee80211/ieee80211.h:2068:	bandwidth_autoswitch bandwidth_auto_switch;
./drivers/staging/rtl8192u/ieee80211/ieee80211.h:2199:	void (*SetBWModeHandler)(struct net_device *dev, HT_CHANNEL_WIDTH Bandwidth, HT_EXTCHNL_OFFSET Offset);
./drivers/staging/rtl8192u/ieee80211/ieee80211.h:2535:void HTSetConnectBwMode(struct ieee80211_device* ieee, HT_CHANNEL_WIDTH Bandwidth, HT_EXTCHNL_OFFSET    Offset);
./drivers/staging/rtl8192u/ieee80211/rtl819x_Qos.h:355:		u16	SurplusBandwidthAllowance;
./drivers/staging/rtl8192u/r8192U.h:106:#define COMP_SWBW				BIT8	// For bandwidth switch.
./drivers/staging/rtl8192u/r8192U.h:321:        u8		TxBandwidth:1;          // This is used for HT MCS rate only.
./drivers/staging/rtl8192u/r8192U.h:327:        u8		RtsBandwidth:1;         // This is used for HT MCS rate only.
./drivers/staging/rtl8192u/r8192U.h:422:#define MAX_DEV_ADDR_SIZE		8  /* support till 64 bit bus width OS */
./drivers/staging/rtl8192u/r8192U.h:708:// Bandwidth Offset
./drivers/staging/rtl8192u/r819xU_HTType.h:81:	CHNLOP_SWBW = 2, // Bandwidth switching in progress
./drivers/staging/rtl8192u/r819xU_HTType.h:105:typedef enum _HT_Bandwidth_40MHZ_Sub_Carrier{
./drivers/staging/rtl8192u/r819xU_HTType.h:274:	u8				PeerBandwidth;
./drivers/staging/rtl8192u/r819xU_HTType.h:276:	// For Bandwidth Switching
./drivers/staging/rtl8192u/r8192U_hw.h:287:	BW_OPMODE		= 0x300, // Bandwidth operation mode
./drivers/staging/rtl8192u/r8190_rtl8256.h:21:extern void PHY_SetRF8256Bandwidth(struct net_device* dev , HT_CHANNEL_WIDTH Bandwidth);
./drivers/staging/rtl8192u/r819xU_cmdpkt.h:34:	u8	bandwidth:1;		/* */
./drivers/staging/rtl8192u/r819xU_phy.h:81:extern void rtl8192_SetBWMode(struct net_device *dev, HT_CHANNEL_WIDTH	Bandwidth, HT_EXTCHNL_OFFSET Offset);
./drivers/staging/intel_sst/intel_sst_ioctl.h:185:	__u8 pcm_src;	/* input pcm bit width */
./drivers/staging/sbe-2t3e3/ctrl.h:103:	u_int8_t bandwidth_start;	/* 0-255 */
./drivers/staging/sbe-2t3e3/ctrl.h:104:	u_int8_t bandwidth_stop;	/* 0-255 */
./drivers/staging/octeon/cvmx-pip.h:103:	/* RGM+SPI 1 = partially received packet (buffering/bandwidth
./drivers/staging/octeon/cvmx-wqe.h:246:		 *       received, but internal buffering / bandwidth
./drivers/staging/xgifb/XGIfb.h:79:	int    video_width;
./drivers/staging/xgifb/XGIfb.h:81:	int    video_vwidth;
./drivers/staging/solo6x10/solo6x10.h:164:	u16			width;
./drivers/staging/gma500/psb_intel_bios.h:59:	u8 bandwidth_percent;
./drivers/staging/gma500/psb_intel_bios.h:225:	u8 hsync_pulse_width;
./drivers/staging/gma500/psb_intel_bios.h:226:	u8 vsync_pulse_width:4;
./drivers/staging/gma500/psb_intel_sdvo_regs.h:71:		u8 h_sync_width;/**< lower 8 bits (pixels) */
./drivers/staging/gma500/psb_intel_sdvo_regs.h:72:	/** lower 4 bits each vsync offset, vsync width */
./drivers/staging/gma500/psb_intel_sdvo_regs.h:73:		u8 v_sync_off_width;
./drivers/staging/gma500/psb_intel_sdvo_regs.h:75:	 * 2 high bits of hsync offset, 2 high bits of hsync width,
./drivers/staging/gma500/psb_intel_sdvo_regs.h:76:	 * bits 4-5 of vsync offset, and 2 high bits of vsync width.
./drivers/staging/gma500/psb_intel_sdvo_regs.h:78:		u8 sync_off_width_high;
./drivers/staging/gma500/psb_intel_sdvo_regs.h:94:	u16 width;
./drivers/staging/gma500/psb_intel_sdvo_regs.h:266: * Generates a DTD based on the given width, height, and flags.
./drivers/staging/gma500/psb_drm.h:66:	u32 width;		/* Buffer width in pixels */
./drivers/staging/gma500/mrst.h:41:	u8 hsync_pulse_width_lo;
./drivers/staging/gma500/mrst.h:42:	u8 vsync_pulse_width_lo:4;
./drivers/staging/gma500/mrst.h:44:	u8 vsync_pulse_width_hi:2;
./drivers/staging/gma500/mrst.h:46:	u8 hsync_pulse_width_hi:2;
./drivers/staging/gma500/mrst.h:48:	u8 width_mm_lo;
./drivers/staging/gma500/mrst.h:51:	u8 width_mm_hi:4;
./drivers/staging/gma500/mrst.h:71:	u16 hsync_pulse_width_lo:8;
./drivers/staging/gma500/mrst.h:72:	u16 hsync_pulse_width_hi:2;
./drivers/staging/gma500/mrst.h:81:	u16 vsync_pulse_width_lo:4;
./drivers/staging/gma500/mrst.h:82:	u16 vsync_pulse_width_hi:2;
./drivers/staging/tidspbridge/dynload/params.h:41:#define FMT8_UI32 "%08lx"	/* same but no 0x, fixed width field */
./drivers/staging/tidspbridge/dynload/params.h:71:#define CINIT_COUNT	4	/* width of count field in TDATA AUs */
./drivers/staging/tidspbridge/dynload/params.h:72:#define CINIT_ADDRESS	4	/* width of address field in TDATA AUs */
./drivers/staging/tidspbridge/dynload/params.h:91:#define TARGET_AU_BITS 8	/* width of the target addressable unit */
./drivers/staging/tidspbridge/core/_tiomap.h:312:#define SET_GROUP_BITS16(reg, position, width, value) \
./drivers/staging/tidspbridge/core/_tiomap.h:314:		reg &= ~((0xFFFF >> (16 - (width))) << (position)) ; \
./drivers/staging/tidspbridge/core/_tiomap.h:315:		reg |= ((value & (0xFFFF >> (16 - (width)))) << (position)); \
./drivers/staging/rtl8712/rtl871x_mp_ioctl.h:50:	uint width;
./drivers/staging/rtl8712/rtl871x_mp_ioctl.h:176:uint oid_rt_set_bandwidth_hdl(struct oid_par_priv *poid_par_priv);
./drivers/staging/rtl8712/rtl871x_mp_ioctl.h:311:	unsigned int width;
./drivers/staging/rtl8712/rtl871x_mp_ioctl.h:441:	{sizeof(u32), oid_rt_set_bandwidth_hdl,
./drivers/staging/rtl8712/rtl871x_mp.h:154:	u8 curr_bandwidth;
./drivers/staging/rtl8712/rtl871x_mp.h:305:/* Bandwidth Offset */
./drivers/staging/rtl8712/rtl871x_mp.h:329:void r8712_SwitchBandwidth(struct _adapter *pAdapter);
./drivers/staging/rtl8712/rtl8712_cmd.h:100:	GEN_CMD_CODE(_SwitchBandwidth), /*54*/
./drivers/staging/rtl8712/rtl8712_cmd.h:213:	{GEN_CMD_CODE(_SwitchBandwidth), NULL},		/*54*/
./drivers/staging/crystalhd/crystalhd_fw_if.h:81:	int32_t		ps_width[4];
./drivers/staging/crystalhd/crystalhd_fw_if.h:183:	uint32_t	video_width;	/* Picbuf width */
./drivers/staging/crystalhd/crystalhd_fw_if.h:188:	uint32_t	width;		/* pixels */
./drivers/staging/crystalhd/crystalhd_fw_if.h:204:	uint32_t	custom_aspect_ratio_width_height;
./drivers/staging/crystalhd/bc_dts_defs.h:230:	int32_t		ps_width[4];
./drivers/staging/crystalhd/bc_dts_defs.h:316: *	output bus width 8 bit, clock 74.25MHz
./drivers/staging/crystalhd/bc_dts_defs.h:404: * @width:  pixels
./drivers/staging/crystalhd/bc_dts_defs.h:414:	uint32_t	width;
./drivers/staging/crystalhd/bc_dts_defs.h:425:	uint32_t	custom_aspect_ratio_width_height;
./drivers/staging/crystalhd/bc_dts_defs.h:469:typedef enum BC_STATUS(*dts_pout_callback)(void  *shnd, uint32_t width,
./drivers/staging/tm6000/tm6000.h:186:	int				width, height;	/* Selected resolution */
./drivers/staging/tm6000/tm6000.h:288:	unsigned int                 width, height;
./drivers/staging/rtl8187se/r8180.h:303:	QAP_bandwidth	= 0x21,	// 33
./drivers/staging/ath6kl/include/common/wmi.h:3135:    u8 chan_width_40M_supported;
./drivers/staging/ath6kl/include/common/wmi.h:3143:    u8 sta_chan_width;
./drivers/staging/ath6kl/include/common/dbglog.h:36:#define DBGLOG_DBGID_NUM_MAX             256 /* Upper limit is width of mask */
./drivers/staging/ath6kl/include/common/dbglog.h:40:#define DBGLOG_MODULEID_NUM_MAX          16 /* Upper limit is width of mask */
./drivers/staging/ath6kl/include/common/dbglog.h:69:#define DBGLOG_NUM_ARGS_MAX                2 /* Upper limit is width of mask */
./drivers/staging/ath6kl/include/wmi_api.h:395:wmi_set_ht_op_cmd(struct wmi_t *wmip, u8 sta_chan_width);
./drivers/staging/vme/vme_bridge.h:20:	u32 width_attr;
./drivers/staging/vme/vme_bridge.h:48:	u32 dwidth;
./drivers/staging/vme/devices/vme_user.h:15:	u32 dwidth;		/* Maximum Data Width */
./drivers/staging/go7007/go7007-priv.h:81:	int sensor_width;
./drivers/staging/go7007/go7007-priv.h:185:	int width;
./drivers/staging/go7007/wis-i2c.h:36:	unsigned int width;
./drivers/staging/cx25821/cx25821.h:140:	unsigned int width, height;
./drivers/staging/cx25821/cx25821.h:258:	int cif_width;
./drivers/staging/cx25821/cx25821.h:429:	int cif_width;
./drivers/staging/cx25821/cx25821.h:542:extern void medusa_set_resolution(struct cx25821_dev *dev, int width,
./drivers/staging/cx25821/cx25821-video.h:110:extern int cx25821_set_scale(struct cx25821_dev *dev, unsigned int width,
./drivers/staging/cx25821/cx25821-video.h:159:extern int cx25821_is_valid_width(u32 width, v4l2_std_id tvnorm);
./drivers/staging/rtl8192e/ieee80211/rtl819x_HT.h:80:	CHNLOP_SWBW = 2, // Bandwidth switching in progress
./drivers/staging/rtl8192e/ieee80211/rtl819x_HT.h:137:typedef enum _HT_Bandwidth_40MHZ_Sub_Carrier{
./drivers/staging/rtl8192e/ieee80211/rtl819x_HT.h:305:	u8				PeerBandwidth;
./drivers/staging/rtl8192e/ieee80211/rtl819x_HT.h:307:	// For Bandwidth Switching
./drivers/staging/rtl8192e/ieee80211/ieee80211.h:223:	QAP_bandwidth	= 0x21, // 33
./drivers/staging/rtl8192e/ieee80211/ieee80211.h:1644:typedef struct _bandwidth_autoswitch
./drivers/staging/rtl8192e/ieee80211/ieee80211.h:1650:}bandwidth_autoswitch,*pbandwidth_autoswitch;
./drivers/staging/rtl8192e/ieee80211/ieee80211.h:2076:	bandwidth_autoswitch bandwidth_auto_switch;
./drivers/staging/rtl8192e/ieee80211/ieee80211.h:2198:	void (*SetBWModeHandler)(struct ieee80211_device *ieee80211, HT_CHANNEL_WIDTH Bandwidth, HT_EXTCHNL_OFFSET Offset);
./drivers/staging/rtl8192e/ieee80211/ieee80211.h:2542:void HTSetConnectBwMode(struct ieee80211_device *ieee, HT_CHANNEL_WIDTH Bandwidth, HT_EXTCHNL_OFFSET Offset);
./drivers/staging/rtl8192e/ieee80211/rtl819x_Qos.h:355:		u16	SurplusBandwidthAllowance;
./drivers/staging/rtl8192e/r819xE_phy.h:123:		HT_CHANNEL_WIDTH Bandwidth, HT_EXTCHNL_OFFSET Offset);
./drivers/staging/rtl8192e/r8192E_hw.h:382:	BW_OPMODE		= 0x300, // Bandwidth operation mode
./drivers/staging/rtl8192e/rtl819x_HT.h:61:enum ht_channel_width {
./drivers/staging/rtl8192e/rtl819x_HT.h:270:	u8				PeerBandwidth;
./drivers/staging/rtl8192e/rtl819x_HT.h:347:	enum ht_channel_width bdBandWidth;
./drivers/staging/rtl8192e/rtllib.h:308:	QAP_bandwidth	= 0x21,
./drivers/staging/rtl8192e/rtllib.h:1748:struct bandwidth_autoswitch {
./drivers/staging/rtl8192e/rtllib.h:2061:	enum ht_channel_width bandwidth_bk;
./drivers/staging/rtl8192e/rtllib.h:2341:	struct bandwidth_autoswitch bandwidth_auto_switch;
./drivers/staging/rtl8192e/rtllib.h:2488:				 enum ht_channel_width Bandwidth,
./drivers/staging/rtl8192e/rtllib.h:2890:			enum ht_channel_width Bandwidth,
./drivers/staging/rtl8192e/r8190_rtl8256.h:15:void PHY_SetRF8256Bandwidth(struct r8192_priv *priv,
./drivers/staging/rtl8192e/r8190_rtl8256.h:16:				   HT_CHANNEL_WIDTH Bandwidth);
./drivers/staging/rtl8192e/r8192E.h:115:#define COMP_SWBW				BIT8	// For bandwidth switch.
./drivers/staging/rtl8192e/r8192E.h:358:        u8		TxBandwidth:1;          // This is used for HT MCS rate only.
./drivers/staging/rtl8192e/r8192E.h:364:        u8		RtsBandwidth:1;         // This is used for HT MCS rate only.
./drivers/staging/rtl8192e/r8192E.h:428:#define MAX_DEV_ADDR_SIZE		8  /* support till 64 bit bus width OS */
./drivers/staging/rtl8192e/r8192E.h:594:// Bandwidth Offset
./drivers/staging/rtl8192e/r8192E.h:735:	u8			TxBandwidth:1;
./drivers/staging/rtl8192e/r8192E.h:741:	u8			RtsBandwidth:1;
./drivers/staging/rtl8192e/r8192E.h:765:	u8			TxBandwidth:1;				// This is used for HT MCS rate only.
./drivers/staging/rtl8192e/r8192E.h:771:	u8			RtsBandwidth:1; 			// This is used for HT MCS rate only.
./drivers/staging/rtl8192e/rtl8192e/r8192E_phy.h:103:			      enum ht_channel_width Bandwidth,
./drivers/staging/rtl8192e/rtl8192e/rtl_core.h:155:#define MAX_DEV_ADDR_SIZE		8  /*support till 64 bit bus width OS*/
./drivers/staging/rtl8192e/rtl8192e/rtl_core.h:576:	enum ht_channel_width CurrentChannelBW;
./drivers/staging/rtl8192e/rtl8192e/r8190P_rtl8256.h:24:extern void PHY_SetRF8256Bandwidth(struct net_device *dev,
./drivers/staging/rtl8192e/rtl8192e/r8190P_rtl8256.h:25:				   enum ht_channel_width Bandwidth);
./drivers/staging/rtl8192e/rtl8192e/r8192E_cmdpkt.h:41:	u8	bandwidth:1;		/* */
./drivers/staging/rtl8192e/rtl8192e/r8190P_def.h:188:	u8			TxBandwidth:1;
./drivers/staging/rtl8192e/rtl8192e/r8190P_def.h:194:	u8			RtsBandwidth:1;
./drivers/staging/rtl8192e/rtl8192e/r8190P_def.h:215:	u8			TxBandwidth:1;
./drivers/staging/rtl8192e/rtl8192e/r8190P_def.h:221:	u8			RtsBandwidth:1;
./drivers/staging/rtl8192e/r819xE_cmdpkt.h:44:	u8	bandwidth:1;		/* */
./drivers/staging/rtl8192e/rtl819x_Qos.h:91:		u16	SurplusBandwidthAllowance;
./drivers/staging/msm/mdp.h:72:	uint32 width;		/* image width */
./drivers/staging/msm/mdp.h:162:	__u32 width;		/* number of pixels in the x-axis */
./drivers/staging/msm/mdp.h:172:	uint32 width;
./drivers/staging/msm/mdp.h:176:	uint32 dst_width;
./drivers/staging/msm/mdp.h:184:	uint32 ibuf_width;
./drivers/staging/msm/mdp.h:630:		   uint32 dst_roi_width,
./drivers/staging/msm/mdp.h:640:			   uint32 width,
./drivers/staging/msm/mdp4.h:208:	uint32 src_width;	/* source img width */
./drivers/staging/msm/mddihost.h:149:     int16 src_width,
./drivers/staging/msm/mddihost.h:159:     int16 src_width,
./drivers/staging/msm/mddihost.h:204:uint16 mddi_assign_pkt_height(uint16 pkt_width, uint16 pkt_height, uint16 bpp);
./drivers/staging/msm/msm_fb_panel.h:58:	__u32 v_pulse_width;
./drivers/staging/msm/msm_fb_panel.h:66:	__u32 h_pulse_width;
./drivers/staging/msm/msm_fb_panel.h:69:	__u32 v_pulse_width;
./drivers/staging/msm/msm_mdp.h:119:	uint32_t width;
./drivers/staging/msm/msm_mdp.h:180:	uint32_t width;
./drivers/staging/msm/msm_fb.h:101:	__u32 *vsync_width_boundary;
./drivers/staging/brcm80211/include/aidmp.h:142:	u32 oobaextwidth;	/* 0x300 */
./drivers/staging/brcm80211/include/aidmp.h:143:	u32 oobainwidth;	/* 0x304 */
./drivers/staging/brcm80211/include/aidmp.h:144:	u32 oobaoutwidth;	/* 0x308 */
./drivers/staging/brcm80211/include/aidmp.h:146:	u32 oobbextwidth;	/* 0x320 */
./drivers/staging/brcm80211/include/aidmp.h:147:	u32 oobbinwidth;	/* 0x324 */
./drivers/staging/brcm80211/include/aidmp.h:148:	u32 oobboutwidth;	/* 0x328 */
./drivers/staging/brcm80211/include/aidmp.h:150:	u32 oobcextwidth;	/* 0x340 */
./drivers/staging/brcm80211/include/aidmp.h:151:	u32 oobcinwidth;	/* 0x344 */
./drivers/staging/brcm80211/include/aidmp.h:152:	u32 oobcoutwidth;	/* 0x348 */
./drivers/staging/brcm80211/include/aidmp.h:154:	u32 oobdextwidth;	/* 0x360 */
./drivers/staging/brcm80211/include/aidmp.h:155:	u32 oobdinwidth;	/* 0x364 */
./drivers/staging/brcm80211/include/aidmp.h:156:	u32 oobdoutwidth;	/* 0x368 */
./drivers/staging/brcm80211/include/aidmp.h:164:	u32 ioctrlwidth;	/* 0x700 */
./drivers/staging/brcm80211/include/aidmp.h:165:	u32 iostatuswidth;	/* 0x704 */
./drivers/staging/brcm80211/include/bcmdefs.h:121:#define BITFIELD_MASK(width) \
./drivers/staging/brcm80211/include/bcmdefs.h:122:		(((unsigned)1 << (width)) - 1)
./drivers/staging/brcm80211/include/bcmwifi.h:20:/* A chanspec holds the channel number, band, bandwidth and control sideband */
./drivers/staging/brcm80211/include/sbconfig.h:96:	u32 sbbwa0;		/* bandwidth allocation table0 */
./drivers/staging/brcm80211/include/sbconfig.h:245:#define	SBIDL_CW_MASK		0xc0000	/* cycle counter width */
./drivers/staging/brcm80211/include/hnddma.h:199:/* return addresswidth allowed
./drivers/staging/brcm80211/include/hnddma.h:204:extern uint dma_addrwidth(si_t *sih, void *dmaregs);
./drivers/staging/brcm80211/include/sdio.h:108:#define BUS_SD_DATA_WIDTH_MASK	0x03	/* bus width mask */
./drivers/staging/brcm80211/include/sdio.h:109:#define BUS_SD_DATA_WIDTH_4BIT	0x02	/* bus width 4-bit mode */
./drivers/staging/brcm80211/include/sdio.h:110:#define BUS_SD_DATA_WIDTH_1BIT	0x00	/* bus width 1-bit mode */
./drivers/staging/brcm80211/include/bcmsdh.h:107: *   size: register width in bytes (2 or 4)
./drivers/staging/brcm80211/include/bcmsdh.h:119: *   flags:    backplane width, address increment, sync/async
./drivers/staging/brcm80211/include/bcmsdh.h:137:#define SDIO_REQ_4BYTE	0x1	/* Four-byte target (backplane) width (vs. two-byte) */
./drivers/staging/brcm80211/brcmfmac/bcmsdbus.h:80:					 u32 addr, uint regwidth,
./drivers/staging/brcm80211/brcmsmac/wl_export.h:33:extern bool wl_alloc_dma_resources(struct wl_info *wl, uint dmaddrwidth);
./drivers/staging/brcm80211/brcmsmac/wlc_phy_shim.h:32:/* French radar pulse widths */
./drivers/staging/brcm80211/brcmsmac/phy/wlc_phy_int.h:70:#define PHY_GET_RFGAINID(rfattn, padmix, width)	((rfattn) + ((padmix)*(width)))
./drivers/staging/brcm80211/brcmsmac/phy/wlc_phy_int.h:299:	u32 tbl_width;
./drivers/staging/brcm80211/brcmsmac/phy/wlc_phy_int.h:1021:extern void wlc_phy_table_data_write(phy_info_t *pi, uint width, u32 val);
./drivers/staging/brcm80211/brcmsmac/wlc_pub.h:35:#define WLC_10_MHZ	10	/* 10Mhz nphy channel bandwidth */
./drivers/staging/brcm80211/brcmsmac/wlc_pub.h:36:#define WLC_20_MHZ	20	/* 20Mhz nphy channel bandwidth */
./drivers/staging/brcm80211/brcmsmac/wlc_pub.h:37:#define WLC_40_MHZ	40	/* 40Mhz nphy channel bandwidth */
./drivers/staging/iio/accel/sca3000.h:146: *          signal bandwidth.
./drivers/staging/iio/accel/sca3000.h:151: * Wide - Widen low-pass filtering of signal channel to increase bandwidth
./drivers/staging/hv/hyperv_net.h:921:	u32 peak_bandwidth;
./drivers/pci/hotplug/pciehp.h:153:int pciehp_get_max_link_width(struct slot *slot, enum pcie_link_width *val);
./drivers/pci/hotplug/pciehp.h:155:int pciehp_get_cur_link_width(struct slot *slot, enum pcie_link_width *val);
./drivers/pci/hotplug/cpqphp.h:52:	u8 slot_width;
./drivers/pci/hotplug/cpqphp.h:67:	SMBIOS_SLOT_WIDTH =		offsetof(struct smbios_system_slot, slot_width),
./drivers/sh/intc/internals.h:9:#define _INTC_MK(fn, mode, addr_e, addr_d, width, shift) \
./drivers/sh/intc/internals.h:10:	((shift) | ((width) << 5) | ((fn) << 9) | ((mode) << 13) | \
./drivers/media/common/tuners/tda18271-priv.h:127:	u32 bandwidth;
./drivers/media/common/tuners/max2165_priv.h:50:	u32 bandwidth;
./drivers/media/radio/si470x/radio-si470x.h:46:#define RADIO_REGISTER_SIZE	2	/* 16 register bit width */
./drivers/media/dvb/ttpci/budget.h:59:	u32 buffer_width;
./drivers/media/dvb/siano/smscoreapi.h:365:	u32 Bandwidth;		/* Bandwidth in MHz, valid only for DVB-T/H */
./drivers/media/dvb/siano/smscoreapi.h:484:	u32 Bandwidth; /* Bandwidth in MHz */
./drivers/media/dvb/siano/smscoreapi.h:523:#define CORRECT_STAT_BANDWIDTH(_stat) (_stat.Bandwidth = 8 - _stat.Bandwidth)
./drivers/media/dvb/siano/smscoreapi.h:534:	u32 Bandwidth;		/* Bandwidth in MHz */
./drivers/media/dvb/dvb-core/dvb_frontend.h:62:	u32 bandwidth_min;
./drivers/media/dvb/dvb-core/dvb_frontend.h:63:	u32 bandwidth_max;
./drivers/media/dvb/dvb-core/dvb_frontend.h:64:	u32 bandwidth_step;
./drivers/media/dvb/dvb-core/dvb_frontend.h:131:	u32 bandwidth;
./drivers/media/dvb/dvb-core/dvb_frontend.h:165:	int (*get_bandwidth)(struct dvb_frontend *fe, u32 *bandwidth);
./drivers/media/dvb/dvb-core/dvb_frontend.h:174:	int (*set_bandwidth)(struct dvb_frontend *fe, u32 bandwidth);
./drivers/media/dvb/dvb-core/dvb_frontend.h:284:	u32			bandwidth_hz;	
./drivers/media/dvb/dvb-usb/mxl111sf-phy.h:39:			u8 msb_start_pos, u8 data_width);
./drivers/media/dvb/dvb-usb/dtt200u.h:42: *  03 - bandwidth
./drivers/media/dvb/dvb-usb/cinergyT2.h:70:	uint8_t bandwidth;
./drivers/media/dvb/dvb-usb/cinergyT2.h:86:	uint8_t bandwidth;
./drivers/media/dvb/ngene/ngene.h:610:	u16   swidth, sheight; /* scaled standard width, height */
./drivers/media/dvb/ngene/ngene.h:618:	int                        width;
./drivers/media/dvb/bt8xx/dst_common.h:127:	u32 bandwidth;
./drivers/media/dvb/frontends/stb6100_proc.h:80:static int stb6100_get_bandw(struct dvb_frontend *fe, u32 *bandwidth)
./drivers/media/dvb/frontends/stb6100_proc.h:104:		*bandwidth = state.bandwidth;
./drivers/media/dvb/frontends/stb6100_proc.h:110:static int stb6100_set_bandw(struct dvb_frontend *fe, u32 bandwidth)
./drivers/media/dvb/frontends/stb6100_proc.h:117:	state.bandwidth = bandwidth;
./drivers/media/dvb/frontends/stb0899_drv.h:140:	int (*tuner_set_bandwidth)(struct dvb_frontend *fe, u32 bandwidth);
./drivers/media/dvb/frontends/stb0899_drv.h:141:	int (*tuner_get_bandwidth)(struct dvb_frontend *fe, u32 *bandwidth);
./drivers/media/dvb/frontends/stb6100.h:93:	u32 bandwidth;
./drivers/media/dvb/frontends/it913x-fe-priv.h:9:			u32 bandwidth;
./drivers/media/dvb/frontends/stb0899_priv.h:69:#define STB0899_SETFIELD(mask, val, width, offset)      (mask & (~(((1 << width) - 1) <<	\
./drivers/media/dvb/frontends/stb0899_priv.h:71:							 ((1 << width) - 1)) << offset)
./drivers/media/dvb/frontends/stb0899_priv.h:171:	u32			tuner_bw;		/* Current bandwidth of the tuner (Hz)	*/
./drivers/media/dvb/frontends/stb0899_priv.h:261:extern long stb0899_carr_width(struct stb0899_state *state);
./drivers/media/dvb/frontends/stb6100_cfg.h:64:static int stb6100_get_bandwidth(struct dvb_frontend *fe, u32 *bandwidth)
./drivers/media/dvb/frontends/stb6100_cfg.h:80:		*bandwidth = t_state.bandwidth;
./drivers/media/dvb/frontends/stb6100_cfg.h:85:static int stb6100_set_bandwidth(struct dvb_frontend *fe, u32 bandwidth)
./drivers/media/dvb/frontends/stb6100_cfg.h:92:	t_state.bandwidth = bandwidth;
./drivers/media/dvb/frontends/dib7000m.h:17:	struct dibx000_bandwidth_config *bw;
./drivers/media/dvb/frontends/stv0900_priv.h:352:extern s32 ge2comp(s32 a, s32 width);
./drivers/media/dvb/frontends/stv0900_priv.h:374:				u32 bandwidth);
./drivers/media/dvb/frontends/stv0900_priv.h:375:extern void stv0900_set_bandwidth(struct dvb_frontend *fe, u32 bandwidth);
./drivers/media/dvb/frontends/stv0900_priv.h:406:						u32 Bandwidth, int demod);
./drivers/media/dvb/frontends/stv090x.h:97:	int (*tuner_set_bandwidth) (struct dvb_frontend *fe, u32 bandwidth);
./drivers/media/dvb/frontends/stv090x.h:98:	int (*tuner_get_bandwidth) (struct dvb_frontend *fe, u32 *bandwidth);
./drivers/media/dvb/frontends/af9013_priv.h:61:	u32 bandwidth_hz;
./drivers/media/dvb/frontends/dibx000_common.h:116:struct dibx000_bandwidth_config {
./drivers/media/dvb/frontends/dib8000.h:14:	struct dibx000_bandwidth_config *pll;
./drivers/media/dvb/frontends/dib8000.h:61:		struct dibx000_bandwidth_config *pll);
./drivers/media/dvb/frontends/dib8000.h:150:		struct dibx000_bandwidth_config *pll)
./drivers/media/dvb/frontends/dib9000.h:10:	struct dibx000_bandwidth_config *bw;
./drivers/media/dvb/frontends/tda8261_cfg.h:64:static int tda8261_get_bandwidth(struct dvb_frontend *fe, u32 *bandwidth)
./drivers/media/dvb/frontends/tda8261_cfg.h:80:		*bandwidth = t_state.bandwidth;
./drivers/media/dvb/frontends/tda8261_cfg.h:82:	printk("%s: Bandwidth=%d\n", __func__, t_state.bandwidth);
./drivers/media/dvb/frontends/drxk_hard.h:266:	enum DRXMPEGStrWidth_t  m_widthSTR;    /**< MPEG start width */
./drivers/media/dvb/frontends/dib7000p.h:14:	struct dibx000_bandwidth_config *bw;
./drivers/media/dvb/frontends/dib7000p.h:57:extern int dib7000p_update_pll(struct dvb_frontend *fe, struct dibx000_bandwidth_config *bw);
./drivers/media/dvb/frontends/dib7000p.h:114:static inline int dib7000p_update_pll(struct dvb_frontend *fe, struct dibx000_bandwidth_config *bw)
./drivers/media/dvb/frontends/bcm3510_priv.h:347:	u8 clock_width;
./drivers/media/dvb/frontends/dib3000mb_priv.h:188:/* AGC loop bandwidth */
./drivers/media/dvb/frontends/dib3000mb_priv.h:189:static u16 dib3000mb_reg_agc_bandwidth[] = { 43,44,45,46,47,48,49,50 };
./drivers/media/dvb/frontends/dib3000mb_priv.h:191:static u16 dib3000mb_agc_bandwidth_low[]  =
./drivers/media/dvb/frontends/dib3000mb_priv.h:193:static u16 dib3000mb_agc_bandwidth_high[] =
./drivers/media/dvb/frontends/dib3000mb_priv.h:224:/* bandwidth */
./drivers/media/dvb/frontends/dib3000mb_priv.h:225:static u16 dib3000mb_reg_bandwidth[] = { 55,56,57,58,59,60,61,62,63,64,65,66,67 };
./drivers/media/dvb/frontends/dib3000mb_priv.h:226:static u16 dib3000mb_bandwidth_6mhz[] =
./drivers/media/dvb/frontends/dib3000mb_priv.h:229:static u16 dib3000mb_bandwidth_7mhz[] =
./drivers/media/dvb/frontends/dib3000mb_priv.h:232:static u16 dib3000mb_bandwidth_8mhz[] =
./drivers/media/dvb/frontends/dib3000mb_priv.h:354: * except the ones set. Necessary because of the limited USB1.1 bandwidth.
./drivers/media/dvb/frontends/stv6110x.h:47:	int (*tuner_set_bandwidth) (struct dvb_frontend *fe, u32 bandwidth);
./drivers/media/dvb/frontends/stv6110x.h:48:	int (*tuner_get_bandwidth) (struct dvb_frontend *fe, u32 *bandwidth);
./drivers/media/video/tvp7002_reg.h:50: * BWTH:  Bandwidth
./drivers/media/video/em28xx/em28xx.h:565:	int width;		/* current frame width */
./drivers/media/video/em28xx/em28xx.h:586:	unsigned int vbi_width;
./drivers/media/video/zoran/zr36016.h:43:	__u16 width;
./drivers/media/video/zoran/zoran.h:155:	int x, y, width, height;	/* position */
./drivers/media/video/zoran/zoran.h:162:	int width, height, bytesperline;	/* capture size */
./drivers/media/video/zoran/zoran.h:171:	int img_x, img_y, img_width, img_height;	/* crop settings (subframe capture) */
./drivers/media/video/zoran/zoran.h:303:	int     vbuf_height, vbuf_width;
./drivers/media/video/zoran/zr36060.h:43:	__u16 width;
./drivers/media/video/zoran/zr36050.h:43:	__u16 width;
./drivers/media/video/zoran/videocodec.h:236:	__u32 width, height;	/* Area to capture */
./drivers/media/video/au0828/au0828.h:211:	int width;
./drivers/media/video/au0828/au0828.h:213:	int vbi_width;
./drivers/media/video/s5p-mfc/s5p_mfc_opr.h:78:#define s5p_mfc_get_img_width()		readl(dev->regs_base + \
./drivers/media/video/s5p-mfc/regs-mfc.h:141:#define S5P_FIMV_ENC_HSIZE_PX		0x0818 /* frame width at encoder */
./drivers/media/video/s5p-mfc/s5p_mfc_common.h:271:	u16 vui_ext_sar_width;
./drivers/media/video/s5p-mfc/s5p_mfc_common.h:308:	u16 width;
./drivers/media/video/s5p-mfc/s5p_mfc_common.h:379: * @img_width:		width of the image that is decoded or encoded
./drivers/media/video/s5p-mfc/s5p_mfc_common.h:381: * @buf_width:		width of the buffer for processed image
./drivers/media/video/s5p-mfc/s5p_mfc_common.h:463:	int img_width;
./drivers/media/video/s5p-mfc/s5p_mfc_common.h:465:	int buf_width;
./drivers/media/video/btcx-risc.h:21:int btcx_screen_clips(int swidth, int sheight, struct v4l2_rect *win,
./drivers/media/video/btcx-risc.h:26:void btcx_calc_skips(int line, int width, int *maxy,
./drivers/media/video/davinci/vpif_display.h:113:	u32 width;
./drivers/media/video/davinci/vpif.h:577:	u16 width;			/* Indicates width of the image */
./drivers/media/video/davinci/vpif_capture.h:98:	/* Indicates width of the image data */
./drivers/media/video/davinci/vpif_capture.h:99:	u32 width;
./drivers/media/video/omap/omap_voutdef.h:35:#define VID_MAX_WIDTH		1280	/* Largest width */
./drivers/media/video/gspca/jpeg.h:121:	0x02, 0x80,			/* width */
./drivers/media/video/gspca/jpeg.h:138:			int width,
./drivers/media/video/gspca/jpeg.h:145:	jpeg_hdr[JPEG_HEIGHT_OFFSET + 2] = width >> 8;
./drivers/media/video/gspca/jpeg.h:146:	jpeg_hdr[JPEG_HEIGHT_OFFSET + 3] = width;
./drivers/media/video/gspca/m5602/m5602_s5k4aa.h:201:	/* HSYNC_PARA, HSYNC_PARA : img width 640 = 0x0280 */
./drivers/media/video/gspca/m5602/m5602_s5k4aa.h:222:	/* window_width_hi, window_width_lo : 1280 = 0x0500 */
./drivers/media/video/gspca/m5602/m5602_s5k4aa.h:256:	/* HSYNC_PARA, HSYNC_PARA : img width 1280 = 0x0500 */
./drivers/media/video/gspca/m5602/m5602_po1030.h:246:	/* Set the width to 751 */
./drivers/media/video/gspca/gspca.h:60:	u8 needs_full_bandwidth;
./drivers/media/video/gspca/gspca.h:173:	__u16 width;
./drivers/media/video/gspca/stv06xx/stv06xx_st6422.h:42:	/* No known way to lower framerate in case of less bandwidth */
./drivers/media/video/gspca/stv06xx/stv06xx_hdcs.h:150:	   adjusting framerate when the bandwidth gets lower) */
./drivers/media/video/gspca/stv06xx/stv06xx_hdcs.h:169:	   adjusting framerate when the bandwidthm gets lower) */
./drivers/media/video/gspca/stv06xx/stv06xx_vv6410.h:201:	   adjusting framerate when the bandwidth gets lower) */
./drivers/media/video/usbvision/usbvision.h:301:	unsigned char frame_width_lo;			/* 8 */
./drivers/media/video/usbvision/usbvision.h:302:	unsigned char frame_width_hi;			/* 9 */
./drivers/media/video/usbvision/usbvision.h:305:	__u16 frame_width;				/* 8 - 9 after endian correction*/
./drivers/media/video/usbvision/usbvision.h:313:	int width;					/* Width application is expecting */
./drivers/media/video/usbvision/usbvision.h:316:	int frmwidth;					/* Width the frame actually is */
./drivers/media/video/usbvision/usbvision.h:410:	int curwidth;							/* width of the frame the device is currently set to*/
./drivers/media/video/usbvision/usbvision.h:412:	int stretch_width;						/* stretch-factor for frame width (from usb to screen)*/
./drivers/media/video/usbvision/usbvision.h:447:	int isoc_packet_size;						/* need to calculate used_bandwidth */
./drivers/media/video/usbvision/usbvision.h:448:	int used_bandwidth;						/* used bandwidth 0-100%, need to set compr_level */
./drivers/media/video/usbvision/usbvision.h:451:	int usb_bandwidth;						/* Mbit/s */
./drivers/media/video/usbvision/usbvision.h:463:	int isoc_measure_bandwidth_count;
./drivers/media/video/usbvision/usbvision.h:519:int usbvision_set_output(struct usb_usbvision *usbvision, int width, int height);
./drivers/media/video/m5mols/m5mols.h:38: * @width: width of the resolution
./drivers/media/video/m5mols/m5mols.h:45:	u16 width;
./drivers/media/video/saa7134/saa7134.h:480:	unsigned int               width,height;
./drivers/media/video/cx23885/cx23885.h:153:	unsigned int               width, height;
./drivers/media/video/cx23885/cx23885.h:282:	int                        width;
./drivers/media/video/cx23885/cx23885.h:650:static inline unsigned int norm_swidth(v4l2_std_id norm)
./drivers/media/video/ov7670.h:14:	int min_width;			/* Filter out smaller sizes */
./drivers/media/video/s5p-tv/mixer.h:44:	unsigned int width;
./drivers/media/video/s5p-tv/mixer.h:73:	/** width of layer in pixels */
./drivers/media/video/s5p-tv/mixer.h:74:	unsigned int full_width;
./drivers/media/video/s5p-tv/mixer.h:81:	/** width of displayed data in pixels */
./drivers/media/video/s5p-tv/mixer.h:82:	unsigned int width;
./drivers/media/video/s5p-tv/mixer.h:310:	unsigned int width, unsigned int height);
./drivers/media/video/pvrusb2/pvrusb2-cx2584x-v4l.h:49:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-hdw.h:364:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-context.h:91:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-util.h:59:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-fx2-cmd.h:69:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-debug.h:66:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-ctrl.h:119:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-audio.h:34:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-ioread.h:45:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-encoder.h:39:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-eeprom.h:36:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-hdw-internal.h:405:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-i2c-core.h:37:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-cs53l32a.h:45:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2.h:39:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-std.h:56:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-video-v4l.h:45:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-v4l2.h:36:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-wm8775.h:49:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-debugifc.h:49:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-sysfs.h:43:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-io.h:99:  *** tab-width: 8 ***
./drivers/media/video/pvrusb2/pvrusb2-devattr.h:196:  *** tab-width: 8 ***
./drivers/media/video/s5p-g2d/g2d.h:37:	u32	width;
./drivers/media/video/s5p-g2d/g2d.h:40:	u32	c_width;
./drivers/media/video/s5p-g2d/g2d.h:43:	u32	o_width;
./drivers/media/video/s5p-fimc/fimc-core.h:213: * @pre_dst_width:	the prescaler's destination width
./drivers/media/video/s5p-fimc/fimc-core.h:217: * @real_width:		source pixel (width - offset)
./drivers/media/video/s5p-fimc/fimc-core.h:229:	u32	pre_dst_width;
./drivers/media/video/s5p-fimc/fimc-core.h:233:	u32	real_width;
./drivers/media/video/s5p-fimc/fimc-core.h:265: * @f_width:	image full width (virtual screen size)
./drivers/media/video/s5p-fimc/fimc-core.h:267: * @o_width:	original image width as set by S_FMT
./drivers/media/video/s5p-fimc/fimc-core.h:271: * @width:	image pixel width
./drivers/media/video/s5p-fimc/fimc-core.h:279:	u32	f_width;
./drivers/media/video/s5p-fimc/fimc-core.h:281:	u32	o_width;
./drivers/media/video/s5p-fimc/fimc-core.h:285:	u32	width;
./drivers/media/video/s5p-fimc/fimc-core.h:356: *  @scaler_en_w: max input pixel width when the scaler is enabled
./drivers/media/video/s5p-fimc/fimc-core.h:357: *  @scaler_dis_w: max input pixel width when the scaler is disabled
./drivers/media/video/s5p-fimc/fimc-core.h:358: *  @in_rot_en_h: max input width with the input rotator is on
./drivers/media/video/s5p-fimc/fimc-core.h:359: *  @in_rot_dis_w: max input width with the input rotator is off
./drivers/media/video/s5p-fimc/fimc-core.h:360: *  @out_rot_en_w: max output width with the output rotator on
./drivers/media/video/s5p-fimc/fimc-core.h:361: *  @out_rot_dis_w: max output width with the output rotator off
./drivers/media/video/s5p-fimc/fimc-core.h:524:static inline void set_frame_bounds(struct fimc_frame *f, u32 width, u32 height)
./drivers/media/video/s5p-fimc/fimc-core.h:526:	f->o_width  = width;
./drivers/media/video/s5p-fimc/fimc-core.h:528:	f->f_width  = width;
./drivers/media/video/s5p-fimc/fimc-core.h:533:				  u32 left, u32 top, u32 width, u32 height)
./drivers/media/video/s5p-fimc/fimc-core.h:537:	f->width  = width;
./drivers/media/video/s5p-fimc/fimc-core.h:719:void fimc_adjust_mplane_format(struct fimc_fmt *fmt, u32 width, u32 height,
./drivers/media/video/tlg2300/pd-common.h:147:	int		bandwidth;
./drivers/media/video/saa7164/saa7164-types.h:323:	u8	width;
./drivers/media/video/saa7164/saa7164.h:271:	u32 width;
./drivers/media/video/saa7164/saa7164.h:288:	u32 width;
./drivers/media/video/saa7164/saa7164.h:382:	u32 width;
./drivers/media/video/ibmmpeg2.h:91:/* pulse width modulator control */
./drivers/media/video/omap3isp/ispccdc.h:60: * @hs_width: Width of the Horizontal Sync pulse, used for HS/VS Output.
./drivers/media/video/omap3isp/ispccdc.h:61: * @vs_width: Width of the Vertical Sync pulse, used for HS/VS Output.
./drivers/media/video/omap3isp/ispccdc.h:76:	u8 hs_width;
./drivers/media/video/omap3isp/ispccdc.h:77:	u8 vs_width;
./drivers/media/video/cpia2/cpia2.h:316:		int width;	/* actual window width */
./drivers/media/video/cpia2/cpia2.h:394:	u32 width;
./drivers/media/video/cpia2/cpia2.h:433:int cpia2_match_video_size(int width, int height);
./drivers/media/video/sn9c102/sn9c102_sensor.h:233:	   usually covers the largest achievable area (maxwidth x maxheight)
./drivers/media/video/sn9c102/sn9c102_sensor.h:249:	   'rect' contains width and height values that are multiple of 16: in
./drivers/media/video/sn9c102/sn9c102_sensor.h:263:	   What you have to define here are: 1) initial 'width' and 'height' of
./drivers/media/video/sn9c102/sn9c102_sensor.h:269:	   NOTE 1: both 'width' and 'height' _must_ be either 1/1 or 1/2 or 1/4
./drivers/media/video/sn9c102/sn9c102_sensor.h:270:		   of cropcap.defrect.width and cropcap.defrect.height. I
./drivers/media/video/cx231xx/cx231xx.h:451:	unsigned int               width, height;
./drivers/media/video/cx231xx/cx231xx.h:575:	int                        width;
./drivers/media/video/cx231xx/cx231xx.h:661:	int width;		/* current frame width */
./drivers/media/video/cx88/cx88.h:446:	unsigned int               width,height;
./drivers/media/video/cx88/cx88.h:550:	int                        width;
./drivers/media/video/cx88/cx88.h:635:extern int cx88_set_scale(struct cx88_core *core, unsigned int width,
./drivers/media/video/cx88/cx88-reg.h:535:#define MO_GPHST_WDTH       0x38005C // Host interface width
./drivers/media/video/tm6000/tm6000.h:184:	int				width, height;	/* Selected resolution */
./drivers/media/video/tm6000/tm6000.h:292:	unsigned int                 width, height;
./drivers/media/video/hdpvr/hdpvr.h:141:	u16	width;
./drivers/media/video/meye.h:123:#define MCHIP_HIC_CMD_BITS		0x00000003      /* cmd width=[1:0]*/
./drivers/media/video/cx25821/cx25821.h:141:	unsigned int width, height;
./drivers/media/video/cx25821/cx25821.h:261:	int cif_width;
./drivers/media/video/cx25821/cx25821.h:432:	int cif_width;
./drivers/media/video/cx25821/cx25821.h:545:extern void medusa_set_resolution(struct cx25821_dev *dev, int width,
./drivers/media/video/cx25821/cx25821-video.h:110:extern int cx25821_set_scale(struct cx25821_dev *dev, unsigned int width,
./drivers/media/video/cx25821/cx25821-video.h:166:extern int cx25821_is_valid_width(u32 width, v4l2_std_id tvnorm);
./drivers/media/video/msm/msm_vpe1_8x60.h:190:/* this is the dimension of ROI.  width / height. */
./drivers/media/video/msm/rawchip/rawchip.h:69:	uint16_t width;
./drivers/media/video/msm/rawchip/rawchip.h:73:	uint16_t fullsize_width;
./drivers/media/video/msm/rawchip/Yushan_HTC_Functions.h:127:	uint16_t width;
./drivers/media/video/msm/sensors/mt9v113.h:31:enum mt9v113_width {
./drivers/media/video/msm/sensors/mt9v113.h:39:	enum mt9v113_width width;
./drivers/media/video/saa7146.h:40:	ushort width, height;
./drivers/media/video/saa7146.h:42:	ushort swidth, sheight;
./drivers/media/video/saa7146.h:44:	ushort cropwidth, cropheight;
./drivers/media/video/bt8xx/bttvp.h:76:/* Limits scaled width, which must be a multiple of 4. */
./drivers/media/video/bt8xx/bttvp.h:90:	u16   swidth, sheight; /* scaled standard width, height */
./drivers/media/video/bt8xx/bttvp.h:91:	u16   totalwidth;
./drivers/media/video/bt8xx/bttvp.h:93:	u32   scaledtwidth;
./drivers/media/video/bt8xx/bttvp.h:151:	u16 width,hscale,hdelay;
./drivers/media/video/bt8xx/bttvp.h:210:	__s32                  min_scaled_width;
./drivers/media/video/bt8xx/bttvp.h:212:	__s32                  max_scaled_width;
./drivers/media/video/bt8xx/bttvp.h:227:	int                      width;
./drivers/media/video/s5p-jpeg/jpeg-core.h:104: * @w:		image width
./drivers/media/video/tcm825x.h:170:	unsigned long width;
./drivers/media/video/pwc/pwc-timon.h:29:   It lists the bandwidth requirements for said mode by its alternate interface
./drivers/media/video/pwc/pwc-ioctl.h:148:	int width;
./drivers/media/video/pwc/pwc-ioctl.h:219:    compression, the lower the bandwidth used but more chance of artefacts
./drivers/media/video/pwc/pwc.h:286:	int width, height;			/* current resolution */
./drivers/media/video/pwc/pwc.h:363:int pwc_get_size(struct pwc_device *pdev, int width, int height);
./drivers/media/video/pwc/pwc.h:368:extern int pwc_set_video_mode(struct pwc_device *pdev, int width, int height,
./drivers/media/rc/ene_ir.h:148:/* detected RX carrier pulse width (resolution: 500 ns) */
./drivers/media/rc/ene_ir.h:158:/* TX pulse width (resolution: 500 ns)*/
./drivers/media/rc/ite-cir.h:121:				    u8 allowance_bits, u8 pulse_width_bits);
./drivers/media/rc/ite-cir.h:191:/* values for pulse widths */
./drivers/media/rc/ite-cir.h:262:#define IT87_TXMPW	0x07	/* transmitter modulation pulse width mask */
./drivers/media/rc/ite-cir.h:263:#define IT87_TXMPW_DEFAULT 0x04	/* default modulation pulse width */
./drivers/media/rc/ite-cir.h:353:#define IT85_TXMPW	0x07	/* transmitter modulation pulse width mask */
./drivers/media/rc/ite-cir.h:354:#define IT85_TXMPW_DEFAULT 0x04	/* default modulation pulse width */
./drivers/input/mouse/elantech.h:93:	unsigned int width;
./drivers/pcmcia/sa11xx_base.h:41: *   divide the command width time (the greater of twIOWR and twIORD,
./drivers/pcmcia/soc_common.h:168: * PCMCIA I/O command width time is 165ns. The default PCMCIA 5V attribute
./drivers/pcmcia/soc_common.h:169: * and memory command width time is 150ns; the PCMCIA 3.3V attribute and
./drivers/pcmcia/soc_common.h:170: * memory command width time is 300ns.
./drivers/spi/dw_spi.h:138:	u32			dma_width;
./drivers/spi/spi-dw.h:137:	u32			dma_width;
./drivers/video/sh_mobile_lcdcfb.h:101:		unsigned int width;
./drivers/video/aty/atyfb.h:24:	u32 dp_pix_width;	/* acceleration */
./drivers/video/aty/atyfb.h:163:	u16 lcd_width;
./drivers/video/aty/radeonfb.h:258:	int hOver_plus, hSync_width, hblank;
./drivers/video/aty/radeonfb.h:259:	int vOver_plus, vSync_width, vblank;
./drivers/video/aty/radeonfb.h:321:	int			vram_width;
./drivers/video/c2p.h:13:extern void c2p_planar(void *dst, const void *src, u32 dx, u32 dy, u32 width,
./drivers/video/c2p.h:17:extern void c2p_iplan2(void *dst, const void *src, u32 dx, u32 dy, u32 width,
./drivers/video/omap/dispc.h:35:extern void omap_dispc_set_lcd_size(int width, int height);
./drivers/video/omap/omapfb.h:80:					   pulse width */
./drivers/video/omap/omapfb.h:84:					   pulse width */
./drivers/video/omap/omapfb.h:113:	int cs_pulse_width;
./drivers/video/omap/omapfb.h:134:	void (*transfer_area)	(int width, int height,
./drivers/video/omap/omapfb.h:168:					   int screen_width,
./drivers/video/omap/omapfb.h:169:					   int pos_x, int pos_y, int width,
./drivers/video/omap/omapfb.h:177:					   int orig_width, int orig_height,
./drivers/video/omap/omapfb.h:178:					   int out_width, int out_height);
./drivers/video/atafb.h:5:			int dx, int height, int width);
./drivers/video/atafb.h:7:			int sy, int sx, int height, int width);
./drivers/video/atafb.h:9:			int dy, int dx, u32 width,
./drivers/video/atafb.h:13:			     int dx, int height, int width);
./drivers/video/atafb.h:15:			     int sy, int sx, int height, int width);
./drivers/video/atafb.h:17:			     int dy, int dx, u32 width,
./drivers/video/atafb.h:21:			     int dx, int height, int width);
./drivers/video/atafb.h:23:			     int sy, int sx, int height, int width);
./drivers/video/atafb.h:25:			     int dy, int dx, u32 width,
./drivers/video/atafb.h:29:			     int dx, int height, int width);
./drivers/video/atafb.h:31:			     int sy, int sx, int height, int width);
./drivers/video/atafb.h:33:			     int dy, int dx, u32 width,
./drivers/video/intelfb/intelfbhw.h:601:extern void intelfbhw_cursor_load(struct intelfb_info *dinfo, int width,
./drivers/video/matrox/matroxfb_base.h:119:#define CNVT_TOHW(val,width) ((((val)<<(width))+0x7FFF-(val))>>16)
./drivers/video/matrox/matroxfb_base.h:457:		int		precise_width;
./drivers/video/matrox/matroxfb_DAC1064.h:45:	/* DVI PLL loop filter bandwidth selection bits */
./drivers/video/matrox/matroxfb_DAC1064.h:49:	/* P1PLL loop filter bandwidth selection */
./drivers/video/console/fbcon_rotate.h:40:static inline void rotate_ud(const char *in, char *out, u32 width, u32 height)
./drivers/video/console/fbcon_rotate.h:43:	int shift = (8 - (width % 8)) & 7;
./drivers/video/console/fbcon_rotate.h:45:	width = (width + 7) & ~7;
./drivers/video/console/fbcon_rotate.h:48:		for (j = 0; j < width - shift; j++) {
./drivers/video/console/fbcon_rotate.h:49:			if (pattern_test_bit(j, i, width, in))
./drivers/video/console/fbcon_rotate.h:50:				pattern_set_bit(width - (1 + j + shift),
./drivers/video/console/fbcon_rotate.h:52:						width, out);
./drivers/video/console/fbcon_rotate.h:58:static inline void rotate_cw(const char *in, char *out, u32 width, u32 height)
./drivers/video/console/fbcon_rotate.h:60:	int i, j, h = height, w = width;
./drivers/video/console/fbcon_rotate.h:63:	width = (width + 7) & ~7;
./drivers/video/console/fbcon_rotate.h:68:			if (pattern_test_bit(j, i, width, in))
./drivers/video/console/fbcon_rotate.h:76:static inline void rotate_ccw(const char *in, char *out, u32 width, u32 height)
./drivers/video/console/fbcon_rotate.h:78:	int i, j, h = height, w = width;
./drivers/video/console/fbcon_rotate.h:79:	int shift = (8 - (width % 8)) & 7;
./drivers/video/console/fbcon_rotate.h:81:	width = (width + 7) & ~7;
./drivers/video/console/fbcon_rotate.h:86:			if (pattern_test_bit(j, i, width, in))
./drivers/video/console/fbcon_rotate.h:87:				pattern_set_bit(i, width - 1 - j - shift,
./drivers/video/console/fbcon.h:41:    u32 width;
./drivers/video/console/fbcon.h:56:		      int sx, int dy, int dx, int height, int width);
./drivers/video/console/fbcon.h:58:		      int sx, int height, int width);
./drivers/video/exynos/exynos_dp_core.h:83:void exynos_dp_set_link_bandwidth(struct exynos_dp_device *dp, u32 bwtype);
./drivers/video/exynos/exynos_dp_core.h:84:void exynos_dp_get_link_bandwidth(struct exynos_dp_device *dp, u32 *bwtype);
./drivers/video/exynos/exynos_dp_core.h:87:void exynos_dp_set_link_bandwidth(struct exynos_dp_device *dp, u32 bwtype);
./drivers/video/exynos/exynos_dp_core.h:88:void exynos_dp_get_link_bandwidth(struct exynos_dp_device *dp, u32 *bwtype);
./drivers/video/exynos/exynos_mipi_dsi_lowlevel.h:35:		unsigned int width_resol, unsigned int height_resol);
./drivers/video/vermilion/vermilion.h:82:/* Graphics plane height and width */
./drivers/video/savage/savagefb.h:247:	int vwidth;
./drivers/video/acornfb.h:66:	u_int	h_sync_width;
./drivers/video/acornfb.h:74:	u_int	v_sync_width;
./drivers/video/nvidia/nv_type.h:54:	u32 width;
./drivers/video/pnx4008/sdum.h:86:	u32 width;
./drivers/video/riva/riva_hw.h:432:    U032 RamBandwidthKBytesPerSec;
./drivers/video/riva/riva_hw.h:496:    U032 width;
./drivers/video/riva/riva_hw.h:540:    int            width,
./drivers/video/sticore.h:56:#define sti_font_x(sti) (PTR_STI(sti->font)->width)
./drivers/video/sticore.h:89:	s16 onscreen_x;			/* screen width in pixels */
./drivers/video/sticore.h:91:	s16 offscreen_x;		/* offset width in pixels */
./drivers/video/sticore.h:93:	s16 total_x;			/* frame buffer width in pixels */
./drivers/video/sticore.h:168:	s16 onscreen_x;		/* screen width in pixels */
./drivers/video/sticore.h:170:	s16 offscreen_x;	/* offscreen width in pixels */
./drivers/video/sticore.h:172:	s16 total_x;		/* frame buffer width in pixels */
./drivers/video/sticore.h:234:	 u8 width;
./drivers/video/sticore.h:298:	s16 width;		/* block width in pixels */
./drivers/video/sticore.h:315:	int font_width;	
./drivers/video/sticore.h:357:	     int height, int width, u8 color);
./drivers/video/sticore.h:359:	       int height, int width, int c);
./drivers/video/sticore.h:361:	       int dst_y, int dst_x, int height, int width);
./drivers/video/sis/sis.h:493:	int		video_width;
./drivers/video/sis/sis.h:533:	int		current_width;
./drivers/video/sis/sis_main.h:47:	.width           = -1,
./drivers/video/msm/mdp.h:103:	uint32 width;		
./drivers/video/msm/mdp.h:184:	__u32 width;		
./drivers/video/msm/mdp.h:191:	uint32 width;
./drivers/video/msm/mdp.h:195:	uint32 dst_width;
./drivers/video/msm/mdp.h:203:	uint32 ibuf_width;
./drivers/video/msm/mdp.h:690:		   uint32 dst_roi_width,
./drivers/video/msm/mdp.h:700:			   uint32 width,
./drivers/video/msm/mdp4.h:284:	uint32 src_width;	
./drivers/video/msm/mdp4.h:287:	uint32 src_width_3d;	
./drivers/video/msm/external_common.h:118:	uint32	pulse_width_h;
./drivers/video/msm/external_common.h:123:	uint32	pulse_width_v;
./drivers/video/msm/mddihost.h:155:     int16 src_width,
./drivers/video/msm/mddihost.h:165:     int16 src_width,
./drivers/video/msm/mddihost.h:221:uint16 mddi_assign_pkt_height(uint16 pkt_width, uint16 pkt_height, uint16 bpp);
./drivers/video/msm/msm_fb_panel.h:60:	__u32 v_pulse_width;
./drivers/video/msm/msm_fb_panel.h:69:	__u32 h_pulse_width;
./drivers/video/msm/msm_fb_panel.h:72:	__u32 v_pulse_width;
./drivers/video/msm/msm_fb_panel.h:166:	__u32 width;
./drivers/video/msm/msm_fb.h:122:	__u32 *vsync_width_boundary;
./drivers/video/msm/msm_fb.h:154:	uint32_t width;
./drivers/video/msm/vidc/common/enc/venc_internal.h:60:		u32 *height, u32 *width, u32 set_flag);
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl.h:374:		(u32 width, u32 height);
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl.h:460:u32  ddl_get_yuv_buf_size(u32 width, u32 height, u32 format);
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl.h:463:void ddl_calc_dec_hw_buffers_size(enum vcd_codec codec, u32 width,
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl.h:467:u32  ddl_calc_enc_hw_buffers_size(enum vcd_codec codec, u32 width,
./drivers/video/msm/vidc/1080p/ddl/vidc.h:534:void vidc_1080p_set_dec_resolution_ch0(u32 width, u32 height);
./drivers/video/msm/vidc/1080p/ddl/vidc.h:535:void vidc_1080p_set_dec_resolution_ch1(u32 width, u32 height);
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_shared_mem.h:101:	struct ddl_buf_addr *shared_mem, u32 *width, u32 *height);
./drivers/video/msm/vidc/1080p/ddl/vidc_pix_cache.h:60:void vidc_pix_cache_set_frame_size(u32 frame_width, u32 frame_height);
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:107:#define DDL_ALLOW_DEC_FRAMESIZE(width, height) \
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:108:	((DDL_NO_OF_MB(width, height) <= \
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:110:	(width <= DDL_MAX_FRAME_WIDTH) && \
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:112:	((width >= 32 && height >= 16) || \
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:113:	(width >= 16 && height >= 32)))
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:115:#define DDL_ALLOW_ENC_FRAMESIZE(width, height) \
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:116:	((DDL_NO_OF_MB(width, height) <= \
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:118:	(width <= DDL_MAX_FRAME_WIDTH) && \
./drivers/video/msm/vidc/1080p/ddl/vcd_ddl_core.h:120:	((width >= 32 && height >= 32)))
./drivers/video/mbx/reg_bits.h:389:#define Hcsize_Cwidth(x)	((x) << FShft(HCSIZE_CWIDTH))
./drivers/video/via/viafbdev.h:66:	int (*hw_bitblt)(void __iomem *engine, u8 op, u32 width, u32 height,
./drivers/video/via/accel.h:49:/* width and height */
./drivers/video/via/accel.h:75:#define VIA_REG_DIMENSION_M1    0x00C       /* width and height */
./drivers/video/via/global.h:56:extern int viafb_bus_width;
./drivers/video/via/ioctl.h:103:	unsigned short bus_width;
./drivers/video/omap2/dss/hdmi.h:238:enum hdmi_core_inputbus_width {
./drivers/video/omap2/dss/hdmi.h:485:	enum hdmi_core_inputbus_width	ip_bus_width;
./drivers/video/omap2/dss/dss.h:412:void dispc_set_digit_size(u16 width, u16 height);
./drivers/video/omap2/dss/dss.h:436:void dispc_mgr_set_lcd_size(enum omap_channel channel, u16 width, u16 height);
./drivers/video/omap2/dss/ti_hdmi_4xxx_ip.h:199:enum hdmi_core_inputbus_width {
./drivers/video/omap2/dss/ti_hdmi_4xxx_ip.h:441:	enum hdmi_core_inputbus_width	ip_bus_width;
./drivers/video/bt431.h:200:				  u16 width, u16 height)
./drivers/video/bt431.h:212:		else if (width <= i % 8 << 3)
./drivers/video/bt431.h:214:		else if (((width >> 3) & 0xffff) > i % 8)
./drivers/video/bt431.h:217:			value = fgp & ~(bgp << (width % 8 << 1));
./drivers/infiniband/hw/mthca/mthca_cmd.h:144:	int max_port_width;
./drivers/infiniband/hw/mthca/mthca_cmd.h:224:	int port_width;
./drivers/infiniband/hw/mthca/mthca_dev.h:175:	u8       port_width_cap;
./drivers/infiniband/hw/ipath/ipath_kernel.h:250:#define IPATH_IB_CFG_LWID_ENB 2 /* Get/set allowed Link-width */
./drivers/infiniband/hw/ipath/ipath_kernel.h:251:#define IPATH_IB_CFG_LWID 3 /* Get currently active Link-width */
./drivers/infiniband/hw/ipath/ipath_kernel.h:668:	/* localbus width (1, 2,4,8,16,32) from config space  */
./drivers/infiniband/hw/ipath/ipath_kernel.h:669:	u32 ipath_lbus_width;
./drivers/infiniband/hw/ipath/ipath_kernel.h:707:	/* link width supported */
./drivers/infiniband/hw/ipath/ipath_kernel.h:708:	u8 ipath_link_width_supported;
./drivers/infiniband/hw/ipath/ipath_kernel.h:711:	u8 ipath_link_width_enabled;
./drivers/infiniband/hw/ipath/ipath_kernel.h:713:	u8 ipath_link_width_active;
./drivers/infiniband/hw/ehca/hipz_hw.h:409:	u32 phys_width;
./drivers/infiniband/hw/qib/qib.h:278:#define QIB_IB_CFG_LWID_ENB 2 /* allowed Link-width */
./drivers/infiniband/hw/qib/qib.h:279:#define QIB_IB_CFG_LWID 3 /* currently active Link-width */
./drivers/infiniband/hw/qib/qib.h:614:	u8 link_width_supported;
./drivers/infiniband/hw/qib/qib.h:616:	u8 link_width_enabled;
./drivers/infiniband/hw/qib/qib.h:618:	u8 link_width_active;
./drivers/infiniband/hw/qib/qib.h:959:	/* localbus width (1, 2,4,8,16,32) from config space  */
./drivers/infiniband/hw/qib/qib.h:960:	u32 lbus_width;
./drivers/atm/zatm.h:59:	int tx_bw;			/* remaining bandwidth */
./drivers/atm/eni.h:88:	int tx_bw;			/* remaining bandwidth */
./drivers/atm/idt77105.h:62:#define IDT77105_LEDHEC_RPWMASK	0x18	/* R/W, RxRef pulse width select */
./drivers/pinctrl/pinctrl-tegra.h:62: * @drvdn_width:	Drive Down field width. 0 if unsupported.
./drivers/pinctrl/pinctrl-tegra.h:64: * @drvup_width:	Drive Up field width. 0 if unsupported.
./drivers/pinctrl/pinctrl-tegra.h:66: * @slwr_width:		Slew Rising field width. 0 if unsupported.
./drivers/pinctrl/pinctrl-tegra.h:68: * @slwf_width:		Slew Falling field width. 0 if unsupported.
./drivers/pinctrl/pinctrl-tegra.h:113:	u32 drvdn_width:6;
./drivers/pinctrl/pinctrl-tegra.h:114:	u32 drvup_width:6;
./drivers/pinctrl/pinctrl-tegra.h:115:	u32 slwr_width:6;
./drivers/pinctrl/pinctrl-tegra.h:116:	u32 slwf_width:6;
./drivers/misc/ibmasm/remote.h:89:#define display_width(sp)	(mouse_addr(sp) + CONDOR_INPUT_DISPLAY_RESX)
./drivers/char/mwave/3780i.h:130:	unsigned char IsaMemCmdWidth:2;	/* RW: ISA memory command width */
./drivers/char/mwave/3780i.h:291:	unsigned uDmaBandwidth;
./drivers/mmc/core/core.h:45:void mmc_set_bus_width(struct mmc_host *host, unsigned int width);
./drivers/mmc/core/mmc_ops.h:28:int mmc_bus_test(struct mmc_card *card, u8 bus_width);
./drivers/mmc/core/sd_ops.h:15:int mmc_app_set_bus_width(struct mmc_card *card, int width);
./drivers/mmc/host/wbsd.h:167:	unsigned char		bus_width;	/* Current bus width */
./drivers/mmc/host/sdhci.h:269:	int		(*platform_8bit_width)(struct sdhci_host *host,
./drivers/mmc/host/sdhci.h:270:					       int width);
./drivers/mmc/host/dw_mmc.h:168: * the IP block with a 64bit FIFO width, so this code will never be
./drivers/mmc/host/s3cmci.h:64:	int			bus_width;
./drivers/scsi/nsp32.h:465:	u8     ackwidth;         /* ack width register value          */
./drivers/scsi/nsp32.h:517:	unsigned char	ackwidth;	/* ack width designated by period */
./drivers/scsi/nsp32.h:548:	unsigned char	ackwidth;	/* value for ACKWIDTH  */
./drivers/scsi/mvsas/mv_sas.h:183:	u32		sg_width;
./drivers/scsi/mvsas/mv_sas.h:184:	u32 		slot_width;
./drivers/scsi/mvsas/mv_sas.h:187:#define MVS_MAX_SG		(1U << mvi->chip->sg_width)
./drivers/scsi/mvsas/mv_sas.h:188:#define MVS_CHIP_SLOT_SZ	(1U << mvi->chip->slot_width)
./drivers/scsi/mvsas/mv_chips.h:259:		"mvsas: PCI-E x%u, Bandwidth Usage: %s Gbps\n",
./drivers/scsi/qla1280.h:489:					uint8_t ppr_bus_width:2;
./drivers/scsi/qla2xxx/qla_def.h:2849:	int		link_width;
./drivers/scsi/aic7xxx/aic7xxx_osm.h:483:					     int reg, int width);
./drivers/scsi/aic7xxx/aic7xxx_osm.h:487:					      int width);
./drivers/scsi/aic7xxx/aic7xxx.h:694:	uint8_t width;			/* Bus width */
./drivers/scsi/aic7xxx/aic7xxx.h:1223:void			ahc_set_width(struct ahc_softc *ahc,
./drivers/scsi/aic7xxx/aic7xxx.h:1225:				      u_int width, u_int type, int paused);
./drivers/scsi/aic7xxx/aic79xx_osm.h:481:					     int reg, int width);
./drivers/scsi/aic7xxx/aic79xx_osm.h:484:					  int width);
./drivers/scsi/aic7xxx/aic79xx.h:749:	uint8_t width;			/* Bus width */
./drivers/scsi/aic7xxx/aic79xx.h:1417:void			ahd_set_width(struct ahd_softc *ahd,
./drivers/scsi/aic7xxx/aic79xx.h:1419:				      u_int width, u_int type, int paused);
./drivers/scsi/esp_scsi.h:321:	u8			nego_goal_width;
./drivers/scsi/osst.h:488:	__be32		cfg_col_width;
./drivers/scsi/osst.h:489:	__be32		dat_col_width;
./drivers/scsi/osst.h:490:	__be32		qfa_col_width;
./drivers/scsi/ipr.h:174:#define IPR_MAX_SCSI_RATE(width) ((320 * 10) / ((width) / 8))
./drivers/scsi/ipr.h:725:	u8 bus_width;
./drivers/scsi/ipr.h:1186:	u8 bus_width;
./drivers/scsi/sym53c8xx_2/sym_hipd.h:352:	unsigned int width:1;
./drivers/scsi/sym53c8xx_2/sym_hipd.h:444:	unsigned char	usr_width;
./drivers/scsi/sym53c8xx_2/sym_hipd.h:926:	u_char	maxwide;	/* Maximum transfer width	*/
./drivers/scsi/sym53c8xx_2/sym_nvram.h:106:		u_char	bus_width;	/* 0x08/0x10 */
./drivers/scsi/isci/remote_device.h:75: * @device_port_width: hw setting for number of simultaneous connections
./drivers/scsi/isci/remote_device.h:95:	u32 device_port_width;
./drivers/scsi/isci/scu_remote_node_context.h:88:	u32 remote_node_port_width:4;
./drivers/scsi/mpt2sas/mpi/mpi2_ioc.h:1595:/* Parameter1 contains SAS port width modulation group number */
./drivers/scsi/mpt2sas/mpi/mpi2_ioc.h:1612:/* Parameter2 indicates desired PCIe link width using these defines */
./drivers/scsi/bfa/bfad_bsg.h:211:	u32		bandwidth; /* For PF support */
./drivers/scsi/bfa/bfad_bsg.h:464:	u32			bandwidth;
./drivers/scsi/bfa/bfa_defs_svc.h:489: * QoS  bandwidth allocation for each priority level
./drivers/scsi/bfa/bfa_defs_svc.h:492:	BFA_QOS_BW_HIGH  = 60,	/*  bandwidth allocation for High */
./drivers/scsi/bfa/bfa_defs_svc.h:493:	BFA_QOS_BW_MED  =  30,	/*  bandwidth allocation for Medium */
./drivers/scsi/bfa/bfa_defs_svc.h:494:	BFA_QOS_BW_LOW  =  10,	/*  bandwidth allocation for Low */
./drivers/scsi/ips.h:1258: * tab-width: 8
./drivers/scsi/qla4xxx/ql4_def.h:650:	int link_width;
./drivers/scsi/eata_generic.h:398: * tab-width: 8
./drivers/gpu/drm/udl/udl_drv.h:106:		     u32 byte_offset, u32 byte_width,
./drivers/gpu/drm/udl/udl_drv.h:128:		      int width, int height);
./drivers/gpu/drm/i915/i915_drv.h:220:				 uint32_t sprite_width, int pixel_size);
./drivers/gpu/drm/i915/dvo.h:121:	 * This function may also update MonInfo, mm_width, and mm_height.
./drivers/gpu/drm/i915/intel_drv.h:170:	int16_t cursor_width, cursor_height;
./drivers/gpu/drm/i915/intel_drv.h:418:					   uint32_t sprite_width,
./drivers/gpu/drm/i915/i915_reg.h:2131: * (src width - 1) / ((oversample * dest width) - 1)
./drivers/gpu/drm/i915/i915_reg.h:3483:/* train, dp width same as FDI_TX */
./drivers/gpu/drm/i915/intel_sdvo_regs.h:83:		u8 h_sync_width;	/**< lower 8 bits (pixels) */
./drivers/gpu/drm/i915/intel_sdvo_regs.h:84:		/** lower 4 bits each vsync offset, vsync width */
./drivers/gpu/drm/i915/intel_sdvo_regs.h:85:		u8 v_sync_off_width;
./drivers/gpu/drm/i915/intel_sdvo_regs.h:87:		* 2 high bits of hsync offset, 2 high bits of hsync width,
./drivers/gpu/drm/i915/intel_sdvo_regs.h:88:		* bits 4-5 of vsync offset, and 2 high bits of vsync width.
./drivers/gpu/drm/i915/intel_sdvo_regs.h:90:		u8 sync_off_width_high;
./drivers/gpu/drm/i915/intel_sdvo_regs.h:106:	u16 width;
./drivers/gpu/drm/i915/intel_sdvo_regs.h:284: * Generates a DTD based on the given width, height, and flags.
./drivers/gpu/drm/i915/intel_bios.h:64:	u8 bandwidth_percent;
./drivers/gpu/drm/i915/intel_bios.h:309:	u8 hsync_pulse_width;
./drivers/gpu/drm/i915/intel_bios.h:310:	u8 vsync_pulse_width:4;
./drivers/gpu/drm/gma500/oaktrail.h:41:	u8 hsync_pulse_width_lo;
./drivers/gpu/drm/gma500/oaktrail.h:42:	u8 vsync_pulse_width_lo:4;
./drivers/gpu/drm/gma500/oaktrail.h:44:	u8 vsync_pulse_width_hi:2;
./drivers/gpu/drm/gma500/oaktrail.h:46:	u8 hsync_pulse_width_hi:2;
./drivers/gpu/drm/gma500/oaktrail.h:48:	u8 width_mm_lo;
./drivers/gpu/drm/gma500/oaktrail.h:51:	u8 width_mm_hi:4;
./drivers/gpu/drm/gma500/oaktrail.h:71:	u16 hsync_pulse_width_lo:8;
./drivers/gpu/drm/gma500/oaktrail.h:72:	u16 hsync_pulse_width_hi:2;
./drivers/gpu/drm/gma500/oaktrail.h:81:	u16 vsync_pulse_width_lo:4;
./drivers/gpu/drm/gma500/oaktrail.h:82:	u16 vsync_pulse_width_hi:2;
./drivers/gpu/drm/gma500/psb_intel_sdvo_regs.h:78:	u8 h_sync_width;	/**< lower 8 bits (pixels) */
./drivers/gpu/drm/gma500/psb_intel_sdvo_regs.h:79:	/** lower 4 bits each vsync offset, vsync width */
./drivers/gpu/drm/gma500/psb_intel_sdvo_regs.h:80:	u8 v_sync_off_width;
./drivers/gpu/drm/gma500/psb_intel_sdvo_regs.h:82:	 * 2 high bits of hsync offset, 2 high bits of hsync width,
./drivers/gpu/drm/gma500/psb_intel_sdvo_regs.h:83:	 * bits 4-5 of vsync offset, and 2 high bits of vsync width.
./drivers/gpu/drm/gma500/psb_intel_sdvo_regs.h:85:	u8 sync_off_width_high;
./drivers/gpu/drm/gma500/psb_intel_sdvo_regs.h:101:    u16 width;
./drivers/gpu/drm/gma500/psb_intel_sdvo_regs.h:279: * Generates a DTD based on the given width, height, and flags.
./drivers/gpu/drm/gma500/mdfld_output.h:48:	u32 width_mm;
./drivers/gpu/drm/gma500/intel_bios.h:59:	u8 bandwidth_percent;
./drivers/gpu/drm/gma500/intel_bios.h:225:	u8 hsync_pulse_width;
./drivers/gpu/drm/gma500/intel_bios.h:226:	u8 vsync_pulse_width:4;
./drivers/gpu/drm/exynos/exynos_drm_gem.h:87: * that it is calculated with framebuffer information such as width,
./drivers/gpu/drm/exynos/exynos_drm_hdmi.h:54:	void (*get_max_resol)(void *ctx, unsigned int *width,
./drivers/gpu/drm/exynos/exynos_drm_crtc.h:47: * @crtc_w: width of hardware screen.
./drivers/gpu/drm/exynos/exynos_drm_drv.h:78: * @fb_width: width of a framebuffer.
./drivers/gpu/drm/exynos/exynos_drm_drv.h:82: * @crtc_width: window width to be displayed (hardware screen).
./drivers/gpu/drm/exynos/exynos_drm_drv.h:84: * @mode_width: width of screen mode.
./drivers/gpu/drm/exynos/exynos_drm_drv.h:109:	unsigned int fb_width;
./drivers/gpu/drm/exynos/exynos_drm_drv.h:113:	unsigned int crtc_width;
./drivers/gpu/drm/exynos/exynos_drm_drv.h:115:	unsigned int mode_width;
./drivers/gpu/drm/exynos/exynos_drm_drv.h:176:	void (*get_max_resol)(struct device *subdrv_dev, unsigned int *width,
./drivers/gpu/drm/radeon/radeon.h:522:	unsigned		vram_width;
./drivers/gpu/drm/radeon/radeon.h:912: * @max_bandwidth:      maximum bandwidth the gpu has (MByte/s)
./drivers/gpu/drm/radeon/radeon.h:916: * @igp_ht_link_width:  ht link width in bits (rs690,rs740,rs780,rs880)
./drivers/gpu/drm/radeon/radeon.h:917: * @k8_bandwidth:       k8 bandwidth the gpu has (MByte/s) (IGP)
./drivers/gpu/drm/radeon/radeon.h:918: * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
./drivers/gpu/drm/radeon/radeon.h:919: * @ht_bandwidth:       ht bandwidth the gpu has (MByte/s) (IGP)
./drivers/gpu/drm/radeon/radeon.h:920: * @core_bandwidth:     core GPU bandwidth the gpu has (MByte/s) (IGP)
./drivers/gpu/drm/radeon/radeon.h:921: * @sclk:          	GPU clock Mhz (core bandwidth depends of this clock)
./drivers/gpu/drm/radeon/radeon.h:922: * @needed_bandwidth:   current bandwidth needs
./drivers/gpu/drm/radeon/radeon.h:925: * Bandwidth need is used to determine minimun clock of the GPU and memory.
./drivers/gpu/drm/radeon/radeon.h:926: * Equation between gpu/memory clock and available bandwidth is hw dependent
./drivers/gpu/drm/radeon/radeon.h:1057:	fixed20_12		max_bandwidth;
./drivers/gpu/drm/radeon/radeon.h:1061:	fixed20_12		igp_ht_link_width;
./drivers/gpu/drm/radeon/radeon.h:1062:	fixed20_12		k8_bandwidth;
./drivers/gpu/drm/radeon/radeon.h:1063:	fixed20_12		sideport_bandwidth;
./drivers/gpu/drm/radeon/radeon.h:1064:	fixed20_12		ht_bandwidth;
./drivers/gpu/drm/radeon/radeon.h:1065:	fixed20_12		core_bandwidth;
./drivers/gpu/drm/radeon/radeon.h:1068:	fixed20_12		needed_bandwidth;
./drivers/gpu/drm/radeon/radeon.h:1185:		void (*bandwidth_update)(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/radeon.h:1762:#define radeon_bandwidth_update(rdev) (rdev)->asic->display.bandwidth_update((rdev))
./drivers/gpu/drm/radeon/radeon.h:1786:extern void radeon_update_bandwidth_info(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/atombios.h:2804:Bit[5]=1: Enable CDLW for all driver control power states. Max HT width is from SBIOS, while Min HT width is determined by display requirement.  
./drivers/gpu/drm/radeon/atombios.h:2805:      =0: CDLW is disabled. If CLMC is enabled case, Min HT width will be set equal to Max HT width. If CLMC disabled case, Max HT width will be applied.
./drivers/gpu/drm/radeon/atombios.h:2859:usMinHTLinkWidth:   Bootup minimum HT link width. If CDLW disabled, this is equal to usMaxHTLinkWidth. 
./drivers/gpu/drm/radeon/atombios.h:2860:                    If CDLW enabled, both upstream and downstream width should be the same during bootup.
./drivers/gpu/drm/radeon/atombios.h:2861:usMaxHTLinkWidth:   Bootup maximum HT link width. If CDLW disabled, this is equal to usMinHTLinkWidth. 
./drivers/gpu/drm/radeon/atombios.h:2862:                    If CDLW enabled, both upstream and downstream width should be the same during bootup.  
./drivers/gpu/drm/radeon/atombios.h:2878:usMaxUpStreamHTLinkWidth:    Asymmetric link width support in the future, to replace usMaxHTLinkWidth. Not used for now.
./drivers/gpu/drm/radeon/atombios.h:2880:usMinUpStreamHTLinkWidth:    Asymmetric link width support in the future, to replace usMinHTLinkWidth. Not used for now.
./drivers/gpu/drm/radeon/atombios.h:3275:  USHORT                      usH_SyncWidth;    // horizontal Sync width
./drivers/gpu/drm/radeon/atombios.h:3279:  USHORT                      usV_SyncWidth;    // vertical Sync width
./drivers/gpu/drm/radeon/atombios.h:5935:  UCHAR                      ucChannelConfig;   // [3:0]=Indication of what channel combination;[4:7]=Channel bit width, in number of 2
./drivers/gpu/drm/radeon/atombios.h:5962:  UCHAR                      ucChannelConfig;   // [3:0]=Indication of what channel combination;[4:7]=Channel bit width, in number of 2
./drivers/gpu/drm/radeon/atombios.h:6193:  UCHAR   ucCDR_Bandwidth;		   // [0:3]=Read CDR bandwidth, [4:7] - Write CDR Bandwidth
./drivers/gpu/drm/radeon/atombios.h:6224:  UCHAR   ucCDR_Bandwidth;		   // [0:3]=Read CDR bandwidth, [4:7] - Write CDR Bandwidth
./drivers/gpu/drm/radeon/atombios.h:6254:  UCHAR   ucCDR_Bandwidth;                  // [0:3]=Read CDR bandwidth, [4:7] - Write CDR Bandwidth
./drivers/gpu/drm/radeon/atombios.h:6447:	UCHAR     XCharSize;        //			db	?	; character cell width in pixels
./drivers/gpu/drm/radeon/atombios.h:7577:      UCHAR  ucMinHTLinkWidth;            // From SBIOS - {2, 4, 8, 16}. Effective only if CDLW enabled. Minimum down stream width could be bigger as display BW requriement.
./drivers/gpu/drm/radeon/r100_track.h:27:	unsigned		width;
./drivers/gpu/drm/radeon/r100_track.h:39:	unsigned		width;
./drivers/gpu/drm/radeon/r100_track.h:45:	unsigned		width_11;
./drivers/gpu/drm/radeon/r300_reg.h:555:/* The line width is given in multiples of 6.
./drivers/gpu/drm/radeon/radeon_asic.h:87:void r100_bandwidth_update(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/radeon_asic.h:230:void rs600_bandwidth_update(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/radeon_asic.h:255:void rs690_bandwidth_update(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/radeon_asic.h:274:void rv515_bandwidth_update(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/radeon_asic.h:277:void rv515_bandwidth_avivo_update(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/radeon_asic.h:412:void evergreen_bandwidth_update(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/radeon_asic.h:461:void dce6_bandwidth_update(struct radeon_device *rdev);
./drivers/gpu/drm/radeon/radeon_mode.h:273:	int cursor_width;
./drivers/gpu/drm/radeon/radeon_mode.h:597:				  uint32_t width,
./drivers/gpu/drm/radeon/radeon_mode.h:706:int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled);
./drivers/gpu/drm/vmwgfx/svga_reg.h:160:   SVGA_REG_DISPLAY_WIDTH = 39,     /* The display's width */
./drivers/gpu/drm/vmwgfx/svga_reg.h:882: *      width and height relate to the entire source video frame.
./drivers/gpu/drm/vmwgfx/svga_reg.h:894:   uint32 width;
./drivers/gpu/drm/vmwgfx/svga_reg.h:931: *       (bytesPerLine * size.width * 4 + PAGE_SIZE - 1) / PAGE_SIZE
./drivers/gpu/drm/vmwgfx/svga_reg.h:973:      uint32 width;
./drivers/gpu/drm/vmwgfx/svga_reg.h:1064:   uint32 width;
./drivers/gpu/drm/vmwgfx/svga_reg.h:1085:   uint32 width;
./drivers/gpu/drm/vmwgfx/svga_reg.h:1108:   uint32 width;
./drivers/gpu/drm/vmwgfx/svga_reg.h:1137:   uint32 width;
./drivers/gpu/drm/vmwgfx/svga_reg.h:1159:   uint32 width;
./drivers/gpu/drm/vmwgfx/svga_reg.h:1185:   uint32 width;
./drivers/gpu/drm/vmwgfx/vmwgfx_kms.h:64:			    u32 *image, u32 width, u32 height,
./drivers/gpu/drm/vmwgfx/vmwgfx_kms.h:68:			     u32 width, u32 height,
./drivers/gpu/drm/vmwgfx/vmwgfx_kms.h:101:	unsigned pref_width;
./drivers/gpu/drm/vmwgfx/vmwgfx_kms.h:133:			   uint32_t handle, uint32_t width, uint32_t height);
./drivers/gpu/drm/vmwgfx/vmwgfx_kms.h:141:				uint32_t max_width, uint32_t max_height);
./drivers/gpu/drm/vmwgfx/svga_overlay.h:138:                         uint32 *width,                     /* IN / OUT */
./drivers/gpu/drm/vmwgfx/svga_overlay.h:146:    *width = (*width + 1) & ~1;
./drivers/gpu/drm/vmwgfx/svga_overlay.h:155:       *size = (*width + 3) & ~3;
./drivers/gpu/drm/vmwgfx/svga_overlay.h:167:       tmp = ((*width >> 1) + 3) & ~3;
./drivers/gpu/drm/vmwgfx/svga_overlay.h:185:       *size = *width * 2;
./drivers/gpu/drm/vmwgfx/vmwgfx_drv.h:183:	uint32_t width;
./drivers/gpu/drm/vmwgfx/vmwgfx_drv.h:204:	uint32_t fb_max_width;
./drivers/gpu/drm/vmwgfx/vmwgfx_drv.h:206:	uint32_t initial_width;
./drivers/gpu/drm/vmwgfx/vmwgfx_drv.h:223:	uint32_t vga_width;
./drivers/gpu/drm/vmwgfx/vmwgfx_drv.h:623:		       unsigned width, unsigned height, unsigned pitch,
./drivers/gpu/drm/vmwgfx/svga3d_reg.h:1133:   uint32               width;
./drivers/gpu/drm/vmwgfx/svga3d_reg.h:1502:    * If an index buffer is in use, indexWidth specifies the width in
./drivers/gpu/drm/nouveau/nouveau_bios.h:268:		int xlatwidth;
./drivers/gpu/drm/nouveau/nouveau_hw.h:399:static inline int nv_cursor_width(struct drm_device *dev)
./drivers/gpu/drm/nouveau/nouveau_hw.h:455:nv_pitch_align(struct drm_device *dev, uint32_t width, int bpp)
./drivers/gpu/drm/nouveau/nouveau_hw.h:471:	return (width + mask) & ~mask;
./drivers/gpu/drm/nouveau/nouveau_crtc.h:87:			 uint32_t buffer_handle, uint32_t width,
./drivers/gpu/msm_adreno220/adreno_drawctxt.h:61:	unsigned int width;	/* Width of surface used to store GMEM */
./drivers/gpu/msm_adreno220/adreno_drawctxt.h:168:	shadow->pitch = shadow->width = w;
./drivers/gpu/msm/adreno_drawctxt.h:48:	unsigned int width;	
./drivers/gpu/msm/adreno_drawctxt.h:155:	shadow->pitch = shadow->width = w;
./drivers/isdn/hardware/mISDN/hfc_multi.h:763:/* chapter 7: pulse width modulation */
./drivers/isdn/hardware/mISDN/hfcsusb.h:130:	{-ENOSPC, "The host controller's bandwidth is already consumed"},
./drivers/isdn/hisax/hfc_usb.h:111:	{-ENOSPC, "The host controller's bandwidth is already consumed"},
./drivers/acpi/acpica/achware.h:67:			  u8 max_bit_width, u64 *address);
./drivers/acpi/acpica/achware.h:106:acpi_status acpi_hw_read_port(acpi_io_address address, u32 *value, u32 width);
./drivers/acpi/acpica/achware.h:108:acpi_status acpi_hw_write_port(acpi_io_address address, u32 value, u32 width);
./drivers/acpi/acpica/amlresrc.h:190:	u8 width;
./drivers/acpi/acpica/amlresrc.h:286:	u8 bit_width;
./drivers/acpi/acpica/acinterp.h:479:				    u32 bit_width,
./drivers/acpi/acpica/acinterp.h:487:				u32 bit_width,
./drivers/acpi/acpica/acinterp.h:494:				 u32 bit_width,
./drivers/acpi/acpica/acinterp.h:501:			   u32 bit_width,
./drivers/acpi/acpica/acinterp.h:508:			      u32 bit_width,
./drivers/acpi/acpica/acinterp.h:515:					  u32 bit_width,
./drivers/acpi/acpica/acinterp.h:523:			     u32 bit_width,
./drivers/acpi/acpica/acinterp.h:530:				 u32 bit_width,
./drivers/acpi/acpica/acmacros.h:199:/* Macros based on machine integer width */
./drivers/acpi/acpica/acconfig.h:132:/* Number of distinct GPE register blocks and register width */
./drivers/acpi/acpica/acobject.h:251:	u8                              access_byte_width;  /* Read/Write size in bytes */\
./drivers/acpi/acpica/acglobal.h:103: * Optionally use default values for the ACPI register widths. Set this to
./drivers/acpi/acpica/acglobal.h:104: * TRUE to use the defaults, if an FADT contains incorrect widths/lengths.
./drivers/acpi/acpica/acglobal.h:106:u8 ACPI_INIT_GLOBAL(acpi_gbl_use_default_register_widths, TRUE);
./drivers/acpi/acpica/acglobal.h:207: * Handle both ACPI 1.0 and ACPI 2.0 Integer widths. The integer width is
./drivers/acpi/acpica/acglobal.h:211:ACPI_EXTERN u8 acpi_gbl_integer_bit_width;
./drivers/acpi/acpica/acglobal.h:212:ACPI_EXTERN u8 acpi_gbl_integer_byte_width;
./drivers/acpi/acpica/acglobal.h:213:ACPI_EXTERN u8 acpi_gbl_integer_nybble_width;
./drivers/acpi/acpica/acevents.h:169:			       u32 region_offset, u32 bit_width, u64 *value);
./drivers/acpi/acpica/acutils.h:496:void acpi_ut_set_integer_width(u8 revision);
./drivers/uwb/uwb-internal.h:319:/* -- DRP Bandwidth allocator: bandwidth allocations, reservations, DRP */
./drivers/message/fusion/lsi/mpi_cnfg.h:32: *                      Revised bus width definitions in SCSI_PORT_0,
./drivers/message/fusion/lsi/mpi_cnfg.h:38: *                      widths in IOC_0 page and updated the page version.
./drivers/message/fusion/mptctl.h:392:	u32		 bus_phys_width;
./drivers/message/fusion/mptctl.h:415:	u32		 bus_phys_width;
./drivers/message/fusion/mptctl.h:440:	u8  negotiated_width;
./drivers/net/ethernet/sun/cassini.h:576: * pre-emption/re-allocation of network bandwidth
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_hsi.h:1582:/* eb is the bitwidth of a single element */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3241:/* [RW 10] Bandwidth addition to VQ0 write requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3243:/* [RW 10] Bandwidth addition to VQ12 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3245:/* [RW 10] Bandwidth addition to VQ13 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3247:/* [RW 10] Bandwidth addition to VQ14 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3249:/* [RW 10] Bandwidth addition to VQ15 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3251:/* [RW 10] Bandwidth addition to VQ16 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3253:/* [RW 10] Bandwidth addition to VQ17 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3255:/* [RW 10] Bandwidth addition to VQ18 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3257:/* [RW 10] Bandwidth addition to VQ19 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3259:/* [RW 10] Bandwidth addition to VQ20 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3261:/* [RW 10] Bandwidth addition to VQ22 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3263:/* [RW 10] Bandwidth addition to VQ23 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3265:/* [RW 10] Bandwidth addition to VQ24 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3267:/* [RW 10] Bandwidth addition to VQ25 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3269:/* [RW 10] Bandwidth addition to VQ26 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3271:/* [RW 10] Bandwidth addition to VQ27 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3273:/* [RW 10] Bandwidth addition to VQ4 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3275:/* [RW 10] Bandwidth addition to VQ5 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3277:/* [RW 10] Bandwidth Typical L for VQ0 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3279:/* [RW 10] Bandwidth Typical L for VQ12 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3281:/* [RW 10] Bandwidth Typical L for VQ13 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3283:/* [RW 10] Bandwidth Typical L for VQ14 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3285:/* [RW 10] Bandwidth Typical L for VQ15 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3287:/* [RW 10] Bandwidth Typical L for VQ16 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3289:/* [RW 10] Bandwidth Typical L for VQ17 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3291:/* [RW 10] Bandwidth Typical L for VQ18 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3293:/* [RW 10] Bandwidth Typical L for VQ19 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3295:/* [RW 10] Bandwidth Typical L for VQ20 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3297:/* [RW 10] Bandwidth Typical L for VQ22 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3299:/* [RW 10] Bandwidth Typical L for VQ23 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3301:/* [RW 10] Bandwidth Typical L for VQ24 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3303:/* [RW 10] Bandwidth Typical L for VQ25 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3305:/* [RW 10] Bandwidth Typical L for VQ26 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3307:/* [RW 10] Bandwidth Typical L for VQ27 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3309:/* [RW 10] Bandwidth Typical L for VQ4 Read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3311:/* [RW 10] Bandwidth Typical L for VQ5 Read- currently not used */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3313:/* [RW 7] Bandwidth upper bound for VQ0 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3315:/* [RW 7] Bandwidth upper bound for VQ12 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3317:/* [RW 7] Bandwidth upper bound for VQ13 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3319:/* [RW 7] Bandwidth upper bound for VQ14 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3321:/* [RW 7] Bandwidth upper bound for VQ15 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3323:/* [RW 7] Bandwidth upper bound for VQ16 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3325:/* [RW 7] Bandwidth upper bound for VQ17 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3327:/* [RW 7] Bandwidth upper bound for VQ18 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3329:/* [RW 7] Bandwidth upper bound for VQ19 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3331:/* [RW 7] Bandwidth upper bound for VQ20 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3333:/* [RW 7] Bandwidth upper bound for VQ22 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3335:/* [RW 7] Bandwidth upper bound for VQ23 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3337:/* [RW 7] Bandwidth upper bound for VQ24 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3339:/* [RW 7] Bandwidth upper bound for VQ25 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3341:/* [RW 7] Bandwidth upper bound for VQ26 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3343:/* [RW 7] Bandwidth upper bound for VQ27 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3345:/* [RW 7] Bandwidth upper bound for VQ4 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3347:/* [RW 7] Bandwidth upper bound for VQ5 read requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3349:/* [RW 10] Bandwidth addition to VQ29 write requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3351:/* [RW 10] Bandwidth addition to VQ30 write requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3353:/* [RW 10] Bandwidth Typical L for VQ29 Write requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3355:/* [RW 10] Bandwidth Typical L for VQ30 Write requests */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3357:/* [RW 7] Bandwidth upper bound for VQ29 */
./drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h:3359:/* [RW 7] Bandwidth upper bound for VQ30 */
./drivers/net/ethernet/neterion/vxge/vxge-config.h:342: * @min_bandwidth: Minimum Guaranteed bandwidth
./drivers/net/ethernet/neterion/vxge/vxge-config.h:367:	u32				min_bandwidth;
./drivers/net/ethernet/neterion/vxge/vxge-config.h:1235: *             Bit 43 - Set to 1 to exclude the frame from bandwidth metering
./drivers/net/ethernet/neterion/vxge/vxge-config.h:1875:u16 vxge_hw_device_link_width_get(struct __vxge_hw_device *devh);
./drivers/net/ethernet/mellanox/mlx4/fw.h:70:	int max_port_width[MLX4_MAX_PORTS + 1];
./drivers/net/ethernet/mellanox/mlx4/fw.h:169:	int port_width;
./drivers/net/ethernet/oki-semi/pch_gbe/pch_gbe.h:404:	u8 width;
./drivers/net/ethernet/marvell/skge.h:426:	TXA_ENA_ALLOC	= 1<<5,	/* Enable  alloc of free bandwidth */
./drivers/net/ethernet/marvell/skge.h:427:	TXA_DIS_ALLOC	= 1<<4,	/* Disable alloc of free bandwidth */
./drivers/net/ethernet/marvell/sky2.h:679:	TXA_ENA_ALLOC	= 1<<5,	/* Enable  alloc of free bandwidth */
./drivers/net/ethernet/marvell/sky2.h:680:	TXA_DIS_ALLOC	= 1<<4,	/* Disable alloc of free bandwidth */
./drivers/net/ethernet/intel/ixgb/ixgb_hw.h:93:/* PCI bus widths */
./drivers/net/ethernet/intel/ixgb/ixgb_hw.h:95:	ixgb_bus_width_unknown = 0,
./drivers/net/ethernet/intel/ixgb/ixgb_hw.h:96:	ixgb_bus_width_32,
./drivers/net/ethernet/intel/ixgb/ixgb_hw.h:97:	ixgb_bus_width_64
./drivers/net/ethernet/intel/ixgb/ixgb_hw.h:98:} ixgb_bus_width;
./drivers/net/ethernet/intel/ixgb/ixgb_hw.h:659:	ixgb_bus_width width;
./drivers/net/ethernet/intel/igb/e1000_hw.h:142:enum e1000_bus_width {
./drivers/net/ethernet/intel/igb/e1000_hw.h:143:	e1000_bus_width_unknown = 0,
./drivers/net/ethernet/intel/igb/e1000_hw.h:144:	e1000_bus_width_pcie_x1,
./drivers/net/ethernet/intel/igb/e1000_hw.h:145:	e1000_bus_width_pcie_x2,
./drivers/net/ethernet/intel/igb/e1000_hw.h:146:	e1000_bus_width_pcie_x4 = 4,
./drivers/net/ethernet/intel/igb/e1000_hw.h:147:	e1000_bus_width_pcie_x8 = 8,
./drivers/net/ethernet/intel/igb/e1000_hw.h:148:	e1000_bus_width_32,
./drivers/net/ethernet/intel/igb/e1000_hw.h:149:	e1000_bus_width_64,
./drivers/net/ethernet/intel/igb/e1000_hw.h:150:	e1000_bus_width_reserved
./drivers/net/ethernet/intel/igb/e1000_hw.h:443:	enum e1000_bus_width width;
./drivers/net/ethernet/intel/e1000/e1000_hw.h:121:/* PCI bus widths */
./drivers/net/ethernet/intel/e1000/e1000_hw.h:123:	e1000_bus_width_unknown = 0,
./drivers/net/ethernet/intel/e1000/e1000_hw.h:124:	e1000_bus_width_32,
./drivers/net/ethernet/intel/e1000/e1000_hw.h:125:	e1000_bus_width_64,
./drivers/net/ethernet/intel/e1000/e1000_hw.h:126:	e1000_bus_width_reserved
./drivers/net/ethernet/intel/e1000/e1000_hw.h:127:} e1000_bus_width;
./drivers/net/ethernet/intel/e1000/e1000_hw.h:1366:	e1000_bus_width bus_width;
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2572:/* PCI bus widths */
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2573:enum ixgbe_bus_width {
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2574:	ixgbe_bus_width_unknown = 0,
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2575:	ixgbe_bus_width_pcie_x1 = 1,
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2576:	ixgbe_bus_width_pcie_x2 = 2,
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2577:	ixgbe_bus_width_pcie_x4 = 4,
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2578:	ixgbe_bus_width_pcie_x8 = 8,
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2579:	ixgbe_bus_width_32      = 32,
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2580:	ixgbe_bus_width_64      = 64,
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2581:	ixgbe_bus_width_reserved
./drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2596:	enum ixgbe_bus_width width;
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:51:/* Error in bandwidth group allocation */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:53:/* Error in traffic class bandwidth allocation */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:57:/* Link strict traffic class has non zero bandwidth */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:59:/* Link strict bandwidth group has non zero bandwidth */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:61:/*  Traffic class has zero bandwidth */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:98:/* Traffic class bandwidth allocation per direction */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:100:	u8 bwg_id;		  /* Bandwidth Group (BWG) ID */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:101:	u8 bwg_percent;		  /* % of BWG's bandwidth */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:102:	u8 link_percent;	  /* % of link bandwidth */
./drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h:139:	u32  link_speed; /* For bandwidth allocation validation purpose */
./drivers/net/ethernet/intel/e1000e/hw.h:464:enum e1000_bus_width {
./drivers/net/ethernet/intel/e1000e/hw.h:465:	e1000_bus_width_unknown = 0,
./drivers/net/ethernet/intel/e1000e/hw.h:466:	e1000_bus_width_pcie_x1,
./drivers/net/ethernet/intel/e1000e/hw.h:467:	e1000_bus_width_pcie_x2,
./drivers/net/ethernet/intel/e1000e/hw.h:468:	e1000_bus_width_pcie_x4 = 4,
./drivers/net/ethernet/intel/e1000e/hw.h:469:	e1000_bus_width_32,
./drivers/net/ethernet/intel/e1000e/hw.h:470:	e1000_bus_width_64,
./drivers/net/ethernet/intel/e1000e/hw.h:471:	e1000_bus_width_reserved
./drivers/net/ethernet/intel/e1000e/hw.h:932:	enum e1000_bus_width width;
./drivers/net/ethernet/cadence/macb.h:153:/* Constants for data bus width. */
./drivers/net/ethernet/chelsio/cxgb3/common.h:335:	unsigned int mode;	/* selects MC5 width */
./drivers/net/ethernet/chelsio/cxgb3/common.h:371:	unsigned char width;
./drivers/net/ethernet/chelsio/cxgb3/common.h:461:	unsigned int width;	/* MC7 interface width */
./drivers/net/ethernet/chelsio/cxgb/common.h:159:	unsigned char  width;
./drivers/net/ethernet/chelsio/cxgb/common.h:177:	unsigned int mode;       /* selects MC5 width */
./drivers/net/ethernet/chelsio/cxgb4/t4_hw.h:54:	FILTER_OPT_LEN = 36,    /* filter tuple width for optional components */
./drivers/net/ethernet/chelsio/cxgb4/cxgb4.h:214:	unsigned char width;
./drivers/net/ethernet/ibm/emac/core.h:244:	u32				xaht_width_shift;
./drivers/net/ethernet/ibm/emac/core.h:377: * address match slots, 2) width of the registers for handling address
./drivers/net/ethernet/ibm/emac/core.h:393:#define	EMAC_XAHT_WIDTH(dev)         	(1 << (dev)->xaht_width_shift)
./drivers/net/ethernet/ibm/emac/core.h:395:					       (dev)->xaht_width_shift))
./drivers/net/ethernet/ibm/emac/core.h:403:	((slot) >> (dev)->xaht_width_shift)
./drivers/net/ethernet/qlogic/qla3xxx.h:1084:	u8 pci_width;
./drivers/net/ethernet/sfc/bitfield.h:29:/* Lowest bit numbers and widths */
./drivers/net/ethernet/sfc/bitfield.h:47:/* Bit width of the specified field */
./drivers/net/ethernet/sfc/bitfield.h:51:/* Mask equal in width to the specified field.
./drivers/net/ethernet/sfc/bitfield.h:53: * For example, a field with width 5 would have a mask of 0x1f.
./drivers/net/ethernet/sfc/bitfield.h:55: * The maximum width mask that can be generated is 64 bits.
./drivers/net/ethernet/sfc/bitfield.h:57:#define EFX_MASK64(width)			\
./drivers/net/ethernet/sfc/bitfield.h:58:	((width) == 64 ? ~((u64) 0) :		\
./drivers/net/ethernet/sfc/bitfield.h:59:	 (((((u64) 1) << (width))) - 1))
./drivers/net/ethernet/sfc/bitfield.h:61:/* Mask equal in width to the specified field.
./drivers/net/ethernet/sfc/bitfield.h:63: * For example, a field with width 5 would have a mask of 0x1f.
./drivers/net/ethernet/sfc/bitfield.h:65: * The maximum width mask that can be generated is 32 bits.  Use
./drivers/net/ethernet/sfc/bitfield.h:66: * EFX_MASK64 for higher width fields.
./drivers/net/ethernet/sfc/bitfield.h:68:#define EFX_MASK32(width)			\
./drivers/net/ethernet/sfc/bitfield.h:69:	((width) == 32 ? ~((u32) 0) :		\
./drivers/net/ethernet/sfc/bitfield.h:70:	 (((((u32) 1) << (width))) - 1))
./drivers/net/ethernet/sfc/bitfield.h:525:/* Used to avoid compiler warnings about shift range exceeding width
./drivers/net/ethernet/sfc/bitfield.h:529:#define EFX_DMA_TYPE_WIDTH(width) \
./drivers/net/ethernet/sfc/bitfield.h:530:	(((width) < DMA_ADDR_T_WIDTH) ? (width) : DMA_ADDR_T_WIDTH)
./drivers/net/ethernet/freescale/gianfar.h:1081:	/* Hash registers and their width */
./drivers/net/ethernet/freescale/gianfar.h:1083:	int hash_width;
./drivers/net/ethernet/via/via-velocity.h:1422:	int rx_bandwidth_hi;
./drivers/net/ethernet/via/via-velocity.h:1423:	int rx_bandwidth_lo;
./drivers/net/ethernet/via/via-velocity.h:1424:	int rx_bandwidth_en;
./drivers/net/cxgb3/common.h:335:	unsigned int mode;	/* selects MC5 width */
./drivers/net/cxgb3/common.h:372:	unsigned char width;
./drivers/net/cxgb3/common.h:462:	unsigned int width;	/* MC7 interface width */
./drivers/net/ixgb/ixgb_hw.h:93:/* PCI bus widths */
./drivers/net/ixgb/ixgb_hw.h:95:	ixgb_bus_width_unknown = 0,
./drivers/net/ixgb/ixgb_hw.h:96:	ixgb_bus_width_32,
./drivers/net/ixgb/ixgb_hw.h:97:	ixgb_bus_width_64
./drivers/net/ixgb/ixgb_hw.h:98:} ixgb_bus_width;
./drivers/net/ixgb/ixgb_hw.h:661:	ixgb_bus_width width;
./drivers/net/bnx2x/bnx2x_hsi.h:1201:/* eb is the bitwidth of a single element */
./drivers/net/bnx2x/bnx2x_reg.h:2713:/* [RW 10] Bandwidth addition to VQ0 write requests */
./drivers/net/bnx2x/bnx2x_reg.h:2715:/* [RW 10] Bandwidth addition to VQ12 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2717:/* [RW 10] Bandwidth addition to VQ13 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2719:/* [RW 10] Bandwidth addition to VQ14 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2721:/* [RW 10] Bandwidth addition to VQ15 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2723:/* [RW 10] Bandwidth addition to VQ16 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2725:/* [RW 10] Bandwidth addition to VQ17 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2727:/* [RW 10] Bandwidth addition to VQ18 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2729:/* [RW 10] Bandwidth addition to VQ19 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2731:/* [RW 10] Bandwidth addition to VQ20 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2733:/* [RW 10] Bandwidth addition to VQ22 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2735:/* [RW 10] Bandwidth addition to VQ23 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2737:/* [RW 10] Bandwidth addition to VQ24 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2739:/* [RW 10] Bandwidth addition to VQ25 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2741:/* [RW 10] Bandwidth addition to VQ26 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2743:/* [RW 10] Bandwidth addition to VQ27 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2745:/* [RW 10] Bandwidth addition to VQ4 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2747:/* [RW 10] Bandwidth addition to VQ5 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2749:/* [RW 10] Bandwidth Typical L for VQ0 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2751:/* [RW 10] Bandwidth Typical L for VQ12 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2753:/* [RW 10] Bandwidth Typical L for VQ13 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2755:/* [RW 10] Bandwidth Typical L for VQ14 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2757:/* [RW 10] Bandwidth Typical L for VQ15 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2759:/* [RW 10] Bandwidth Typical L for VQ16 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2761:/* [RW 10] Bandwidth Typical L for VQ17 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2763:/* [RW 10] Bandwidth Typical L for VQ18 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2765:/* [RW 10] Bandwidth Typical L for VQ19 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2767:/* [RW 10] Bandwidth Typical L for VQ20 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2769:/* [RW 10] Bandwidth Typical L for VQ22 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2771:/* [RW 10] Bandwidth Typical L for VQ23 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2773:/* [RW 10] Bandwidth Typical L for VQ24 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2775:/* [RW 10] Bandwidth Typical L for VQ25 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2777:/* [RW 10] Bandwidth Typical L for VQ26 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2779:/* [RW 10] Bandwidth Typical L for VQ27 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2781:/* [RW 10] Bandwidth Typical L for VQ4 Read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2783:/* [RW 10] Bandwidth Typical L for VQ5 Read- currently not used */
./drivers/net/bnx2x/bnx2x_reg.h:2785:/* [RW 7] Bandwidth upper bound for VQ0 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2787:/* [RW 7] Bandwidth upper bound for VQ12 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2789:/* [RW 7] Bandwidth upper bound for VQ13 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2791:/* [RW 7] Bandwidth upper bound for VQ14 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2793:/* [RW 7] Bandwidth upper bound for VQ15 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2795:/* [RW 7] Bandwidth upper bound for VQ16 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2797:/* [RW 7] Bandwidth upper bound for VQ17 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2799:/* [RW 7] Bandwidth upper bound for VQ18 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2801:/* [RW 7] Bandwidth upper bound for VQ19 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2803:/* [RW 7] Bandwidth upper bound for VQ20 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2805:/* [RW 7] Bandwidth upper bound for VQ22 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2807:/* [RW 7] Bandwidth upper bound for VQ23 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2809:/* [RW 7] Bandwidth upper bound for VQ24 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2811:/* [RW 7] Bandwidth upper bound for VQ25 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2813:/* [RW 7] Bandwidth upper bound for VQ26 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2815:/* [RW 7] Bandwidth upper bound for VQ27 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2817:/* [RW 7] Bandwidth upper bound for VQ4 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2819:/* [RW 7] Bandwidth upper bound for VQ5 read requests */
./drivers/net/bnx2x/bnx2x_reg.h:2821:/* [RW 10] Bandwidth addition to VQ29 write requests */
./drivers/net/bnx2x/bnx2x_reg.h:2823:/* [RW 10] Bandwidth addition to VQ30 write requests */
./drivers/net/bnx2x/bnx2x_reg.h:2825:/* [RW 10] Bandwidth Typical L for VQ29 Write requests */
./drivers/net/bnx2x/bnx2x_reg.h:2827:/* [RW 10] Bandwidth Typical L for VQ30 Write requests */
./drivers/net/bnx2x/bnx2x_reg.h:2829:/* [RW 7] Bandwidth upper bound for VQ29 */
./drivers/net/bnx2x/bnx2x_reg.h:2831:/* [RW 7] Bandwidth upper bound for VQ30 */
./drivers/net/wan/pc300.h:221:	u8 full_bandwidth;
./drivers/net/qla3xxx.h:1084:	u8 pci_width;
./drivers/net/ibm_newemac/core.h:244:	u32				xaht_width_shift;
./drivers/net/ibm_newemac/core.h:368: * address match slots, 2) width of the registers for handling address
./drivers/net/ibm_newemac/core.h:384:#define	EMAC_XAHT_WIDTH(dev)         	(1 << (dev)->xaht_width_shift)
./drivers/net/ibm_newemac/core.h:386:					       (dev)->xaht_width_shift))
./drivers/net/ibm_newemac/core.h:394:	((slot) >> (dev)->xaht_width_shift)
./drivers/net/wireless/iwlwifi/iwl-shared.h:168: * @ht40_channel: is 40MHz width possible: BIT(IEEE80211_BAND_XXX)
./drivers/net/wireless/iwlwifi/iwl-commands.h:265:/* Bit 11: (1) Use 40Mhz HT40 chnl width, (0) use 20 MHz legacy chnl width */
./drivers/net/wireless/iwlwifi/iwl-commands.h:3859: * @width: Time in TU
./drivers/net/wireless/iwlwifi/iwl-commands.h:3865:	__le16 width;
./drivers/net/wireless/iwlwifi/iwl-agn-rs.h:347:	u8 is_ht40;	/* 1 = 40 MHz channel width */
./drivers/net/wireless/bcmdhd/include/wlioctl.h:2205:	int16   bss_widthscan_interval;
./drivers/net/wireless/bcmdhd/include/wlioctl.h:2208:	int16   chanwidth_transition_delay;
./drivers/net/wireless/bcmdhd/include/proto/802.11.h:280:BWL_PRE_PACKED_STRUCT struct dot11_action_ht_ch_width {
./drivers/net/wireless/bcmdhd/include/proto/802.11.h:283:	uint8   ch_width;
./drivers/net/wireless/bcmdhd/include/proto/802.11.h:1775:	uint16  bss_widthscan_interval;
./drivers/net/wireless/bcmdhd/include/proto/802.11.h:1778:	uint16  chanwidth_transition_dly;
./drivers/net/wireless/bcmdhd/include/proto/bt_amp_hci.h:247:	uint32 bandwidth;
./drivers/net/wireless/bcmdhd/include/proto/bt_amp_hci.h:248:	uint32 gbandwidth;
./drivers/net/wireless/bcmdhd/include/linux_osl.h:146:#define OSL_DMADDRWIDTH(osh, addrwidth) do {} while (0)
./drivers/net/wireless/bcmdhd/include/aidmp.h:154:	uint32	oobaextwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:155:	uint32	oobainwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:156:	uint32	oobaoutwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:158:	uint32	oobbextwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:159:	uint32	oobbinwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:160:	uint32	oobboutwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:162:	uint32	oobcextwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:163:	uint32	oobcinwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:164:	uint32	oobcoutwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:166:	uint32	oobdextwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:167:	uint32	oobdinwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:168:	uint32	oobdoutwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:176:	uint32	ioctrlwidth;	
./drivers/net/wireless/bcmdhd/include/aidmp.h:177:	uint32	iostatuswidth;	
./drivers/net/wireless/bcmdhd/include/bcmdefs.h:209:#define BITFIELD_MASK(width) \
./drivers/net/wireless/bcmdhd/include/bcmdefs.h:210:		(((unsigned)1 << (width)) - 1)
./drivers/net/wireless/bcmdhd/include/bcmsdbus.h:86:	uint rw, uint fnc_num, uint32 addr, uint regwidth, uint32 buflen, uint8 *buffer,
./drivers/net/wireless/bcmdhd/include/sdio.h:121:#define BUS_SD_DATA_WIDTH_MASK	0x03	/* bus width mask */
./drivers/net/wireless/bcmdhd/include/sdio.h:122:#define BUS_SD_DATA_WIDTH_4BIT	0x02	/* bus width 4-bit mode */
./drivers/net/wireless/bcmdhd/include/sdio.h:123:#define BUS_SD_DATA_WIDTH_1BIT	0x00	/* bus width 1-bit mode */
./drivers/net/wireless/bcmdhd/include/bcmsdh.h:105: *   size: register width in bytes (2 or 4)
./drivers/net/wireless/bcmdhd/include/bcmsdh.h:117: *   flags:    backplane width, address increment, sync/async
./drivers/net/wireless/bcmdhd/include/bcmsdh.h:135:#define SDIO_REQ_4BYTE	0x1	/* Four-byte target (backplane) width (vs. two-byte) */
./drivers/net/wireless/iwlegacy/iwl-3945-hw.h:169: * Entries immediately below are for 20 MHz channel width.
./drivers/net/wireless/iwlegacy/iwl-4965-hw.h:231: *     widths and 40 Mhz (.11n HT40) channel widths; there is no separate
./drivers/net/wireless/iwlegacy/3945.h:375: * Entries immediately below are for 20 MHz channel width.
./drivers/net/wireless/iwlegacy/iwl-commands.h:304:/* Bit 11: (1) Use 40Mhz HT40 chnl width, (0) use 20 MHz legacy chnl width */
./drivers/net/wireless/iwlegacy/iwl-commands.h:405: * 2)  Temperature measurement parameters, for each of two channel widths
./drivers/net/wireless/iwlegacy/iwl-commands.h:407: *     is done via one of the receiver chains, and channel width influences
./drivers/net/wireless/iwlegacy/common.h:365: * Entries immediately below are for 20 MHz channel width.  HT40 (40 MHz)
./drivers/net/wireless/iwlegacy/common.h:410: * and the overall HT40 channel width centers on channel 3.
./drivers/net/wireless/iwlegacy/common.h:817: * @ht40_channel: is 40MHz width possible in band 2.4
./drivers/net/wireless/iwlegacy/common.h:2742:	u8 is_ht40;		/* 1 = 40 MHz channel width */
./drivers/net/wireless/iwlegacy/4965.h:350: *     widths and 40 Mhz (.11n HT40) channel widths; there is no separate
./drivers/net/wireless/iwlegacy/iwl-legacy-rs.h:328:	u8 is_ht40;	/* 1 = 40 MHz channel width */
./drivers/net/wireless/iwlegacy/iwl-eeprom.h:263: * Entries immediately below are for 20 MHz channel width.  HT40 (40 MHz)
./drivers/net/wireless/iwlegacy/iwl-eeprom.h:308: * and the overall HT40 channel width centers on channel 3.
./drivers/net/wireless/iwlegacy/commands.h:299:/* Bit 11: (1) Use 40Mhz HT40 chnl width, (0) use 20 MHz legacy chnl width */
./drivers/net/wireless/iwlegacy/commands.h:400: * 2)  Temperature measurement parameters, for each of two channel widths
./drivers/net/wireless/iwlegacy/commands.h:402: *     is done via one of the receiver chains, and channel width influences
./drivers/net/wireless/iwlegacy/iwl-dev.h:579: * @ht40_channel: is 40MHz width possible in band 2.4
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:2352:	int8 channel_bandwidth;		
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:3230:typedef	struct wme_max_bandwidth {
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:3232:} wme_max_bandwidth_t;
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:3234:#define WL_WME_MBW_PARAMS_IO_BYTES (sizeof(wme_max_bandwidth_t))
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:3655:	int16	bss_widthscan_interval;
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:3658:	int16	chanwidth_transition_delay;
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:4462:	uint32  downlink_bandwidth;                         
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:4463:	uint32  uplink_bandwidth;                           
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:4464:	uint32  min_tx_bandwidth[TRF_MGMT_MAX_PRIORITIES];  
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:4465:	uint32  min_rx_bandwidth[TRF_MGMT_MAX_PRIORITIES];  
./drivers/net/wireless/bcmdhd_4330/include/wlioctl.h:4492:	uint32  gauranteed_bandwidth_percentage;
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:279:BWL_PRE_PACKED_STRUCT struct dot11_action_ht_ch_width {
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:282:	uint8	ch_width;
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:1906:	uint16	bss_widthscan_interval;
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:1909:	uint16	chanwidth_transition_dly;
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:2009:typedef enum vht_cap_chan_width {
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:2013:} vht_cap_chan_width_t;
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:2024:	uint8	chan_width;
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:2034:typedef enum vht_op_chan_width {
./drivers/net/wireless/bcmdhd_4330/include/proto/802.11.h:2039:} vht_op_chan_width_t;
./drivers/net/wireless/bcmdhd_4330/include/linux_osl.h:146:#define OSL_DMADDRWIDTH(osh, addrwidth) do {} while (0)
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:153:	uint32	oobaextwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:154:	uint32	oobainwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:155:	uint32	oobaoutwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:157:	uint32	oobbextwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:158:	uint32	oobbinwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:159:	uint32	oobboutwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:161:	uint32	oobcextwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:162:	uint32	oobcinwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:163:	uint32	oobcoutwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:165:	uint32	oobdextwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:166:	uint32	oobdinwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:167:	uint32	oobdoutwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:175:	uint32	ioctrlwidth;	
./drivers/net/wireless/bcmdhd_4330/include/aidmp.h:176:	uint32	iostatuswidth;	
./drivers/net/wireless/bcmdhd_4330/include/bcmdefs.h:207:#define BITFIELD_MASK(width) \
./drivers/net/wireless/bcmdhd_4330/include/bcmdefs.h:208:		(((unsigned)1 << (width)) - 1)
./drivers/net/wireless/bcmdhd_4330/include/bcmsdbus.h:83:	uint rw, uint fnc_num, uint32 addr, uint regwidth, uint32 buflen, uint8 *buffer,
./drivers/net/wireless/rt2x00/rt2500pci.h:830: * DELAY: RX_PE low width, in units of pci clock cycle.
./drivers/net/wireless/rt2x00/rt2400pci.h:688: * DELAY: RX_PE low width, in units of pci clock cycle.
./drivers/net/wireless/rt2x00/rt2800.h:1765: * BBP 4: Bandwidth
./drivers/net/wireless/rt2x00/rt2800.h:2351: * BW: Channel bandwidth 0:20MHz, 1:40 MHz (for legacy rates this will
./drivers/net/wireless/rt2x00/rt2x00queue.h:254: * @ENTRY_TXD_HT_BW_40: Use 40MHz Bandwidth.
./drivers/net/wireless/rtlwifi/rtl8192ce/trx.h:700:	u32 bandwidth:1;
./drivers/net/wireless/rtlwifi/rtl8192ce/rf.h:37:extern void rtl92ce_phy_rf6052_set_bandwidth(struct ieee80211_hw *hw,
./drivers/net/wireless/rtlwifi/rtl8192ce/rf.h:38:					     u8 bandwidth);
./drivers/net/wireless/rtlwifi/rtl8192se/fw.h:41:/* support till 64 bit bus width OS */
./drivers/net/wireless/rtlwifi/rtl8192se/rf.h:34:void rtl92s_phy_rf6052_set_bandwidth(struct ieee80211_hw *hw,
./drivers/net/wireless/rtlwifi/rtl8192se/rf.h:35:				     u8 bandwidth);
./drivers/net/wireless/rtlwifi/rtl8192cu/rf.h:37:extern void rtl92cu_phy_rf6052_set_bandwidth(struct ieee80211_hw *hw,
./drivers/net/wireless/rtlwifi/rtl8192cu/rf.h:38:					    u8 bandwidth);
./drivers/net/wireless/rtlwifi/rtl8192cu/mac.h:145:	u32 bandwidth:1;
./drivers/net/wireless/rtlwifi/rtl8192de/trx.h:716:	u32 bandwidth:1;
./drivers/net/wireless/rtlwifi/rtl8192de/rf.h:33:extern void rtl92d_phy_rf6052_set_bandwidth(struct ieee80211_hw *hw,
./drivers/net/wireless/rtlwifi/rtl8192de/rf.h:34:					    u8 bandwidth);
./drivers/net/wireless/rtlwifi/wifi.h:378:enum ht_channel_width {
./drivers/net/wireless/mwifiex/fw.h:363:	 * [Bit 1]  HT Bandwidth: BW20 = 0, BW40 = 1
./drivers/net/wireless/mwifiex/fw.h:724:	 * [Bit 1]  HT Bandwidth: BW20 = 0, BW40 = 1
./drivers/net/wireless/mwifiex/fw.h:798:	u8 ht_bandwidth;
./drivers/net/wireless/b43/phy_g.h:12:#define  B43_PHY_PGACTL_LOWBANDW	0x0040	/* Low bandwidth flag */
./drivers/net/wireless/b43/phy_g.h:14:#define B43_PHY_FBCTL1			B43_PHY_CCK(0x18)	/* Frequency bandwidth control 1 */
./drivers/net/wireless/b43/phy_g.h:19:#define B43_PHY_FBCTL2			B43_PHY_CCK(0x38)	/* Frequency bandwidth control 2 */
./drivers/net/wireless/b43/phy_g.h:41:#define  B43_PHY_RFOVERVAL_BW		0x0003	/* Bandwidth flags */
./drivers/net/wireless/b43/phy_g.h:43:#define   B43_PHY_RFOVERVAL_BW_LBW	0x0002	/* Low Bandwidth (when set), high when unset */
./drivers/net/wireless/b43/phy_n.h:62:#define B43_NPHY_C1_LPF_QHPF_BW			B43_PHY_N(0x026) /* Core 1 LPF Q HP F bandwidth */
./drivers/net/wireless/b43/phy_n.h:115:#define B43_NPHY_C2_LPF_QHPF_BW			B43_PHY_N(0x03C) /* Core 2 LPF Q HP F bandwidth */
./drivers/net/wireless/b43/phy_n.h:195:#define  B43_NPHY_RFCTL_RSSIO1_LPFBW		0x00C0 /* LPF bandwidth */
./drivers/net/wireless/b43/phy_n.h:196:#define  B43_NPHY_RFCTL_RSSIO1_HPFBWHI		0x0100 /* HPF bandwidth high */
./drivers/net/wireless/b43/phy_n.h:205:#define  B43_NPHY_RFCTL_RSSIO2_LPFBW		0x00C0 /* LPF bandwidth */
./drivers/net/wireless/b43/phy_n.h:206:#define  B43_NPHY_RFCTL_RSSIO2_HPFBWHI		0x0100 /* HPF bandwidth high */
./drivers/net/wireless/b43/phy_n.h:215:#define  B43_NPHY_RFCTL_RSSIO3_LPFBW		0x00C0 /* LPF bandwidth */
./drivers/net/wireless/b43/phy_n.h:216:#define  B43_NPHY_RFCTL_RSSIO3_HPFBWHI		0x0100 /* HPF bandwidth high */
./drivers/net/wireless/b43/phy_n.h:225:#define  B43_NPHY_RFCTL_RSSIO4_LPFBW		0x00C0 /* LPF bandwidth */
./drivers/net/wireless/b43/phy_n.h:226:#define  B43_NPHY_RFCTL_RSSIO4_HPFBWHI		0x0100 /* HPF bandwidth high */
./drivers/net/wireless/b43/phy_n.h:402:#define B43_NPHY_RFSEQ_LPFBW			B43_PHY_N(0x112) /* RF seq LPF bandwidth */
./drivers/net/wireless/b43/b43.h:253:#define  B43_SHM_SH_CHAN_40MHZ		0x0200	/* Bit set, if 40 Mhz channel width */
./drivers/net/wireless/b43/b43.h:476:#define B43_BCMA_IOCTL_PHY_BW		0x000000C0	/* PHY band width and clock speed mask (N-PHY+ only?) */
./drivers/net/wireless/b43/b43.h:477:#define  B43_BCMA_IOCTL_PHY_BW_10MHZ	0x00000000	/* 10 MHz bandwidth, 40 MHz PHY */
./drivers/net/wireless/b43/b43.h:478:#define  B43_BCMA_IOCTL_PHY_BW_20MHZ	0x00000040	/* 20 MHz bandwidth, 80 MHz PHY */
./drivers/net/wireless/b43/b43.h:479:#define  B43_BCMA_IOCTL_PHY_BW_40MHZ	0x00000080	/* 40 MHz bandwidth, 160 MHz PHY */
./drivers/net/wireless/b43/b43.h:490:#define B43_TMSLOW_PHY_BANDWIDTH	0x00C00000	/* PHY band width and clock speed mask (N-PHY only) */
./drivers/net/wireless/b43/b43.h:491:#define  B43_TMSLOW_PHY_BANDWIDTH_10MHZ	0x00000000	/* 10 MHz bandwidth, 40 MHz PHY */
./drivers/net/wireless/b43/b43.h:492:#define  B43_TMSLOW_PHY_BANDWIDTH_20MHZ	0x00400000	/* 20 MHz bandwidth, 80 MHz PHY */
./drivers/net/wireless/b43/b43.h:493:#define  B43_TMSLOW_PHY_BANDWIDTH_40MHZ	0x00800000	/* 40 MHz bandwidth, 160 MHz PHY */
./drivers/net/wireless/b43/b43.h:1028:				 size_t count, u16 offset, u8 reg_width)
./drivers/net/wireless/b43/b43.h:1030:	dev->dev->block_read(dev->dev, buffer, count, offset, reg_width);
./drivers/net/wireless/b43/b43.h:1034:				   size_t count, u16 offset, u8 reg_width)
./drivers/net/wireless/b43/b43.h:1036:	dev->dev->block_write(dev->dev, buffer, count, offset, reg_width);
./drivers/net/wireless/b43/bus.h:31:			   size_t count, u16 offset, u8 reg_width);
./drivers/net/wireless/b43/bus.h:33:			    size_t count, u16 offset, u8 reg_width);
./drivers/net/wireless/b43/xmit.h:115:#define B43_TXH_MAC_40MHZ		0x00000100 /* Use 40 MHz bandwidth */
./drivers/net/wireless/b43/xmit.h:159:#define B43_TXH_PHY1_BW			0x0007 /* Bandwidth */
./drivers/net/wireless/b43/xmit.h:339:#define B43_RX_CHAN_40MHZ		0x1000 /* 40 Mhz channel width */
./drivers/net/wireless/brcm80211/include/brcmu_wifi.h:24: * A chanspec (u16) holds the channel number, band, bandwidth and control
./drivers/net/wireless/brcm80211/brcmfmac/sdio_chip.h:107:	u32 sbbwa0;		/* bandwidth allocation table0 */
./drivers/net/wireless/brcm80211/brcmfmac/sdio_host.h:168: *   size: register width in bytes (2 or 4)
./drivers/net/wireless/brcm80211/brcmfmac/sdio_host.h:184: *   flags:    backplane width, address increment, sync/async
./drivers/net/wireless/brcm80211/brcmfmac/sdio_host.h:212:/* Four-byte target (backplane) width (vs. two-byte) */
./drivers/net/wireless/brcm80211/brcmsmac/pub.h:264:#define BRCMS_10_MHZ	10	/* 10Mhz nphy channel bandwidth */
./drivers/net/wireless/brcm80211/brcmsmac/pub.h:265:#define BRCMS_20_MHZ	20	/* 20Mhz nphy channel bandwidth */
./drivers/net/wireless/brcm80211/brcmsmac/pub.h:266:#define BRCMS_40_MHZ	40	/* 40Mhz nphy channel bandwidth */
./drivers/net/wireless/brcm80211/brcmsmac/phy_shim.h:38:/* French radar pulse widths */
./drivers/net/wireless/brcm80211/brcmsmac/main.h:57:#define BITFIELD_MASK(width) \
./drivers/net/wireless/brcm80211/brcmsmac/main.h:58:		(((unsigned)1 << (width)) - 1)
./drivers/net/wireless/brcm80211/brcmsmac/phy/phy_int.h:48:#define PHY_GET_RFGAINID(rfattn, padmix, width)	((rfattn) + ((padmix)*(width)))
./drivers/net/wireless/brcm80211/brcmsmac/phy/phy_int.h:261:	u32 tbl_width;
./drivers/net/wireless/brcm80211/brcmsmac/phy/phy_int.h:944:extern void wlc_phy_table_data_write(struct brcms_phy *pi, uint width, u32 val);
./drivers/net/wireless/bcm4329_248/include/wlioctl.h:1600:	int16	bss_widthscan_interval;
./drivers/net/wireless/bcm4329_248/include/wlioctl.h:1603:	int16	chanwidth_transition_delay;
./drivers/net/wireless/bcm4329_248/include/proto/802.11.h:264:BWL_PRE_PACKED_STRUCT struct dot11_action_ht_ch_width {
./drivers/net/wireless/bcm4329_248/include/proto/802.11.h:267:	uint8	ch_width;
./drivers/net/wireless/bcm4329_248/include/proto/802.11.h:1360:	uint16	bss_widthscan_interval;
./drivers/net/wireless/bcm4329_248/include/proto/802.11.h:1363:	uint16	chanwidth_transition_dly;
./drivers/net/wireless/bcm4329_248/include/linux_osl.h:131:#define OSL_DMADDRWIDTH(osh, addrwidth) do {} while (0)
./drivers/net/wireless/bcm4329_248/include/aidmp.h:154:	uint32	oobaextwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:155:	uint32	oobainwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:156:	uint32	oobaoutwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:158:	uint32	oobbextwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:159:	uint32	oobbinwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:160:	uint32	oobboutwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:162:	uint32	oobcextwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:163:	uint32	oobcinwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:164:	uint32	oobcoutwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:166:	uint32	oobdextwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:167:	uint32	oobdinwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:168:	uint32	oobdoutwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:176:	uint32	ioctrlwidth;	
./drivers/net/wireless/bcm4329_248/include/aidmp.h:177:	uint32	iostatuswidth;	
./drivers/net/wireless/bcm4329_248/include/bcmdefs.h:115:#define BITFIELD_MASK(width) \
./drivers/net/wireless/bcm4329_248/include/bcmdefs.h:116:		(((unsigned)1 << (width)) - 1)
./drivers/net/wireless/bcm4329_248/include/bcmsdbus.h:86:	uint rw, uint fnc_num, uint32 addr, uint regwidth, uint32 buflen, uint8 *buffer,
./drivers/net/wireless/bcm4329_248/include/sdio.h:118:#define BUS_SD_DATA_WIDTH_MASK	0x03	/* bus width mask */
./drivers/net/wireless/bcm4329_248/include/sdio.h:119:#define BUS_SD_DATA_WIDTH_4BIT	0x02	/* bus width 4-bit mode */
./drivers/net/wireless/bcm4329_248/include/sdio.h:120:#define BUS_SD_DATA_WIDTH_1BIT	0x00	/* bus width 1-bit mode */
./drivers/net/wireless/bcm4329_248/include/bcmsdh.h:105: *   size: register width in bytes (2 or 4)
./drivers/net/wireless/bcm4329_248/include/bcmsdh.h:117: *   flags:    backplane width, address increment, sync/async
./drivers/net/wireless/bcm4329_248/include/bcmsdh.h:135:#define SDIO_REQ_4BYTE	0x1	/* Four-byte target (backplane) width (vs. two-byte) */
./drivers/net/wireless/ath/ath9k/rc.h:146: * @cw40index: Index of rates having 40MHz channel width
./drivers/net/wireless/ath/ath9k/rc.h:148: * @ht_index: high throughput rates having 40MHz channel width and
./drivers/net/wireless/ath/ath5k/ath5k.h:476: * enum ath5k_bw_mode - Bandwidth operation mode
./drivers/net/wireless/ath/carl9170/wlan.h:222:			u8 bandwidth:2;
./drivers/net/wireless/p54/lmac.h:319:			__le16 lpf_bandwidth;
./drivers/net/via-velocity.h:1422:	int rx_bandwidth_hi;
./drivers/net/via-velocity.h:1423:	int rx_bandwidth_lo;
./drivers/net/via-velocity.h:1424:	int rx_bandwidth_en;
./drivers/net/irda/vlsi_ir.h:384: *			where pulsetime is the requested IrPHY pulse width
./drivers/net/irda/vlsi_ir.h:388: *		The nominal SIR pulse width is 3/16 bit time so we have PLSWID=12
./drivers/net/irda/vlsi_ir.h:394: *		specification, which provides 1.5 usec pulse width for all speeds (except
./drivers/net/irda/vlsi_ir.h:401: *			to get nominal MIR pulse width
./drivers/net/irda/vlsi_ir.h:427:calc_width_bits(unsigned baudrate, unsigned widthselect, unsigned clockselect)
./drivers/net/irda/vlsi_ir.h:431:	if (widthselect)	/* nominal 3/16 puls width */
./drivers/net/irda/vlsi_ir.h:441:#define PHYCTL_SIR(br,ws,cs)	BWP_TO_PHYCTL(BAUD_BITS(br),calc_width_bits((br),(ws),(cs)),0)
./drivers/net/irda/vlsi_ir.h:446: * having magic numbers in the code and allows some playing with pulsewidths
./drivers/net/irda/via-ircc.h:788:static void SetPulseWidth(__u16 iobase, __u8 width)
./drivers/net/irda/via-ircc.h:794:	temp2 = (width & 0x07) << 5;
./drivers/net/irda/via-ircc.h:796:	temp2 = (width & 0x18) >> 3;
./drivers/net/cxgb4/t4_hw.h:54:	FILTER_OPT_LEN = 36,    /* filter tuple width for optional components */
./drivers/net/cxgb4/cxgb4.h:214:	unsigned char width;
./drivers/net/igb/e1000_hw.h:142:enum e1000_bus_width {
./drivers/net/igb/e1000_hw.h:143:	e1000_bus_width_unknown = 0,
./drivers/net/igb/e1000_hw.h:144:	e1000_bus_width_pcie_x1,
./drivers/net/igb/e1000_hw.h:145:	e1000_bus_width_pcie_x2,
./drivers/net/igb/e1000_hw.h:146:	e1000_bus_width_pcie_x4 = 4,
./drivers/net/igb/e1000_hw.h:147:	e1000_bus_width_pcie_x8 = 8,
./drivers/net/igb/e1000_hw.h:148:	e1000_bus_width_32,
./drivers/net/igb/e1000_hw.h:149:	e1000_bus_width_64,
./drivers/net/igb/e1000_hw.h:150:	e1000_bus_width_reserved
./drivers/net/igb/e1000_hw.h:443:	enum e1000_bus_width width;
./drivers/net/e1000/e1000_hw.h:121:/* PCI bus widths */
./drivers/net/e1000/e1000_hw.h:123:	e1000_bus_width_unknown = 0,
./drivers/net/e1000/e1000_hw.h:124:	e1000_bus_width_32,
./drivers/net/e1000/e1000_hw.h:125:	e1000_bus_width_64,
./drivers/net/e1000/e1000_hw.h:126:	e1000_bus_width_reserved
./drivers/net/e1000/e1000_hw.h:127:} e1000_bus_width;
./drivers/net/e1000/e1000_hw.h:1357:	e1000_bus_width bus_width;
./drivers/net/chelsio/common.h:159:	unsigned char  width;
./drivers/net/chelsio/common.h:177:	unsigned int mode;       /* selects MC5 width */
./drivers/net/ixgbe/ixgbe_type.h:2448:/* PCI bus widths */
./drivers/net/ixgbe/ixgbe_type.h:2449:enum ixgbe_bus_width {
./drivers/net/ixgbe/ixgbe_type.h:2450:	ixgbe_bus_width_unknown = 0,
./drivers/net/ixgbe/ixgbe_type.h:2451:	ixgbe_bus_width_pcie_x1 = 1,
./drivers/net/ixgbe/ixgbe_type.h:2452:	ixgbe_bus_width_pcie_x2 = 2,
./drivers/net/ixgbe/ixgbe_type.h:2453:	ixgbe_bus_width_pcie_x4 = 4,
./drivers/net/ixgbe/ixgbe_type.h:2454:	ixgbe_bus_width_pcie_x8 = 8,
./drivers/net/ixgbe/ixgbe_type.h:2455:	ixgbe_bus_width_32      = 32,
./drivers/net/ixgbe/ixgbe_type.h:2456:	ixgbe_bus_width_64      = 64,
./drivers/net/ixgbe/ixgbe_type.h:2457:	ixgbe_bus_width_reserved
./drivers/net/ixgbe/ixgbe_type.h:2472:	enum ixgbe_bus_width width;
./drivers/net/ixgbe/ixgbe_dcb.h:51:/* Error in bandwidth group allocation */
./drivers/net/ixgbe/ixgbe_dcb.h:53:/* Error in traffic class bandwidth allocation */
./drivers/net/ixgbe/ixgbe_dcb.h:57:/* Link strict traffic class has non zero bandwidth */
./drivers/net/ixgbe/ixgbe_dcb.h:59:/* Link strict bandwidth group has non zero bandwidth */
./drivers/net/ixgbe/ixgbe_dcb.h:61:/*  Traffic class has zero bandwidth */
./drivers/net/ixgbe/ixgbe_dcb.h:98:/* Traffic class bandwidth allocation per direction */
./drivers/net/ixgbe/ixgbe_dcb.h:100:	u8 bwg_id;		  /* Bandwidth Group (BWG) ID */
./drivers/net/ixgbe/ixgbe_dcb.h:101:	u8 bwg_percent;		  /* % of BWG's bandwidth */
./drivers/net/ixgbe/ixgbe_dcb.h:102:	u8 link_percent;	  /* % of link bandwidth */
./drivers/net/ixgbe/ixgbe_dcb.h:146:	u32  link_speed; /* For bandwidth allocation validation purpose */
./drivers/net/skfp/h/osdef1st.h:47:// #define SBA			/* Synchronous Bandwidth Allocator support */
./drivers/net/skfp/h/smt.h:164:#define SMT_ST_SYNC_SERVICE	(1<<6)	/* use synchronous bandwidth */
./drivers/net/skfp/h/smt.h:286:	u_int	st_sba ;		/* synchr. bandwidth alloc */
./drivers/net/skfp/h/smt.h:460:#define	SYNC_BW		0x00000001L	/* Synchronous Bandwidth */
./drivers/net/skfp/h/smt.h:472:#define	REQUEST_ALLOCATION	0x1	/* req allocation of sync bandwidth */
./drivers/net/skfp/h/smt.h:473:#define	REPORT_ALLOCATION	0x2	/* rep of sync bandwidth allocation */
./drivers/net/skfp/h/smt.h:475:					/* width to change its current allo-*/
./drivers/net/skfp/h/smt.h:485:	int		sba_pl_req ;	/* total sync bandwidth measured in */
./drivers/net/skfp/h/smt.h:495:	int		sba_ov_req ;	/* total sync bandwidth req for overhead*/
./drivers/net/skfp/h/sba.h:16: * Synchronous Bandwidth Allocation (SBA) structs
./drivers/net/skfp/h/sba.h:89:	long	sba_allocatable ;	/* allocatable sync bandwidth */
./drivers/net/skfp/h/sba.h:137:	 * variables for the ess bandwidth control
./drivers/net/skfp/h/fddimib.h:107:	 * private variables for the Synchronous Bandwidth Allocator
./drivers/net/fddi/skfp/h/osdef1st.h:47:// #define SBA			/* Synchronous Bandwidth Allocator support */
./drivers/net/fddi/skfp/h/smt.h:164:#define SMT_ST_SYNC_SERVICE	(1<<6)	/* use synchronous bandwidth */
./drivers/net/fddi/skfp/h/smt.h:286:	u_int	st_sba ;		/* synchr. bandwidth alloc */
./drivers/net/fddi/skfp/h/smt.h:460:#define	SYNC_BW		0x00000001L	/* Synchronous Bandwidth */
./drivers/net/fddi/skfp/h/smt.h:472:#define	REQUEST_ALLOCATION	0x1	/* req allocation of sync bandwidth */
./drivers/net/fddi/skfp/h/smt.h:473:#define	REPORT_ALLOCATION	0x2	/* rep of sync bandwidth allocation */
./drivers/net/fddi/skfp/h/smt.h:475:					/* width to change its current allo-*/
./drivers/net/fddi/skfp/h/smt.h:485:	int		sba_pl_req ;	/* total sync bandwidth measured in */
./drivers/net/fddi/skfp/h/smt.h:495:	int		sba_ov_req ;	/* total sync bandwidth req for overhead*/
./drivers/net/fddi/skfp/h/sba.h:16: * Synchronous Bandwidth Allocation (SBA) structs
./drivers/net/fddi/skfp/h/sba.h:89:	long	sba_allocatable ;	/* allocatable sync bandwidth */
./drivers/net/fddi/skfp/h/sba.h:137:	 * variables for the ess bandwidth control
./drivers/net/fddi/skfp/h/fddimib.h:107:	 * private variables for the Synchronous Bandwidth Allocator
./drivers/net/e1000e/hw.h:457:enum e1000_bus_width {
./drivers/net/e1000e/hw.h:458:	e1000_bus_width_unknown = 0,
./drivers/net/e1000e/hw.h:459:	e1000_bus_width_pcie_x1,
./drivers/net/e1000e/hw.h:460:	e1000_bus_width_pcie_x2,
./drivers/net/e1000e/hw.h:461:	e1000_bus_width_pcie_x4 = 4,
./drivers/net/e1000e/hw.h:462:	e1000_bus_width_32,
./drivers/net/e1000e/hw.h:463:	e1000_bus_width_64,
./drivers/net/e1000e/hw.h:464:	e1000_bus_width_reserved
./drivers/net/e1000e/hw.h:906:	enum e1000_bus_width width;
./drivers/net/smc911x.h:120: * Define the bus width specific IO macros
./drivers/net/gianfar.h:1070:	/* Hash registers and their width */
./drivers/net/gianfar.h:1072:	int hash_width;
./drivers/net/cassini.h:576: * pre-emption/re-allocation of network bandwidth
./drivers/net/sfc/bitfield.h:29:/* Lowest bit numbers and widths */
./drivers/net/sfc/bitfield.h:47:/* Bit width of the specified field */
./drivers/net/sfc/bitfield.h:51:/* Mask equal in width to the specified field.
./drivers/net/sfc/bitfield.h:53: * For example, a field with width 5 would have a mask of 0x1f.
./drivers/net/sfc/bitfield.h:55: * The maximum width mask that can be generated is 64 bits.
./drivers/net/sfc/bitfield.h:57:#define EFX_MASK64(width)			\
./drivers/net/sfc/bitfield.h:58:	((width) == 64 ? ~((u64) 0) :		\
./drivers/net/sfc/bitfield.h:59:	 (((((u64) 1) << (width))) - 1))
./drivers/net/sfc/bitfield.h:61:/* Mask equal in width to the specified field.
./drivers/net/sfc/bitfield.h:63: * For example, a field with width 5 would have a mask of 0x1f.
./drivers/net/sfc/bitfield.h:65: * The maximum width mask that can be generated is 32 bits.  Use
./drivers/net/sfc/bitfield.h:66: * EFX_MASK64 for higher width fields.
./drivers/net/sfc/bitfield.h:68:#define EFX_MASK32(width)			\
./drivers/net/sfc/bitfield.h:69:	((width) == 32 ? ~((u32) 0) :		\
./drivers/net/sfc/bitfield.h:70:	 (((((u32) 1) << (width))) - 1))
./drivers/net/sfc/bitfield.h:525:/* Used to avoid compiler warnings about shift range exceeding width
./drivers/net/sfc/bitfield.h:529:#define EFX_DMA_TYPE_WIDTH(width) \
./drivers/net/sfc/bitfield.h:530:	(((width) < DMA_ADDR_T_WIDTH) ? (width) : DMA_ADDR_T_WIDTH)
./drivers/net/mlx4/fw.h:70:	int max_port_width[MLX4_MAX_PORTS + 1];
./drivers/net/mlx4/fw.h:151:	int port_width;
./drivers/net/pch_gbe/pch_gbe.h:401:	u8 width;
./drivers/net/skge.h:425:	TXA_ENA_ALLOC	= 1<<5,	/* Enable  alloc of free bandwidth */
./drivers/net/skge.h:426:	TXA_DIS_ALLOC	= 1<<4,	/* Disable alloc of free bandwidth */
./drivers/net/smc91x.h:53:/* Now the bus width is specified in the platform data
./drivers/net/sky2.h:677:	TXA_ENA_ALLOC	= 1<<5,	/* Enable  alloc of free bandwidth */
./drivers/net/sky2.h:678:	TXA_DIS_ALLOC	= 1<<4,	/* Disable alloc of free bandwidth */
./drivers/net/hyperv/hyperv_net.h:1051:	u32 peak_bandwidth;
./drivers/net/vxge/vxge-config.h:340: * @min_bandwidth: Minimum Guaranteed bandwidth
./drivers/net/vxge/vxge-config.h:365:	u32				min_bandwidth;
./drivers/net/vxge/vxge-config.h:1233: *             Bit 43 - Set to 1 to exclude the frame from bandwidth metering
./drivers/net/vxge/vxge-config.h:1873:u16 vxge_hw_device_link_width_get(struct __vxge_hw_device *devh);
./drivers/firewire/ohci.h:50:#define OHCI1394_InitialBandwidthAvailable    0x0B0
./drivers/block/drbd/drbd_vli.h:31: * and possibly small-bandwidth replication,
./drivers/dma/fsldma.h:40: * Bandwidth/pause control determines how many bytes a given
./drivers/dma/fsldma.h:190:#define DMA_IN(fsl_chan, addr, width)					\
./drivers/dma/fsldma.h:192:			in_be##width(addr) : in_le##width(addr))
./drivers/dma/fsldma.h:193:#define DMA_OUT(fsl_chan, addr, val, width)				\
./drivers/dma/fsldma.h:195:			out_be##width(addr, val) : out_le##width(addr, val))
./drivers/dma/fsldma.h:197:#define DMA_TO_CPU(fsl_chan, d, width)					\
./drivers/dma/fsldma.h:199:			be##width##_to_cpu((__force __be##width)(v##width)d) : \
./drivers/dma/fsldma.h:200:			le##width##_to_cpu((__force __le##width)(v##width)d))
./drivers/dma/fsldma.h:201:#define CPU_TO_DMA(fsl_chan, c, width)					\
./drivers/dma/fsldma.h:203:			(__force v##width)cpu_to_be##width(c) :		\
./drivers/dma/fsldma.h:204:			(__force v##width)cpu_to_le##width(c))
./drivers/dma/ppc4xx/adma.h:38:/* this is the XOR_CBBCR width */
./drivers/dma/intel_mid_dma_regs.h:92:		u32	dst_tr_width:3;	/*destination transfer width*/
./drivers/dma/intel_mid_dma_regs.h:94:		u32	src_tr_width:3; /*source transfer width*/
./drivers/dma/intel_mid_dma_regs.h:265:	enum dma_slave_buswidth		width; /*width of DMA txn*/
./drivers/dma/ste_dma40_ll.h:335:		      u32 data_width1, u32 data_width2);
./drivers/dma/at_hdmac_regs.h:263: * Fix sconfig's bus width according to at_hdmac.
./drivers/dma/at_hdmac_regs.h:266:static inline u8 convert_buswidth(enum dma_slave_buswidth addr_width)
./drivers/dma/at_hdmac_regs.h:268:	switch (addr_width) {
./drivers/dma/at_hdmac_regs.h:274:		/* For 1 byte width or fallback */
./scripts/kconfig/lkc.h:119:	int max_width;
./scripts/kconfig/lxdialog/dialog.h:177:void attr_clear(WINDOW * win, int height, int width, chtype attr);
./scripts/kconfig/lxdialog/dialog.h:179:void print_autowrap(WINDOW * win, const char *prompt, int width, int y, int x);
./scripts/kconfig/lxdialog/dialog.h:181:void print_title(WINDOW *dialog, const char *title, int width);
./scripts/kconfig/lxdialog/dialog.h:182:void draw_box(WINDOW * win, int y, int x, int height, int width, chtype box,
./scripts/kconfig/lxdialog/dialog.h:184:void draw_shadow(WINDOW * win, int y, int x, int height, int width);
./scripts/kconfig/lxdialog/dialog.h:187:int dialog_yesno(const char *title, const char *prompt, int height, int width);
./scripts/kconfig/lxdialog/dialog.h:189:		  int width, int pause);
./scripts/kconfig/lxdialog/dialog.h:190:int dialog_textbox(const char *title, const char *file, int height, int width);
./scripts/kconfig/lxdialog/dialog.h:194:		     int width, int list_height);
./scripts/kconfig/lxdialog/dialog.h:197:		    int width, const char *init);
./scripts/kconfig/nconf.h:81:		int width,
./scripts/kconfig/qconf.h:194:	void paintCell(QPainter* p, const QColorGroup& cg, int column, int width, int align);
./kernel/sched/sched.h:44:struct rt_bandwidth {
./kernel/sched/sched.h:63:struct cfs_bandwidth {
./kernel/sched/sched.h:98:	struct rt_bandwidth rt_bandwidth;
./kernel/sched/sched.h:112:	struct cfs_bandwidth cfs_bandwidth;
./kernel/sched/sched.h:142:extern void init_cfs_bandwidth(struct cfs_bandwidth *cfs_b);
./kernel/sched/sched.h:145:extern void __refill_cfs_bandwidth_runtime(struct cfs_bandwidth *cfs_b);
./kernel/sched/sched.h:146:extern void __start_cfs_bandwidth(struct cfs_bandwidth *cfs_b);
./kernel/sched/sched.h:157:struct cfs_bandwidth { };
./kernel/sched/sched.h:208:static inline int rt_bandwidth_enabled(void)
./kernel/sched/sched.h:694:extern struct rt_bandwidth def_rt_bandwidth;
./kernel/sched/sched.h:695:extern void init_rt_bandwidth(struct rt_bandwidth *rt_b, u64 period, u64 runtime);
./kernel/sched/sched.h:792:extern void start_bandwidth_timer(struct hrtimer *period_timer, ktime_t period);
./kernel/sched/sched.h:914:extern void account_cfs_bandwidth_used(int enabled, int was_enabled);
./kernel/trace/trace_entries.h:258:		__field_desc(	unsigned char,	rw,	width	)
./kernel/trace/trace_entries.h:263:		 __entry->map_id, __entry->opcode, __entry->width),
./tools/perf/util/sort.h:110:			       unsigned int width);
./tools/perf/util/sort.h:111:	u8	se_width_idx;
./tools/perf/util/svghelper.h:26:extern int svg_page_width;
./tools/perf/util/symbol.h:97:			*col_width_list_str;
./tools/perf/util/hist.h:167:unsigned int hists__sort_list_width(struct hists *self);
./tools/perf/util/ui/browser.h:17:	u16	      y, x, width, height;
./include/linux/mtd/map.h:36:#define map_bankwidth(map) 1
./include/linux/mtd/map.h:37:#define map_bankwidth_is_1(map) (map_bankwidth(map) == 1)
./include/linux/mtd/map.h:38:#define map_bankwidth_is_large(map) (0)
./include/linux/mtd/map.h:42:#define map_bankwidth_is_1(map) (0)
./include/linux/mtd/map.h:46:# ifdef map_bankwidth
./include/linux/mtd/map.h:47:#  undef map_bankwidth
./include/linux/mtd/map.h:48:#  define map_bankwidth(map) ((map)->bankwidth)
./include/linux/mtd/map.h:50:#  define map_bankwidth(map) 2
./include/linux/mtd/map.h:51:#  define map_bankwidth_is_large(map) (0)
./include/linux/mtd/map.h:54:#define map_bankwidth_is_2(map) (map_bankwidth(map) == 2)
./include/linux/mtd/map.h:58:#define map_bankwidth_is_2(map) (0)
./include/linux/mtd/map.h:62:# ifdef map_bankwidth
./include/linux/mtd/map.h:63:#  undef map_bankwidth
./include/linux/mtd/map.h:64:#  define map_bankwidth(map) ((map)->bankwidth)
./include/linux/mtd/map.h:66:#  define map_bankwidth(map) 4
./include/linux/mtd/map.h:67:#  define map_bankwidth_is_large(map) (0)
./include/linux/mtd/map.h:70:#define map_bankwidth_is_4(map) (map_bankwidth(map) == 4)
./include/linux/mtd/map.h:74:#define map_bankwidth_is_4(map) (0)
./include/linux/mtd/map.h:80:#define map_calc_words(map) ((map_bankwidth(map) + (sizeof(unsigned long)-1))/ sizeof(unsigned long))
./include/linux/mtd/map.h:83:# ifdef map_bankwidth
./include/linux/mtd/map.h:84:#  undef map_bankwidth
./include/linux/mtd/map.h:85:#  define map_bankwidth(map) ((map)->bankwidth)
./include/linux/mtd/map.h:87:#   undef map_bankwidth_is_large
./include/linux/mtd/map.h:88:#   define map_bankwidth_is_large(map) (map_bankwidth(map) > BITS_PER_LONG/8)
./include/linux/mtd/map.h:93:#  define map_bankwidth(map) 8
./include/linux/mtd/map.h:94:#  define map_bankwidth_is_large(map) (BITS_PER_LONG < 64)
./include/linux/mtd/map.h:97:#define map_bankwidth_is_8(map) (map_bankwidth(map) == 8)
./include/linux/mtd/map.h:101:#define map_bankwidth_is_8(map) (0)
./include/linux/mtd/map.h:105:# ifdef map_bankwidth
./include/linux/mtd/map.h:106:#  undef map_bankwidth
./include/linux/mtd/map.h:107:#  define map_bankwidth(map) ((map)->bankwidth)
./include/linux/mtd/map.h:108:#  undef map_bankwidth_is_large
./include/linux/mtd/map.h:109:#  define map_bankwidth_is_large(map) (map_bankwidth(map) > BITS_PER_LONG/8)
./include/linux/mtd/map.h:113:#  define map_bankwidth(map) 16
./include/linux/mtd/map.h:114:#  define map_bankwidth_is_large(map) (1)
./include/linux/mtd/map.h:117:#define map_bankwidth_is_16(map) (map_bankwidth(map) == 16)
./include/linux/mtd/map.h:121:#define map_bankwidth_is_16(map) (0)
./include/linux/mtd/map.h:125:# ifdef map_bankwidth
./include/linux/mtd/map.h:126:#  undef map_bankwidth
./include/linux/mtd/map.h:127:#  define map_bankwidth(map) ((map)->bankwidth)
./include/linux/mtd/map.h:128:#  undef map_bankwidth_is_large
./include/linux/mtd/map.h:129:#  define map_bankwidth_is_large(map) (map_bankwidth(map) > BITS_PER_LONG/8)
./include/linux/mtd/map.h:133:#  define map_bankwidth(map) 32
./include/linux/mtd/map.h:134:#  define map_bankwidth_is_large(map) (1)
./include/linux/mtd/map.h:137:#define map_bankwidth_is_32(map) (map_bankwidth(map) == 32)
./include/linux/mtd/map.h:141:#define map_bankwidth_is_32(map) (0)
./include/linux/mtd/map.h:144:#ifndef map_bankwidth
./include/linux/mtd/map.h:146:static inline int map_bankwidth(void *map)
./include/linux/mtd/map.h:151:#define map_bankwidth_is_large(map) (0)
./include/linux/mtd/map.h:156:static inline int map_bankwidth_supported(int w)
./include/linux/mtd/map.h:218:	int bankwidth; /* in octets. This isn't necessarily the width
./include/linux/mtd/map.h:333:	if (map_bankwidth_is_1(map))
./include/linux/mtd/map.h:335:	else if (map_bankwidth_is_2(map))
./include/linux/mtd/map.h:337:	else if (map_bankwidth_is_4(map))
./include/linux/mtd/map.h:340:	else if (map_bankwidth_is_8(map))
./include/linux/mtd/map.h:343:	else if (map_bankwidth_is_large(map))
./include/linux/mtd/map.h:344:		memcpy(r.x, ptr, map->bankwidth);
./include/linux/mtd/map.h:353:	if (map_bankwidth_is_large(map)) {
./include/linux/mtd/map.h:362:			bitpos = (map_bankwidth(map)-1-i)*8;
./include/linux/mtd/map.h:382:	if (map_bankwidth(map) < MAP_FF_LIMIT) {
./include/linux/mtd/map.h:383:		int bw = 8 * map_bankwidth(map);
./include/linux/mtd/map.h:396:	if (map_bankwidth_is_1(map))
./include/linux/mtd/map.h:398:	else if (map_bankwidth_is_2(map))
./include/linux/mtd/map.h:400:	else if (map_bankwidth_is_4(map))
./include/linux/mtd/map.h:403:	else if (map_bankwidth_is_8(map))
./include/linux/mtd/map.h:406:	else if (map_bankwidth_is_large(map))
./include/linux/mtd/map.h:407:		memcpy_fromio(r.x, map->virt+ofs, map->bankwidth);
./include/linux/mtd/map.h:416:	if (map_bankwidth_is_1(map))
./include/linux/mtd/map.h:418:	else if (map_bankwidth_is_2(map))
./include/linux/mtd/map.h:420:	else if (map_bankwidth_is_4(map))
./include/linux/mtd/map.h:423:	else if (map_bankwidth_is_8(map))
./include/linux/mtd/map.h:426:	else if (map_bankwidth_is_large(map))
./include/linux/mtd/map.h:427:		memcpy_toio(map->virt+ofs, datum.x, map->bankwidth);
./include/linux/mtd/map.h:460:#define simple_map_init(map) BUG_ON(!map_bankwidth_supported((map)->bankwidth))
./include/linux/mtd/sh_flctl.h:79: * bit version the divider is seperate for the pulse width of high and low
./include/linux/mtd/pfow.h:103:	int bits_per_chip = map_bankwidth(map) * 8;
./include/linux/mtd/latch-addr-flash.h:17:	unsigned int		width;
./include/linux/mtd/fsmc.h:144: * @width: bus width
./include/linux/mtd/fsmc.h:155:	unsigned int		width;
./include/linux/mtd/fsmc.h:171:		unsigned long base, uint32_t bank, uint32_t width);
./include/linux/mtd/fsmc.h:174:		unsigned int width);
./include/linux/mtd/physmap.h:25:	unsigned int		width;
./include/linux/mtd/cfi.h:305:	unsigned bankwidth = map_bankwidth(map);
./include/linux/mtd/cfi.h:317:	if (((type * interleave) > bankwidth) && ((cmd_ofs & 0xff) == 0xaa))
./include/linux/mtd/cfi.h:324: * Transforms the CFI command for the given geometry (bus width & interleave).
./include/linux/mtd/cfi.h:331:	int wordwidth, words_per_bus, chip_mode, chips_per_word;
./include/linux/mtd/cfi.h:336:	   of optimising away all the crap for 'bankwidth' larger than
./include/linux/mtd/cfi.h:339:	if (map_bankwidth_is_large(map)) {
./include/linux/mtd/cfi.h:340:		wordwidth = sizeof(unsigned long);
./include/linux/mtd/cfi.h:341:		words_per_bus = (map_bankwidth(map)) / wordwidth; // i.e. normally 1
./include/linux/mtd/cfi.h:343:		wordwidth = map_bankwidth(map);
./include/linux/mtd/cfi.h:347:	chip_mode = map_bankwidth(map) / cfi_interleave(cfi);
./include/linux/mtd/cfi.h:348:	chips_per_word = wordwidth * cfi_interleave(cfi) / map_bankwidth(map);
./include/linux/mtd/cfi.h:366:	   just to the bus width as appropriate */
./include/linux/mtd/cfi.h:395:	int wordwidth, words_per_bus, chip_mode, chips_per_word;
./include/linux/mtd/cfi.h:400:	   of optimising away all the crap for 'bankwidth' larger than
./include/linux/mtd/cfi.h:403:	if (map_bankwidth_is_large(map)) {
./include/linux/mtd/cfi.h:404:		wordwidth = sizeof(unsigned long);
./include/linux/mtd/cfi.h:405:		words_per_bus = (map_bankwidth(map)) / wordwidth; // i.e. normally 1
./include/linux/mtd/cfi.h:407:		wordwidth = map_bankwidth(map);
./include/linux/mtd/cfi.h:411:	chip_mode = map_bankwidth(map) / cfi_interleave(cfi);
./include/linux/mtd/cfi.h:412:	chips_per_word = wordwidth * cfi_interleave(cfi) / map_bankwidth(map);
./include/linux/mtd/cfi.h:481:	if (map_bankwidth_is_1(map)) {
./include/linux/mtd/cfi.h:483:	} else if (map_bankwidth_is_2(map)) {
./include/linux/mtd/cfi.h:497:	if (map_bankwidth_is_1(map)) {
./include/linux/mtd/cfi.h:499:	} else if (map_bankwidth_is_2(map)) {
./include/linux/mtd/plat-ram.h:27:	int			 bankwidth;
./include/linux/v4l2-mediabus.h:78:	__u32			width;
./include/linux/caif/caif_socket.h:16: * @CAIF_LINK_HIGH_BANDW:	Physical interface for high-bandwidth
./include/linux/caif/caif_socket.h:169: *				available. Either a high bandwidth
./include/linux/usb/musb.h:82:	u8		vendor_ctrl __deprecated; /* vendor control reg width */
./include/linux/usb/hcd.h:98:	struct mutex		*bandwidth_mutex;
./include/linux/usb/hcd.h:234:	int	(*check_bandwidth)(struct usb_hcd *, struct usb_device *);
./include/linux/usb/hcd.h:235:	void	(*reset_bandwidth)(struct usb_hcd *, struct usb_device *);
./include/linux/usb/hcd.h:272:extern int usb_hcd_alloc_bandwidth(struct usb_device *udev,
./include/linux/usb/isp1760.h:11:	unsigned bus_width_16:1;		/* 16/32-bit data bus width */
./include/linux/usb/langwell_udc.h:201:#define	LPM_PTW		BIT(27)	/* parallel transceiver width */
./include/linux/edac.h:413:	   bandwidth in bytes/sec.
./include/linux/pci_hotplug.h:32:enum pcie_link_width {
./include/linux/msm_vidc_dec.h:443:	uint32_t frame_width;
./include/linux/msm_vidc_dec.h:483:	uint32_t par_width;
./include/linux/msm_vidc_dec.h:526:	int width;
./include/linux/bma150.h:38:	unsigned char bandwidth;	/* BMA0150_BW_xxx (in Hz) */
./include/linux/xilinxfb.h:20:	u32 screen_width_mm;
./include/linux/tboot.h:52:	u8  bit_width;
./include/linux/tboot.h:54:	u8  access_width;
./include/linux/tboot.h:70:	u32 vector_width;
./include/linux/firewire.h:359: * low-bandwidth streaming (e.g. audio) or more advanced
./include/linux/firewire.h:435:			    u64 channels_mask, int *channel, int *bandwidth,
./include/linux/htc_mode_server.h:76:	u16 width;
./include/linux/htc_mode_server.h:85:	u16 width;
./include/linux/font.h:19:    int width, height;
./include/linux/clk-provider.h:194: * @width:	width of the divider bit field
./include/linux/clk-provider.h:212:	u8		width;
./include/linux/clk-provider.h:223:		void __iomem *reg, u8 shift, u8 width,
./include/linux/clk-provider.h:232: * @width:	width of mutliplexer bit field
./include/linux/clk-provider.h:247:	u8		width;
./include/linux/clk-provider.h:257:		void __iomem *reg, u8 shift, u8 width,
./include/linux/of_mtd.h:15:int of_get_nand_bus_width(struct device_node *np);
./include/linux/can/netlink.h:29:	__u32 sjw;		/* Synchronisation jump width in TQs */
./include/linux/can/netlink.h:44:	__u32 sjw_max;		/* Synchronisation jump width */
./include/linux/input/adxl34x.h:187:	 * Selects device bandwidth and output data rate.
./include/linux/input/adxl34x.h:316:	 * The width of the deadzone region between two or more
./include/linux/input/adxl34x.h:337:	 * orientation bandwidth. Set the depth of the filter used to
./include/linux/screen_info.h:23:	__u16 lfb_width;	
./include/linux/dvb/osd.h:75:  // inc contains the width of one line in the data block,
./include/linux/dvb/osd.h:76:  // inc<=0 uses blockwidth as linewidth
./include/linux/dvb/frontend.h:181:typedef enum fe_bandwidth {
./include/linux/dvb/frontend.h:189:} fe_bandwidth_t;
./include/linux/dvb/frontend.h:230:	fe_bandwidth_t      bandwidth;
./include/linux/eeprom_93cx6.h:49: * @width: eeprom width, should be one of the PCI_EEPROM_WIDTH_* defines
./include/linux/eeprom_93cx6.h:65:	int width;
./include/linux/intel_mid_dma.h:59: * @src_width: tx register width
./include/linux/intel_mid_dma.h:60: * @dst_width: rx register width
./include/linux/spi/pxa2xx_spi.h:101:#define DCMD_WIDTH1	(1 << 14)	/* 1 byte width */
./include/linux/spi/pxa2xx_spi.h:102:#define DCMD_WIDTH2	(2 << 14)	/* 2 byte width (HalfWord) */
./include/linux/spi/pxa2xx_spi.h:103:#define DCMD_WIDTH4	(3 << 14)	/* 4 byte width (Word) */
./include/linux/spi/spi_oc_tiny.h:7: * @baudwidth:	baud rate divider width of the core.
./include/linux/spi/spi_oc_tiny.h:11: * freq and baudwidth are used only if the divider is programmable.
./include/linux/spi/spi_oc_tiny.h:15:	unsigned int baudwidth;
./include/linux/ide.h:439:	/* give potential excess bandwidth */
./include/linux/v4l2-subdev.h:60:	__u32 min_width;
./include/linux/v4l2-subdev.h:61:	__u32 max_width;
./include/linux/v4l2-subdev.h:77:	__u32 width;
./include/linux/ceph/osdmap.h:73:static inline unsigned ceph_file_layout_stripe_width(struct ceph_file_layout *l)
./include/linux/fb.h:256:	__u32 width;			
./include/linux/fb.h:336:	__u32 width;
./include/linux/fb.h:345:	__u32 width;
./include/linux/fb.h:354:	__u32 width;		
./include/linux/fb.h:483:	__u32 width;			
./include/linux/fb.h:646:	__u32 width;                
./include/linux/fb.h:656:	__u32 width;                
./include/linux/fb.h:669:	__u32 width;                
./include/linux/fb.h:676:	__u32 width;                
./include/linux/netfilter/nf_conntrack_h323_types.h:901:		eRasMessage_bandwidthRequest,
./include/linux/netfilter/nf_conntrack_h323_types.h:902:		eRasMessage_bandwidthConfirm,
./include/linux/netfilter/nf_conntrack_h323_types.h:903:		eRasMessage_bandwidthReject,
./include/linux/sh_pfc.h:45:	unsigned long reg, reg_width, field_width;
./include/linux/sh_pfc.h:48:	unsigned long *var_field_width;
./include/linux/sh_pfc.h:51:#define PINMUX_CFG_REG(name, r, r_width, f_width) \
./include/linux/sh_pfc.h:52:	.reg = r, .reg_width = r_width, .field_width = f_width,		\
./include/linux/sh_pfc.h:53:	.cnt = (unsigned long [r_width / f_width]) {}, \
./include/linux/sh_pfc.h:54:	.enum_ids = (pinmux_enum_t [(r_width / f_width) * (1 << f_width)])
./include/linux/sh_pfc.h:56:#define PINMUX_CFG_REG_VAR(name, r, r_width, var_fw0, var_fwn...) \
./include/linux/sh_pfc.h:57:	.reg = r, .reg_width = r_width,	\
./include/linux/sh_pfc.h:58:	.cnt = (unsigned long [r_width]) {}, \
./include/linux/sh_pfc.h:59:	.var_field_width = (unsigned long [r_width]) { var_fw0, var_fwn, 0 }, \
./include/linux/sh_pfc.h:63:	unsigned long reg, reg_width, reg_shadow;
./include/linux/sh_pfc.h:68:#define PINMUX_DATA_REG(name, r, r_width) \
./include/linux/sh_pfc.h:69:	.reg = r, .reg_width = r_width,	\
./include/linux/sh_pfc.h:70:	.enum_ids = (pinmux_enum_t [r_width]) \
./include/linux/backing-dev.h:71:	unsigned long write_bandwidth;	
./include/linux/backing-dev.h:72:	unsigned long avg_write_bandwidth; 
./include/linux/ivtv.h:57:	__u32 src_width;
./include/linux/dcbnl.h:38: * @tc_tx_bw: tc tx bandwidth indexed by traffic class
./include/linux/dcbnl.h:39: * @tc_rx_bw: tc rx bandwidth indexed by traffic class
./include/linux/dcbnl.h:42: * @tc_reco_bw: recommended tc bandwidth indexed by traffic class for TLV
./include/linux/dcbnl.h:43: * @tc_reco_tsa: recommended tc bandwidth indexed by traffic class for TLV
./include/linux/dcbnl.h:44: * @reco_prio_tc: recommended tc tx bandwidth indexed by traffic class for TLV
./include/linux/dcbnl.h:101: * @pg_bw: bandwidth percentage for each priority group
./include/linux/dcbnl.h:426: * @DCB_PG_ATTR_BW_ID_0: Percent of link bandwidth for Priority Group 0 (NLA_U8)
./include/linux/dcbnl.h:427: * @DCB_PG_ATTR_BW_ID_1: Percent of link bandwidth for Priority Group 1 (NLA_U8)
./include/linux/dcbnl.h:428: * @DCB_PG_ATTR_BW_ID_2: Percent of link bandwidth for Priority Group 2 (NLA_U8)
./include/linux/dcbnl.h:429: * @DCB_PG_ATTR_BW_ID_3: Percent of link bandwidth for Priority Group 3 (NLA_U8)
./include/linux/dcbnl.h:430: * @DCB_PG_ATTR_BW_ID_4: Percent of link bandwidth for Priority Group 4 (NLA_U8)
./include/linux/dcbnl.h:431: * @DCB_PG_ATTR_BW_ID_5: Percent of link bandwidth for Priority Group 5 (NLA_U8)
./include/linux/dcbnl.h:432: * @DCB_PG_ATTR_BW_ID_6: Percent of link bandwidth for Priority Group 6 (NLA_U8)
./include/linux/dcbnl.h:433: * @DCB_PG_ATTR_BW_ID_7: Percent of link bandwidth for Priority Group 7 (NLA_U8)
./include/linux/dcbnl.h:482: *                            this is the percentage of bandwidth of the
./include/linux/sh_intc.h:41:	unsigned long reg, reg_width;
./include/linux/sh_intc.h:47:	unsigned long set_reg, clr_reg, reg_width;
./include/linux/sh_intc.h:58:	unsigned long set_reg, clr_reg, reg_width, field_width;
./include/linux/sh_intc.h:66:	unsigned long reg, reg_width, field_width;
./include/linux/msm_vidc_enc.h:400:	unsigned long	input_width;
./include/linux/msm_vidc_enc.h:402:	unsigned long	dvs_width;
./include/linux/msm_vidc_enc.h:439:	unsigned long	maxframe_width;
./include/linux/msm_vidc_enc.h:516:	int width;
./include/linux/atmel_qt602240.h:439:	uint8_t abs_width_min;
./include/linux/atmel_qt602240.h:440:	uint8_t abs_width_max;
./include/linux/msm_mdp.h:191:	uint32_t width;
./include/linux/msm_mdp.h:263:	uint32_t width;
./include/linux/msm_mdp.h:295:	uint32_t width;
./include/linux/msm_mdp.h:303:	uint32_t width;
./include/linux/linux_logo.h:28:	unsigned int width;
./include/linux/mfd/tmio.h:59: * Some controllers can support a 2-byte block size when the bus width
./include/linux/mfd/tmio.h:149:	int			width;
./include/linux/mfd/wl1273-core.h:154:/* I2S protocol, left channel first, data width 16 bits */
./include/linux/mfd/htc-egpio.h:19: *    (number of registers = DIV_ROUND_UP(num_gpios, reg_width))
./include/linux/mfd/htc-egpio.h:34: * @reg_width: number of bits per register, either 8 or 16 bit
./include/linux/mfd/htc-egpio.h:35: * @bus_width: alignment of the registers, either 16 or 32 bit
./include/linux/mfd/htc-egpio.h:42:	int                   bus_width;
./include/linux/mfd/htc-egpio.h:43:	int                   reg_width;
./include/linux/if.h:186:#define ifr_bandwidth	ifr_ifru.ifru_ivalue    
./include/linux/atmel_tc.h:38: * @counter_width: size in bits of a timer counter register
./include/linux/atmel_tc.h:41:	size_t	counter_width;
./include/linux/libata.h:1087:	unsigned int		width;	/* 1 (8 bit), 2 (16 bit), 4 (32 bit) */
./include/linux/ext3_fs.h:527:	__le32  s_raid_stripe_width;    /* blocks on all data disks (N*stride)*/
./include/linux/mmc/card.h:119:	unsigned char		bus_widths;
./include/linux/mmc/host.h:44:	unsigned char	bus_width;		
./include/linux/sh_clk.h:40:	unsigned char		src_width;	/* configuration register */
./include/linux/sh_clk.h:137:			_num_parents, _src_shift, _src_width)	\
./include/linux/sh_clk.h:144:	.src_width = _src_width,				\
./include/linux/kd.h:159:	unsigned int width, height;	
./include/linux/kd.h:165:	unsigned int width, height;	
./include/linux/usb.h:183:	int bandwidth_allocated;	
./include/linux/usb.h:184:	int bandwidth_int_reqs;		
./include/linux/usb.h:185:	int bandwidth_isoc_reqs;	
./include/linux/usb.h:778: * the host controller to schedule the transfer as soon as bandwidth
./include/linux/usb.h:782: * won't know how bandwidth is currently allocated, and while they can
./include/linux/uwb/spec.h:44: * basic bandwidth allocation unit in UWB.
./include/linux/writeback.h:134:void __bdi_update_bandwidth(struct backing_dev_info *bdi,
./include/linux/platform_data/pxa_sdhci.h:29: *	mmp2: each step is roughly 100ps, 5bits width
./include/linux/platform_data/pxa_sdhci.h:30: *	pxa910: each step is 1ns, 4bits width
./include/linux/platform_data/atmel.h:20:	u8		bus_width_16;		/* buswidth is 16 bit */
./include/linux/mlx4/device.h:298:	u8			port_width_cap[MLX4_MAX_PORTS + 1];
./include/linux/mlx4/device.h:505:	int			port_width_cap;
./include/linux/ssb/ssb.h:207:			   size_t count, u16 offset, u8 reg_width);
./include/linux/ssb/ssb.h:209:			    size_t count, u16 offset, u8 reg_width);
./include/linux/ssb/ssb.h:544:				  size_t count, u16 offset, u8 reg_width)
./include/linux/ssb/ssb.h:546:	dev->ops->block_read(dev, buffer, count, offset, reg_width);
./include/linux/ssb/ssb.h:550:				   size_t count, u16 offset, u8 reg_width)
./include/linux/ssb/ssb.h:552:	dev->ops->block_write(dev, buffer, count, offset, reg_width);
./include/linux/ssb/ssb_regs.h:143:#define  SSB_IDLOW_CCW		0x000C0000 /* Cycle counter width */
./include/linux/ssb/ssb_driver_mips.h:23:	u8 flash_buswidth;
./include/linux/msm_kgsl.h:330:	unsigned int width;
./include/linux/atmel-mci.h:8: * @bus_width: Number of data lines wired up the slot
./include/linux/atmel-mci.h:13: * If a given slot is not present on the board, @bus_width should be
./include/linux/atmel-mci.h:23:	unsigned int		bus_width;
./include/linux/firewire-cdev.h:310: * @bandwidth:	Bandwidth allocation units which were (de)allocated, if any
./include/linux/firewire-cdev.h:314: * @bandwidth for whether the allocation actually succeeded.
./include/linux/firewire-cdev.h:321: * @bandwidth is 0 if no bandwidth was (de)allocated or if reallocation failed.
./include/linux/firewire-cdev.h:328:	__s32 bandwidth;
./include/linux/firewire-cdev.h:925: * struct fw_cdev_allocate_iso_resource - (De)allocate a channel or bandwidth
./include/linux/firewire-cdev.h:928: * @bandwidth:	Isochronous bandwidth units to be (de)allocated
./include/linux/firewire-cdev.h:933: * isochronous channel and/or of isochronous bandwidth at the isochronous
./include/linux/firewire-cdev.h:965: * @bandwidth is expressed in bandwidth allocation units, i.e. the time to send
./include/linux/firewire-cdev.h:971:	__u32 bandwidth;
./include/linux/videodev2.h:202:	__s32   width;
./include/linux/videodev2.h:245:	__u32         		width;
./include/linux/videodev2.h:384:	__u32			width;		
./include/linux/videodev2.h:389:	__u32			min_width;	
./include/linux/videodev2.h:390:	__u32			max_width;	
./include/linux/videodev2.h:391:	__u32			step_width;	
./include/linux/videodev2.h:425:	__u32			width;		
./include/linux/videodev2.h:704:	__u32	width;
./include/linux/videodev2.h:731:	__u32	width;		
./include/linux/videodev2.h:1637:	__u32				width;
./include/linux/basic_mmio_gpio.h:39:	/* Number of bits (GPIOs): <register width> * 8. */
./include/linux/bcma/bcma_driver_chipcommon.h:337:	u8 buswidth;
./include/linux/bcma/bcma.h:43:			   size_t count, u16 offset, u8 reg_width);
./include/linux/bcma/bcma.h:45:			    size_t count, u16 offset, u8 reg_width);
./include/linux/bcma/bcma.h:245:				   size_t count, u16 offset, u8 reg_width)
./include/linux/bcma/bcma.h:247:	core->bus->ops->block_read(core, buffer, count, offset, reg_width);
./include/linux/bcma/bcma.h:251:				    u16 offset, u8 reg_width)
./include/linux/bcma/bcma.h:253:	core->bus->ops->block_write(core, buffer, count, offset, reg_width);
./include/linux/dmaengine.h:153:enum dma_slave_buswidth {
./include/linux/dmaengine.h:173: * @src_addr_width: this is the width in bytes of the source (RX)
./include/linux/dmaengine.h:177: * @dst_addr_width: same as src_addr_width but for destination
./include/linux/dmaengine.h:180: * units of the src_addr_width member, not bytes) that can be sent
./include/linux/dmaengine.h:211:	enum dma_slave_buswidth src_addr_width;
./include/linux/dmaengine.h:212:	enum dma_slave_buswidth dst_addr_width;
./include/linux/atmsvc.h:46: * what PCR is used to request bandwidth from the device driver. net/atm/svc.c
./include/linux/clk-private.h:116:				_flags, _reg, _shift, _width,	\
./include/linux/clk-private.h:131:		.width = _width,				\
./include/linux/clk-private.h:149:				_reg, _shift, _width,		\
./include/linux/clk-private.h:158:		.width = _width,				\
./include/linux/isdnif.h:286:	__u8 width;
./include/linux/isdnif.h:312:	__u8 r_width;
./include/linux/mmiotrace.h:93:	unsigned char	width;	/* size of register access in bytes */
./include/linux/sched.h:1697:extern unsigned int sysctl_sched_cfs_bandwidth_slice;
./include/linux/omap3isp.h:120: * @win_width: Window Width. Range 6 - 256, even values only.
./include/linux/omap3isp.h:145:	__u16 win_width;
./include/linux/omap3isp.h:265:	__u8 width;	/* Width of the Paxel */
./include/linux/omap3isp.h:304:/* Enumeration constants for Alaw input width */
./include/linux/omap3isp.h:305:enum omap3isp_alaw_ipwidth {
./include/linux/omap3isp.h:409:	enum omap3isp_alaw_ipwidth alawip;
./include/linux/if_bonding.h:125: *  tab-width: 8
./include/linux/omapfb.h:112:	__u32 width, height;
./include/linux/omapfb.h:115:	__u32 out_width, out_height;
./include/linux/omapfb.h:121:	__u32 width, height;
./include/linux/omapfb.h:143:	__u32 out_width;
./include/linux/omapfb.h:216:	__u32 width;	/* phys width of the display in micrometers */
./include/linux/perf_event.h:222:	__u16	pmc_width;
./include/linux/pnfs_osd_xdr.h:62: *       uint32_t                    odm_group_width;
./include/linux/pnfs_osd_xdr.h:71:	u32	odm_group_width;
./include/linux/pch_dma.h:23:enum pch_dma_width {
./include/linux/pch_dma.h:34:	enum pch_dma_width	width;
./include/linux/ioc4.h:82:			uint32_t cmd_pulse:4;	/* Bytebus strobe width */
./include/linux/amba/clcd.h:98:	signed short		width;	/* width in mm */
./include/linux/amba/pl08x.h:78: * @maxwidth: the maximum width of a transfer on this bus
./include/linux/amba/pl08x.h:79: * @buswidth: the width of this bus in bytes: 1, 2 or 4
./include/linux/amba/pl08x.h:83:	u8 maxwidth;
./include/linux/amba/pl08x.h:84:	u8 buswidth;
./include/media/v4l2-mediabus.h:19:	pix_fmt->width = mbus_fmt->width;
./include/media/v4l2-mediabus.h:29:	mbus_fmt->width = pix_fmt->width;
./include/media/mt9t112.h:15:#define MT9T112_FLAG_DATAWIDTH_8	(1 << 1) /* default width is 10 */
./include/media/msm_camera-8x60.h:407:	uint32_t width;
./include/media/atmel-isi.h:114:	u32 data_width_flags;
./include/media/davinci/dm644x_ccdc.h:41:/* enum for Alaw gama width */
./include/media/davinci/dm644x_ccdc.h:42:enum ccdc_gama_width {
./include/media/davinci/dm644x_ccdc.h:68:	enum ccdc_gama_width gama_wd;
./include/media/davinci/vpbe_osd.h:202: * enum osd_cursor_h_width
./include/media/davinci/vpbe_osd.h:203: * @H_WIDTH_1: horizontal line width is 1 pixel
./include/media/davinci/vpbe_osd.h:204: * @H_WIDTH_4: horizontal line width is 4 pixels
./include/media/davinci/vpbe_osd.h:205: * @H_WIDTH_8: horizontal line width is 8 pixels
./include/media/davinci/vpbe_osd.h:206: * @H_WIDTH_12: horizontal line width is 12 pixels
./include/media/davinci/vpbe_osd.h:207: * @H_WIDTH_16: horizontal line width is 16 pixels
./include/media/davinci/vpbe_osd.h:208: * @H_WIDTH_20: horizontal line width is 20 pixels
./include/media/davinci/vpbe_osd.h:209: * @H_WIDTH_24: horizontal line width is 24 pixels
./include/media/davinci/vpbe_osd.h:210: * @H_WIDTH_28: horizontal line width is 28 pixels
./include/media/davinci/vpbe_osd.h:212:enum osd_cursor_h_width {
./include/media/davinci/vpbe_osd.h:224: * enum davinci_cursor_v_width
./include/media/davinci/vpbe_osd.h:225: * @V_WIDTH_1: vertical line width is 1 line
./include/media/davinci/vpbe_osd.h:226: * @V_WIDTH_2: vertical line width is 2 lines
./include/media/davinci/vpbe_osd.h:227: * @V_WIDTH_4: vertical line width is 4 lines
./include/media/davinci/vpbe_osd.h:228: * @V_WIDTH_6: vertical line width is 6 lines
./include/media/davinci/vpbe_osd.h:229: * @V_WIDTH_8: vertical line width is 8 lines
./include/media/davinci/vpbe_osd.h:230: * @V_WIDTH_10: vertical line width is 10 lines
./include/media/davinci/vpbe_osd.h:231: * @V_WIDTH_12: vertical line width is 12 lines
./include/media/davinci/vpbe_osd.h:232: * @V_WIDTH_14: vertical line width is 14 lines
./include/media/davinci/vpbe_osd.h:234:enum osd_cursor_v_width {
./include/media/davinci/vpbe_osd.h:252: * @h_width: horizontal line width
./include/media/davinci/vpbe_osd.h:253: * @v_width: vertical line width
./include/media/davinci/vpbe_osd.h:267:	enum osd_cursor_h_width h_width;
./include/media/davinci/vpbe_osd.h:268:	enum osd_cursor_v_width v_width;
./include/media/davinci/dm355_ccdc.h:41:/* enum for Alaw gama width */
./include/media/davinci/dm355_ccdc.h:42:enum ccdc_gamma_width {
./include/media/davinci/dm355_ccdc.h:101:	enum ccdc_gamma_width gama_wd;
./include/media/v4l2-subdev.h:191:	u32 max_pulse_width;       
./include/media/v4l2-subdev.h:200:	u32 noise_filter_min_width;       
./include/media/pwc-ioctl.h:149:	int width;
./include/media/pwc-ioctl.h:220:    compression, the lower the bandwidth used but more chance of artefacts
./include/media/ov7670.h:14:	int min_width;			/* Filter out smaller sizes */
./include/media/soc_camera.h:34:	s32 user_width;
./include/media/soc_camera.h:138:	 * some platforms may support different data widths than the sensors
./include/media/soc_camera.h:140:	 * overwrite the width flags.
./include/media/v4l2-common.h:172:		s32 width, s32 height);
./include/media/tw9910.h:33:	unsigned long		buswidth;
./include/media/msm_camera.h:527:	uint32_t width;
./include/media/msm_camera.h:1522:	uint32_t max_width;
./include/media/msm_camera.h:1540:	uint32_t width;
./include/media/blackfin/ppi.h:34:	int width;
./include/media/cx2341x.h:40:	u16 width;
./include/media/cx2341x.h:120:	u16 width;
./include/media/msm/vcd_api.h:58:	u32 par_width;
./include/media/msm/vcd_property.h:93:	u32              width;
./include/media/msm/vcd_property.h:366:	int width;
./include/media/soc_mediabus.h:24: * @SOC_MBUS_PACKING_EXTEND16:	sample width (e.g., 10 bits) has to be extended
./include/media/soc_mediabus.h:82:s32 soc_mbus_bytes_per_line(u32 width, const struct soc_mbus_pixelfmt *mf);
./include/media/sh_mobile_ceu.h:4:#define SH_CEU_FLAG_USE_8BIT_BUS	(1 << 0) /* use  8bit bus width */
./include/media/sh_mobile_ceu.h:5:#define SH_CEU_FLAG_USE_16BIT_BUS	(1 << 1) /* use 16bit bus width */
./include/media/sh_mobile_ceu.h:21:	int max_width;
./include/media/videobuf-core.h:35: * (width, height, lists, waitqueue) are in there.  That struct should
./include/media/videobuf-core.h:71:	unsigned int            width;
./include/pcmcia/ds.h:219:int pcmcia_fixup_iowidth(struct pcmcia_device *p_dev);
./include/pcmcia/cistpl.h:493:	u_char		buswidth;
./include/video/sgivw.h:67:  volatile u32 ovr_width_tile; /* 0x020000 overlay plane ctrl 0 */
./include/video/sgivw.h:355:  short width;		    /* Monitor resolution		*/
./include/video/sgivw.h:391:    /*	flags,	width,			height,		fields_sec,		cfreq */
./include/video/sgivw.h:403:    /*	flags,	width,			height,		fields_sec,		cfreq */
./include/video/sgivw.h:415:    /*	flags,	width,		    height,		fields_sec,	    cfreq */
./include/video/sgivw.h:427:    /*	flags,					width,		height,			fields_sec,	    cfreq */
./include/video/sgivw.h:439:    /*	flags,	width,		    height,		fields_sec,	    cfreq */
./include/video/sgivw.h:451:    /*	flags,	width,			height,		fields_sec,		cfreq */
./include/video/sgivw.h:463:    /*	flags,	width,			height,		fields_sec,		cfreq */
./include/video/sgivw.h:475:    /*	flags,	width,			height,		fields_sec,		cfreq */
./include/video/sgivw.h:487:    /*	flags,					width,		height,			fields_sec,		cfreq */
./include/video/sgivw.h:499:    /*	flags,	width,			height,		fields_sec,		cfreq */
./include/video/sgivw.h:511:    /*	flags,	width,			height,		fields_sec,		cfreq */
./include/video/sgivw.h:523:    /*	flags,	width,			height,		fields_sec,		cfreq */
./include/video/sgivw.h:535:    /*	flags,	width,		    height,		fields_sec,	    cfreq */
./include/video/sgivw.h:547:    /* flags,	width,			height,		fields_sec,     cfreq */
./include/video/sgivw.h:560:    /* flags,					width,          height,			fields_sec,     cfreq */
./include/video/sgivw.h:572:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/sgivw.h:584:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/sgivw.h:596:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/sgivw.h:608:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/sgivw.h:620:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/sgivw.h:632:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/sgivw.h:644:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/sgivw.h:656:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/sgivw.h:668:    /* flags,  width,          height,         fields_sec,     cfreq */
./include/video/newport.h:539:#define DCB_CYCLES(setup,hold,width)                \
./include/video/newport.h:542:		   (width << DCB_CSWIDTH_SHIFT))
./include/video/omapdss.h:218:	int cs_pulse_width;
./include/video/omapdss.h:231:void omap_rfbi_write_pixels(const void __iomem *buf, int scr_width,
./include/video/omapdss.h:332:	u16 hsw;	/* Horizontal synchronization pulse width */
./include/video/omapdss.h:338:	u16 vsw;	/* Vertical synchronization pulse width */
./include/video/omapdss.h:363:	u16 screen_width;
./include/video/omapdss.h:364:	u16 width;
./include/video/omapdss.h:373:	u16 out_width;	/* if 0, out_width == width */
./include/video/omapdss.h:630:			u32 *width, u32 *height);
./include/video/da8xx-fb.h:90:	int pulse_width;
./include/video/mbxfb.h:43:	__u32 width, height;
./include/video/mbxfb.h:46:	__u32 scaled_width;
./include/video/gbe.h:44:	volatile uint32_t ovr_width_tile;/*overlay plane ctrl 0 */
./include/video/gbe.h:289:	short width;		/* Monitor resolution */
./include/video/sh_mobile_lcdc.h:151:	unsigned long width;		/* Panel width in mm */
./include/video/pm3fb.h:952:#define PM3DownloadGlyphwidth					0xb658
./include/video/pm3fb.h:953:	#define PM3DownloadGlyphwidth_GlyphWidth(gw)	((gw) & 0xffff)
./include/video/sstfb.h:184:#define BLTSIZE			0x02e8	/* BitBLT width and height */
./include/video/exynos_mipi_dsim.h:108: *	packets, according to input bandwidth of RGB interface.
./include/video/exynos_mipi_dsim.h:251: *	this structure specifies width, height, timing and polarity and so on.
./include/drm/exynos_drm.h:131: * @width_mm: physical size of lcd width.
./include/drm/exynos_drm.h:136:	u32 width_mm;
./include/drm/drm_fb_helper.h:43:	u32 fb_width;
./include/drm/drm_fb_helper.h:45:	u32 surface_width;
./include/drm/drm_fb_helper.h:108:			    uint32_t fb_width, uint32_t fb_height);
./include/drm/i915_drm.h:86:	int width, height;      /* screen size in pixels */
./include/drm/i915_drm.h:826:	__u16 src_width;
./include/drm/i915_drm.h:829:	__u16 src_scan_width;
./include/drm/i915_drm.h:835:	__u16 dst_width;
./include/drm/mga_drm.h:158:	unsigned int texwidth;
./include/drm/i2c/sil164.h:47:	} input_width;
./include/drm/vmwgfx_drm.h:181: * @width - mip level width
./include/drm/vmwgfx_drm.h:190:	uint32_t width;
./include/drm/vmwgfx_drm.h:440: * @width: Width of the overlay.
./include/drm/vmwgfx_drm.h:462:	uint32_t width;
./include/drm/drm_crtc.h:75:    MODE_VIRTUAL_X,	/* mode width too large for specified virtual size */
./include/drm/drm_crtc.h:94:    MODE_INTERLACE_WIDTH, /* width too large for interlaced mode */
./include/drm/drm_crtc.h:95:    MODE_ONE_WIDTH,     /* only one width is supported */
./include/drm/drm_crtc.h:141:	int width_mm;
./include/drm/drm_crtc.h:197:        unsigned int width_mm;
./include/drm/drm_crtc.h:244:	unsigned int width;
./include/drm/drm_crtc.h:321:			  uint32_t handle, uint32_t width, uint32_t height);
./include/drm/drm_crtc.h:434:	int (*fill_modes)(struct drm_connector *connector, uint32_t max_width, uint32_t max_height);
./include/drm/drm_crtc.h:729: * @min_width: minimum pixel width on this device
./include/drm/drm_crtc.h:731: * @max_width: maximum pixel width on this device
./include/drm/drm_crtc.h:762:	int min_width, min_height;
./include/drm/drm_crtc.h:763:	int max_width, max_height;
./include/drm/drm_crtc.h:869:extern int drm_mode_width(struct drm_display_mode *mode);
./include/drm/drm_edid.h:71:	u8 hsync_pulse_width_lo;
./include/drm/drm_edid.h:72:	u8 vsync_offset_pulse_width_lo;
./include/drm/drm_edid.h:73:	u8 hsync_vsync_offset_pulse_width_hi;
./include/drm/drm_edid.h:74:	u8 width_mm_lo;
./include/drm/drm_edid.h:76:	u8 width_height_mm_hi;
./include/drm/drm_edid.h:204:	u8 width_cm;
./include/drm/drm_sarea.h:62:	unsigned int width;
./include/drm/radeon_drm.h:356:	unsigned int re_width_height;
./include/drm/radeon_drm.h:367:	unsigned int se_line_width;	/* 0x1db8 */
./include/drm/radeon_drm.h:664:	unsigned int width, height;
./include/drm/radeon_drm.h:672:	int width;		/* Texture image coordinates */
./include/drm/drm_mode.h:107:	__u32 min_width, max_width;
./include/drm/drm_mode.h:224:	__u32 mm_width, mm_height; /**< HxW in millimeters */
./include/drm/drm_mode.h:265:	__u32 width, height;
./include/drm/drm_mode.h:277:	__u32 width, height;
./include/drm/drm_mode.h:325: * where the clip rects are paired in src and dst. The width and
./include/drm/drm_mode.h:354: *    width
./include/drm/drm_mode.h:368:	__u32 width;
./include/drm/drm_mode.h:420:	uint32_t width;
./include/drm/r128_drm.h:281:	unsigned short width, height;
./include/scsi/scsi_transport_spi.h:36:	unsigned int width:1;	/* 0 - narrow, 1 - wide */
./include/scsi/scsi_transport_spi.h:37:	unsigned int max_width:1;
./include/scsi/scsi_transport_spi.h:79:#define spi_width(x)	(((struct spi_transport_attrs *)&(x)->starget_data)->width)
./include/scsi/scsi_transport_spi.h:80:#define spi_max_width(x) (((struct spi_transport_attrs *)&(x)->starget_data)->max_width)
./include/scsi/scsi_transport_spi.h:112:	void	(*get_width)(struct scsi_target *);
./include/scsi/scsi_transport_spi.h:113:	void	(*set_width)(struct scsi_target *, int);
./include/scsi/scsi_transport_spi.h:139:	unsigned long	show_width:1;
./include/scsi/scsi_transport_spi.h:156:int spi_populate_width_msg(unsigned char *msg, int width);
./include/scsi/scsi_transport_spi.h:158:int spi_populate_ppr_msg(unsigned char *msg, int period, int offset, int width,
./include/scsi/osd_ore.h:43:	unsigned group_width;
./include/acpi/acpiosxf.h:217:acpi_status acpi_os_read_port(acpi_io_address address, u32 * value, u32 width);
./include/acpi/acpiosxf.h:219:acpi_status acpi_os_write_port(acpi_io_address address, u32 value, u32 width);
./include/acpi/acpiosxf.h:225:acpi_os_read_memory(acpi_physical_address address, u64 *value, u32 width);
./include/acpi/acpiosxf.h:228:acpi_os_write_memory(acpi_physical_address address, u64 value, u32 width);
./include/acpi/acpiosxf.h:237:			       u32 reg, u64 *value, u32 width);
./include/acpi/acpiosxf.h:241:				u32 reg, u64 value, u32 width);
./include/acpi/actbl2.h:261:	u8 width;		/* Host Address Width */
./include/acpi/acconfig.h:153:/* Number of distinct GPE register blocks and register width */
./include/acpi/actypes.h:113: * data width. ACPI_SIZE is needed because there is no guarantee that a
./include/acpi/actypes.h:319:/* Default ACPI register widths */
./include/acpi/actypes.h:405: * Obsolete: Acpi integer width. In ACPI version 1 (1996), integers are 32 bits.
./include/acpi/actypes.h:974:				      u32 bit_width,
./include/acpi/actbl.h:118:	u8 bit_width;		/* Size in bits of given register */
./include/acpi/actbl.h:120:	u8 access_width;	/* Minimum Access size (ACPI 3.0) */
./include/acpi/actbl.h:235:	u16 flush_size;		/* Processor's memory cache line width, in bytes */
./include/acpi/actbl.h:238:	u8 duty_width;		/* Processor duty cycle value bit width in P_CNT register */
./include/acpi/actbl.h:283:#define ACPI_FADT_32BIT_TIMER       (1<<8)	/* 08: [V1] ACPI timer width is 32-bit (0=24-bit) */
./include/acpi/acpixf.h:67:extern u8 acpi_gbl_use_default_register_widths;
./include/acpi/processor.h:49:	u8 bit_width;
./include/acpi/processor.h:94:	u8 bit_width;
./include/acpi/processor.h:135:	u8 bit_width;
./include/acpi/processor.h:169:	u8 duty_width;
./include/acpi/actbl3.h:461:	u32 read_bandwidth;
./include/acpi/actbl3.h:462:	u32 write_bandwidth;
./include/acpi/actbl3.h:463:	u16 access_width;
./include/acpi/acrestyp.h:213:	u8 width;
./include/acpi/acrestyp.h:356:	u8 bit_width;
./include/net/caif/caif_device.h:23: * @link_select:	Profile of device, either high-bandwidth or
./include/net/caif/caif_device.h:26: *			is a high bandwidth or low latency device.
./include/net/caif/cfcnfg.h:23: * @CFPHYPREF_HIGH_BW:		Default physical interface for high-bandwidth
./include/net/caif/caif_dev.h:32: * @link_selector:	Link selector (high bandwidth or low latency)
./include/net/regulatory.h:42:	u32 max_bandwidth_khz;
./include/net/regulatory.h:74:	.freq_range.max_bandwidth_khz = MHZ_TO_KHZ(bw),	\
./include/net/bluetooth/hci.h:395:	__le32   tx_bandwidth;
./include/net/bluetooth/hci.h:396:	__le32   rx_bandwidth;
./include/net/bluetooth/hci.h:406:	__le32   tx_bandwidth;
./include/net/bluetooth/hci.h:407:	__le32   rx_bandwidth;
./include/net/bluetooth/hci.h:1062:	__u32    peak_bandwidth;
./include/trace/events/writeback.h:271:		__entry->write_bw	= KBps(bdi->write_bandwidth);
./include/trace/events/writeback.h:272:		__entry->avg_write_bw	= KBps(bdi->avg_write_bandwidth);
./include/xen/interface/platform.h:212:	uint32_t     bit_width;
./include/xen/interface/platform.h:253:	uint8_t  bit_width;
./include/xen/interface/elfnote.h:150: * tab-width: 4
./include/xen/interface/xen.h:470:			uint16_t width, height;
./include/xen/interface/io/fbif.h:48:	int32_t width;		/* rect width */
./include/xen/interface/io/fbif.h:60:	int32_t width;		/* width in pixels */
./include/xen/interface/io/fbif.h:112:	int32_t width;          /* width of the framebuffer (in pixels) */
./include/xen/interface/io/xenbus.h:48: *  tab-width: 8
./include/sound/apr_audio.h:214:	u16	bitwidth;	/* 16,24,32 */
./include/sound/apr_audio.h:236:	u16	bitwidth;	/* 16,24,32 */
./include/sound/apr_audio.h:268:	u16	bit_width;		/**  bit width of the samples, 16, 24.*/
./include/sound/apr_audio.h:282:	u16	bit_width;		/**  bit width of the samples, 16, 24.*/
./include/sound/apr_audio.h:291:	u16	bitwidth;	/* 16,24,32 */
./include/sound/cs8427.h:149:#define CS8427_AUXMASK		(15<<4)	/* auxiliary data field width */
./include/sound/sb16_csp.h:36:/* CSP sample width */
./include/sound/sb16_csp.h:77:/* start CSP with sample_width in mono/stereo */
./include/sound/sb16_csp.h:79:	int sample_width;	/* sample width, look above */
./include/sound/sb16_csp.h:89:	unsigned short acc_width;	/* accepted sample width */
./include/sound/sb16_csp.h:93:	unsigned short run_width;	/* current sample width */
./include/sound/sb16_csp.h:146:	int (*csp_start) (struct snd_sb_csp * p, int sample_width, int channels);
./include/sound/sb16_csp.h:161:	int acc_width;		/* accepted sample width */
./include/sound/sb16_csp.h:165:	int run_width;		/* current sample width */
./include/sound/pcm.h:759:#define params_period_bytes(p) ((params_period_size(p)*snd_pcm_format_physical_width(params_format(p))*params_channels(p))/8)
./include/sound/pcm.h:807:				 unsigned int width,
./include/sound/pcm.h:842:int snd_pcm_format_width(snd_pcm_format_t format);			/* in bits */
./include/sound/pcm.h:843:int snd_pcm_format_physical_width(snd_pcm_format_t format);		/* in bits */
./include/sound/pcm.h:847:snd_pcm_format_t snd_pcm_build_linear_format(int width, int unsignd, int big_endian);
./include/sound/soc-dai.h:118:	unsigned int tx_mask, unsigned int rx_mask, int slots, int slot_width);
./include/sound/soc-dai.h:147:		int slots, int slot_width);
./include/rdma/ib_user_verbs.h:209:	__u8  active_width;
./include/rdma/ib_smi.h:95:	u8 link_width_enabled;
./include/rdma/ib_smi.h:96:	u8 link_width_supported;
./include/rdma/ib_smi.h:97:	u8 link_width_active;
./include/rdma/ib_verbs.h:224:enum ib_port_width {
./include/rdma/ib_verbs.h:231:static inline int ib_width_enum_to_int(enum ib_port_width width)
./include/rdma/ib_verbs.h:233:	switch (width) {
./include/rdma/ib_verbs.h:319:	u8			active_width;
./include/rdma/ib_pma.h:64:	u8 counter_width;		/* resv: 7:3, counter width: 2:0 */
./include/rdma/ib_pma.h:89:	__be32 extended_width;  /* only upper 2 bits */
./fs/btrfs/ctree.h:222:	/* optimal io width for this device */
./fs/btrfs/ctree.h:223:	__le32 io_width;
./fs/btrfs/ctree.h:246:	/* bandwidth 0-100 where 100 is fastest */
./fs/btrfs/ctree.h:247:	u8 bandwidth;
./fs/btrfs/ctree.h:275:	/* optimal io width for this chunk */
./fs/btrfs/ctree.h:276:	__le32 io_width;
./fs/btrfs/ctree.h:1634:BTRFS_SETGET_FUNCS(device_io_width, struct btrfs_dev_item, io_width, 32);
./fs/btrfs/ctree.h:1641:BTRFS_SETGET_FUNCS(device_bandwidth, struct btrfs_dev_item, bandwidth, 8);
./fs/btrfs/ctree.h:1651:BTRFS_SETGET_STACK_FUNCS(stack_device_io_width, struct btrfs_dev_item,
./fs/btrfs/ctree.h:1652:			 io_width, 32);
./fs/btrfs/ctree.h:1660:BTRFS_SETGET_STACK_FUNCS(stack_device_bandwidth, struct btrfs_dev_item,
./fs/btrfs/ctree.h:1661:			 bandwidth, 8);
./fs/btrfs/ctree.h:1679:BTRFS_SETGET_FUNCS(chunk_io_width, struct btrfs_chunk, io_width, 32);
./fs/btrfs/ctree.h:1698:BTRFS_SETGET_STACK_FUNCS(stack_chunk_io_width, struct btrfs_chunk,
./fs/btrfs/ctree.h:1699:			 io_width, 32);
./fs/btrfs/volumes.h:77:	/* optimal io width for this device */
./fs/btrfs/volumes.h:78:	u32 io_width;
./fs/btrfs/volumes.h:178:	int io_width;
./fs/ubifs/ubifs.h:863: * An inode may contain 4KiB of data at max., thus the widths of @new_ino_d
./fs/ext3/ext3.h:485:	__le32  s_raid_stripe_width;    /* blocks on all data disks (N*stride)*/
./fs/exofs/pnfs.h:37:	u32	odm_group_width;
./fs/exofs/common.h:123:	__le32	cb_group_width;
./fs/exofs/exofs.h:221:	oc->numdevs = sbi->layout.group_width * sbi->layout.mirrors_p1 *
./fs/ext4/ext4.h:842:	__le32  s_raid_stripe_width;    
./fs/jfs/jfs_dmap.h:214:	__le32 dn_agwidth;	/* 4: width in dmapctl of the AG	*/
./fs/jfs/jfs_dmap.h:233:	int dn_agwidth;		/* width in dmapctl of the AG		*/
./fs/jfs/jfs_dmap.h:257:#define	db_agwidth	db_bmap.dn_agwidth
./fs/partitions/efi.h:132: * tab-width: 8
./fs/ntfs/logfile.h:116:	RESTART_SPACE_FILLER	= cpu_to_le16(0xffff), /* gcc: Force enum bit width to 16. */
./fs/ntfs/layout.h:2189:			enum bit width to 16-bit. */
./fs/xfs/linux-2.6/xfs_ioctl32.h:204:	__u32		swidth;		/* stripe width, fsblocks	*/
./fs/xfs/xfs_ioctl32.h:204:	__u32		swidth;		/* stripe width, fsblocks	*/
./fs/xfs/xfs_fs.h:174:	__u32		swidth;		/* stripe width, fsblocks	*/
./fs/xfs/xfs_fs.h:200:	__u32		swidth;		/* stripe width, fsblocks	*/
./fs/xfs/xfs_sb.h:148:	__uint32_t	sb_width;	/* stripe or raid width */
./fs/xfs/xfs_sb.h:219:	__be32		sb_width;	/* stripe or raid width */
./fs/xfs/xfs_mount.h:184:	int			m_swidth;	/* stripe width */
./fs/xfs/xfs_mount.h:244:#define XFS_MOUNT_SWALLOC	(1ULL << 19)	/* turn on stripe width
./fs/xfs/xfs_mount.h:283: * If the underlying volume is a stripe, then return the stripe width in bytes
./fs/xfs/xfs_mount.h:292:	return (mp->m_swidth ?
./fs/xfs/xfs_mount.h:293:		(mp->m_swidth << mp->m_sb.sb_blocklog) :
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:58:#define reg_pinmux_rw_pa___pa0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:61:#define reg_pinmux_rw_pa___pa1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:64:#define reg_pinmux_rw_pa___pa2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:67:#define reg_pinmux_rw_pa___pa3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:70:#define reg_pinmux_rw_pa___pa4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:73:#define reg_pinmux_rw_pa___pa5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:76:#define reg_pinmux_rw_pa___pa6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:79:#define reg_pinmux_rw_pa___pa7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:82:#define reg_pinmux_rw_pa___csp2_n___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:85:#define reg_pinmux_rw_pa___csp3_n___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:88:#define reg_pinmux_rw_pa___csp5_n___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:91:#define reg_pinmux_rw_pa___csp6_n___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:94:#define reg_pinmux_rw_pa___hsh4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:97:#define reg_pinmux_rw_pa___hsh5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:100:#define reg_pinmux_rw_pa___hsh6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:103:#define reg_pinmux_rw_pa___hsh7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:109:#define reg_pinmux_rw_hwprot___ser1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:112:#define reg_pinmux_rw_hwprot___ser2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:115:#define reg_pinmux_rw_hwprot___ser3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:118:#define reg_pinmux_rw_hwprot___sser0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:121:#define reg_pinmux_rw_hwprot___sser1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:124:#define reg_pinmux_rw_hwprot___ata0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:127:#define reg_pinmux_rw_hwprot___ata1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:130:#define reg_pinmux_rw_hwprot___ata2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:133:#define reg_pinmux_rw_hwprot___ata3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:136:#define reg_pinmux_rw_hwprot___ata___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:139:#define reg_pinmux_rw_hwprot___eth1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:142:#define reg_pinmux_rw_hwprot___eth1_mgm___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:145:#define reg_pinmux_rw_hwprot___timer___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:148:#define reg_pinmux_rw_hwprot___p21___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:154:#define reg_pinmux_rw_pb_gio___pb0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:157:#define reg_pinmux_rw_pb_gio___pb1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:160:#define reg_pinmux_rw_pb_gio___pb2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:163:#define reg_pinmux_rw_pb_gio___pb3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:166:#define reg_pinmux_rw_pb_gio___pb4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:169:#define reg_pinmux_rw_pb_gio___pb5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:172:#define reg_pinmux_rw_pb_gio___pb6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:175:#define reg_pinmux_rw_pb_gio___pb7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:178:#define reg_pinmux_rw_pb_gio___pb8___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:181:#define reg_pinmux_rw_pb_gio___pb9___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:184:#define reg_pinmux_rw_pb_gio___pb10___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:187:#define reg_pinmux_rw_pb_gio___pb11___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:190:#define reg_pinmux_rw_pb_gio___pb12___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:193:#define reg_pinmux_rw_pb_gio___pb13___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:196:#define reg_pinmux_rw_pb_gio___pb14___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:199:#define reg_pinmux_rw_pb_gio___pb15___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:202:#define reg_pinmux_rw_pb_gio___pb16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:205:#define reg_pinmux_rw_pb_gio___pb17___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:211:#define reg_pinmux_rw_pb_iop___pb0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:214:#define reg_pinmux_rw_pb_iop___pb1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:217:#define reg_pinmux_rw_pb_iop___pb2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:220:#define reg_pinmux_rw_pb_iop___pb3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:223:#define reg_pinmux_rw_pb_iop___pb4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:226:#define reg_pinmux_rw_pb_iop___pb5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:229:#define reg_pinmux_rw_pb_iop___pb6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:232:#define reg_pinmux_rw_pb_iop___pb7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:235:#define reg_pinmux_rw_pb_iop___pb8___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:238:#define reg_pinmux_rw_pb_iop___pb9___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:241:#define reg_pinmux_rw_pb_iop___pb10___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:244:#define reg_pinmux_rw_pb_iop___pb11___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:247:#define reg_pinmux_rw_pb_iop___pb12___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:250:#define reg_pinmux_rw_pb_iop___pb13___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:253:#define reg_pinmux_rw_pb_iop___pb14___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:256:#define reg_pinmux_rw_pb_iop___pb15___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:259:#define reg_pinmux_rw_pb_iop___pb16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:262:#define reg_pinmux_rw_pb_iop___pb17___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:268:#define reg_pinmux_rw_pc_gio___pc0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:271:#define reg_pinmux_rw_pc_gio___pc1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:274:#define reg_pinmux_rw_pc_gio___pc2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:277:#define reg_pinmux_rw_pc_gio___pc3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:280:#define reg_pinmux_rw_pc_gio___pc4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:283:#define reg_pinmux_rw_pc_gio___pc5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:286:#define reg_pinmux_rw_pc_gio___pc6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:289:#define reg_pinmux_rw_pc_gio___pc7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:292:#define reg_pinmux_rw_pc_gio___pc8___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:295:#define reg_pinmux_rw_pc_gio___pc9___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:298:#define reg_pinmux_rw_pc_gio___pc10___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:301:#define reg_pinmux_rw_pc_gio___pc11___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:304:#define reg_pinmux_rw_pc_gio___pc12___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:307:#define reg_pinmux_rw_pc_gio___pc13___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:310:#define reg_pinmux_rw_pc_gio___pc14___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:313:#define reg_pinmux_rw_pc_gio___pc15___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:316:#define reg_pinmux_rw_pc_gio___pc16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:319:#define reg_pinmux_rw_pc_gio___pc17___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:325:#define reg_pinmux_rw_pc_iop___pc0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:328:#define reg_pinmux_rw_pc_iop___pc1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:331:#define reg_pinmux_rw_pc_iop___pc2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:334:#define reg_pinmux_rw_pc_iop___pc3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:337:#define reg_pinmux_rw_pc_iop___pc4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:340:#define reg_pinmux_rw_pc_iop___pc5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:343:#define reg_pinmux_rw_pc_iop___pc6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:346:#define reg_pinmux_rw_pc_iop___pc7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:349:#define reg_pinmux_rw_pc_iop___pc8___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:352:#define reg_pinmux_rw_pc_iop___pc9___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:355:#define reg_pinmux_rw_pc_iop___pc10___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:358:#define reg_pinmux_rw_pc_iop___pc11___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:361:#define reg_pinmux_rw_pc_iop___pc12___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:364:#define reg_pinmux_rw_pc_iop___pc13___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:367:#define reg_pinmux_rw_pc_iop___pc14___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:370:#define reg_pinmux_rw_pc_iop___pc15___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:373:#define reg_pinmux_rw_pc_iop___pc16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:376:#define reg_pinmux_rw_pc_iop___pc17___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:382:#define reg_pinmux_rw_pd_gio___pd0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:385:#define reg_pinmux_rw_pd_gio___pd1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:388:#define reg_pinmux_rw_pd_gio___pd2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:391:#define reg_pinmux_rw_pd_gio___pd3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:394:#define reg_pinmux_rw_pd_gio___pd4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:397:#define reg_pinmux_rw_pd_gio___pd5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:400:#define reg_pinmux_rw_pd_gio___pd6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:403:#define reg_pinmux_rw_pd_gio___pd7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:406:#define reg_pinmux_rw_pd_gio___pd8___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:409:#define reg_pinmux_rw_pd_gio___pd9___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:412:#define reg_pinmux_rw_pd_gio___pd10___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:415:#define reg_pinmux_rw_pd_gio___pd11___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:418:#define reg_pinmux_rw_pd_gio___pd12___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:421:#define reg_pinmux_rw_pd_gio___pd13___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:424:#define reg_pinmux_rw_pd_gio___pd14___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:427:#define reg_pinmux_rw_pd_gio___pd15___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:430:#define reg_pinmux_rw_pd_gio___pd16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:433:#define reg_pinmux_rw_pd_gio___pd17___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:439:#define reg_pinmux_rw_pd_iop___pd0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:442:#define reg_pinmux_rw_pd_iop___pd1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:445:#define reg_pinmux_rw_pd_iop___pd2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:448:#define reg_pinmux_rw_pd_iop___pd3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:451:#define reg_pinmux_rw_pd_iop___pd4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:454:#define reg_pinmux_rw_pd_iop___pd5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:457:#define reg_pinmux_rw_pd_iop___pd6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:460:#define reg_pinmux_rw_pd_iop___pd7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:463:#define reg_pinmux_rw_pd_iop___pd8___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:466:#define reg_pinmux_rw_pd_iop___pd9___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:469:#define reg_pinmux_rw_pd_iop___pd10___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:472:#define reg_pinmux_rw_pd_iop___pd11___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:475:#define reg_pinmux_rw_pd_iop___pd12___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:478:#define reg_pinmux_rw_pd_iop___pd13___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:481:#define reg_pinmux_rw_pd_iop___pd14___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:484:#define reg_pinmux_rw_pd_iop___pd15___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:487:#define reg_pinmux_rw_pd_iop___pd16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:490:#define reg_pinmux_rw_pd_iop___pd17___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:496:#define reg_pinmux_rw_pe_gio___pe0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:499:#define reg_pinmux_rw_pe_gio___pe1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:502:#define reg_pinmux_rw_pe_gio___pe2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:505:#define reg_pinmux_rw_pe_gio___pe3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:508:#define reg_pinmux_rw_pe_gio___pe4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:511:#define reg_pinmux_rw_pe_gio___pe5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:514:#define reg_pinmux_rw_pe_gio___pe6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:517:#define reg_pinmux_rw_pe_gio___pe7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:520:#define reg_pinmux_rw_pe_gio___pe8___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:523:#define reg_pinmux_rw_pe_gio___pe9___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:526:#define reg_pinmux_rw_pe_gio___pe10___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:529:#define reg_pinmux_rw_pe_gio___pe11___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:532:#define reg_pinmux_rw_pe_gio___pe12___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:535:#define reg_pinmux_rw_pe_gio___pe13___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:538:#define reg_pinmux_rw_pe_gio___pe14___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:541:#define reg_pinmux_rw_pe_gio___pe15___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:544:#define reg_pinmux_rw_pe_gio___pe16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:547:#define reg_pinmux_rw_pe_gio___pe17___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:553:#define reg_pinmux_rw_pe_iop___pe0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:556:#define reg_pinmux_rw_pe_iop___pe1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:559:#define reg_pinmux_rw_pe_iop___pe2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:562:#define reg_pinmux_rw_pe_iop___pe3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:565:#define reg_pinmux_rw_pe_iop___pe4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:568:#define reg_pinmux_rw_pe_iop___pe5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:571:#define reg_pinmux_rw_pe_iop___pe6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:574:#define reg_pinmux_rw_pe_iop___pe7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:577:#define reg_pinmux_rw_pe_iop___pe8___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:580:#define reg_pinmux_rw_pe_iop___pe9___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:583:#define reg_pinmux_rw_pe_iop___pe10___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:586:#define reg_pinmux_rw_pe_iop___pe11___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:589:#define reg_pinmux_rw_pe_iop___pe12___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:592:#define reg_pinmux_rw_pe_iop___pe13___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:595:#define reg_pinmux_rw_pe_iop___pe14___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:598:#define reg_pinmux_rw_pe_iop___pe15___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:601:#define reg_pinmux_rw_pe_iop___pe16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:604:#define reg_pinmux_rw_pe_iop___pe17___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:610:#define reg_pinmux_rw_usb_phy___en_usb0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/pinmux_defs_asm.h:613:#define reg_pinmux_rw_usb_phy___en_usb1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:64:#define reg_timer_rw_tmr0_ctrl___op___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:66:#define reg_timer_rw_tmr0_ctrl___freq___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:77:#define reg_timer_rw_tmr1_ctrl___op___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:79:#define reg_timer_rw_tmr1_ctrl___freq___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:84:#define reg_timer_rs_cnt_data___tmr___width 24
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:86:#define reg_timer_rs_cnt_data___cnt___width 8
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:91:#define reg_timer_r_cnt_data___tmr___width 24
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:93:#define reg_timer_r_cnt_data___cnt___width 8
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:98:#define reg_timer_rw_cnt_cfg___clk___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:106:#define reg_timer_rw_trig_cfg___tmr___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:114:#define reg_timer_rw_out___tmr___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:119:#define reg_timer_rw_wd_ctrl___cnt___width 8
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:121:#define reg_timer_rw_wd_ctrl___cmd___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:124:#define reg_timer_rw_wd_ctrl___key___width 7
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:129:#define reg_timer_r_wd_stat___cnt___width 8
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:131:#define reg_timer_r_wd_stat___cmd___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:137:#define reg_timer_rw_intr_mask___tmr0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:140:#define reg_timer_rw_intr_mask___tmr1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:143:#define reg_timer_rw_intr_mask___cnt___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:146:#define reg_timer_rw_intr_mask___trig___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:152:#define reg_timer_rw_ack_intr___tmr0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:155:#define reg_timer_rw_ack_intr___tmr1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:158:#define reg_timer_rw_ack_intr___cnt___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:161:#define reg_timer_rw_ack_intr___trig___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:167:#define reg_timer_r_intr___tmr0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:170:#define reg_timer_r_intr___tmr1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:173:#define reg_timer_r_intr___cnt___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:176:#define reg_timer_r_intr___trig___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:182:#define reg_timer_r_masked_intr___tmr0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:185:#define reg_timer_r_masked_intr___tmr1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:188:#define reg_timer_r_masked_intr___cnt___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:191:#define reg_timer_r_masked_intr___trig___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:197:#define reg_timer_rw_test___dis___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/timer_defs_asm.h:200:#define reg_timer_rw_test___en___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:58:#define reg_gio_rw_pa_dout___data___width 8
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:63:#define reg_gio_r_pa_din___data___width 8
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:68:#define reg_gio_rw_pa_oe___oe___width 8
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:73:#define reg_gio_rw_intr_cfg___pa0___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:75:#define reg_gio_rw_intr_cfg___pa1___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:77:#define reg_gio_rw_intr_cfg___pa2___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:79:#define reg_gio_rw_intr_cfg___pa3___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:81:#define reg_gio_rw_intr_cfg___pa4___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:83:#define reg_gio_rw_intr_cfg___pa5___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:85:#define reg_gio_rw_intr_cfg___pa6___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:87:#define reg_gio_rw_intr_cfg___pa7___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:92:#define reg_gio_rw_intr_mask___pa0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:95:#define reg_gio_rw_intr_mask___pa1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:98:#define reg_gio_rw_intr_mask___pa2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:101:#define reg_gio_rw_intr_mask___pa3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:104:#define reg_gio_rw_intr_mask___pa4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:107:#define reg_gio_rw_intr_mask___pa5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:110:#define reg_gio_rw_intr_mask___pa6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:113:#define reg_gio_rw_intr_mask___pa7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:119:#define reg_gio_rw_ack_intr___pa0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:122:#define reg_gio_rw_ack_intr___pa1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:125:#define reg_gio_rw_ack_intr___pa2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:128:#define reg_gio_rw_ack_intr___pa3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:131:#define reg_gio_rw_ack_intr___pa4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:134:#define reg_gio_rw_ack_intr___pa5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:137:#define reg_gio_rw_ack_intr___pa6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:140:#define reg_gio_rw_ack_intr___pa7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:146:#define reg_gio_r_intr___pa0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:149:#define reg_gio_r_intr___pa1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:152:#define reg_gio_r_intr___pa2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:155:#define reg_gio_r_intr___pa3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:158:#define reg_gio_r_intr___pa4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:161:#define reg_gio_r_intr___pa5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:164:#define reg_gio_r_intr___pa6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:167:#define reg_gio_r_intr___pa7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:173:#define reg_gio_r_masked_intr___pa0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:176:#define reg_gio_r_masked_intr___pa1___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:179:#define reg_gio_r_masked_intr___pa2___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:182:#define reg_gio_r_masked_intr___pa3___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:185:#define reg_gio_r_masked_intr___pa4___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:188:#define reg_gio_r_masked_intr___pa5___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:191:#define reg_gio_r_masked_intr___pa6___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:194:#define reg_gio_r_masked_intr___pa7___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:200:#define reg_gio_rw_pb_dout___data___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:205:#define reg_gio_r_pb_din___data___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:210:#define reg_gio_rw_pb_oe___oe___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:215:#define reg_gio_rw_pc_dout___data___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:220:#define reg_gio_r_pc_din___data___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:225:#define reg_gio_rw_pc_oe___oe___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:230:#define reg_gio_rw_pd_dout___data___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:235:#define reg_gio_r_pd_din___data___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:240:#define reg_gio_rw_pd_oe___oe___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:245:#define reg_gio_rw_pe_dout___data___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:250:#define reg_gio_r_pe_din___data___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/gio_defs_asm.h:255:#define reg_gio_rw_pe_oe___oe___width 18
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:58:#define reg_config_r_bootsel___boot_mode___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:60:#define reg_config_r_bootsel___full_duplex___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:63:#define reg_config_r_bootsel___user___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:66:#define reg_config_r_bootsel___pll___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:69:#define reg_config_r_bootsel___flash_bw___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:75:#define reg_config_rw_clk_ctrl___pll___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:78:#define reg_config_rw_clk_ctrl___cpu___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:81:#define reg_config_rw_clk_ctrl___iop___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:84:#define reg_config_rw_clk_ctrl___dma01_eth0___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:87:#define reg_config_rw_clk_ctrl___dma23___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:90:#define reg_config_rw_clk_ctrl___dma45___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:93:#define reg_config_rw_clk_ctrl___dma67___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:96:#define reg_config_rw_clk_ctrl___dma89_strcop___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:99:#define reg_config_rw_clk_ctrl___bif___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:102:#define reg_config_rw_clk_ctrl___fix_io___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:108:#define reg_config_rw_pad_ctrl___usb_susp___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/config_defs_asm.h:111:#define reg_config_rw_pad_ctrl___phyrst_n___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:58:#define reg_bif_core_rw_grp1_cfg___lw___width 6
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:60:#define reg_bif_core_rw_grp1_cfg___ew___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:62:#define reg_bif_core_rw_grp1_cfg___zw___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:64:#define reg_bif_core_rw_grp1_cfg___aw___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:66:#define reg_bif_core_rw_grp1_cfg___dw___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:68:#define reg_bif_core_rw_grp1_cfg___ewb___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:70:#define reg_bif_core_rw_grp1_cfg___bw___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:73:#define reg_bif_core_rw_grp1_cfg___wr_extend___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:76:#define reg_bif_core_rw_grp1_cfg___erc_en___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:79:#define reg_bif_core_rw_grp1_cfg___mode___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:85:#define reg_bif_core_rw_grp2_cfg___lw___width 6
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:87:#define reg_bif_core_rw_grp2_cfg___ew___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:89:#define reg_bif_core_rw_grp2_cfg___zw___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:91:#define reg_bif_core_rw_grp2_cfg___aw___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:93:#define reg_bif_core_rw_grp2_cfg___dw___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:95:#define reg_bif_core_rw_grp2_cfg___ewb___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:97:#define reg_bif_core_rw_grp2_cfg___bw___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:100:#define reg_bif_core_rw_grp2_cfg___wr_extend___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:103:#define reg_bif_core_rw_grp2_cfg___erc_en___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:106:#define reg_bif_core_rw_grp2_cfg___mode___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:112:#define reg_bif_core_rw_grp3_cfg___lw___width 6
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:114:#define reg_bif_core_rw_grp3_cfg___ew___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:116:#define reg_bif_core_rw_grp3_cfg___zw___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:118:#define reg_bif_core_rw_grp3_cfg___aw___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:120:#define reg_bif_core_rw_grp3_cfg___dw___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:122:#define reg_bif_core_rw_grp3_cfg___ewb___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:124:#define reg_bif_core_rw_grp3_cfg___bw___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:127:#define reg_bif_core_rw_grp3_cfg___wr_extend___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:130:#define reg_bif_core_rw_grp3_cfg___erc_en___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:133:#define reg_bif_core_rw_grp3_cfg___mode___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:136:#define reg_bif_core_rw_grp3_cfg___gated_csp0___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:138:#define reg_bif_core_rw_grp3_cfg___gated_csp1___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:140:#define reg_bif_core_rw_grp3_cfg___gated_csp2___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:142:#define reg_bif_core_rw_grp3_cfg___gated_csp3___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:147:#define reg_bif_core_rw_grp4_cfg___lw___width 6
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:149:#define reg_bif_core_rw_grp4_cfg___ew___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:151:#define reg_bif_core_rw_grp4_cfg___zw___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:153:#define reg_bif_core_rw_grp4_cfg___aw___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:155:#define reg_bif_core_rw_grp4_cfg___dw___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:157:#define reg_bif_core_rw_grp4_cfg___ewb___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:159:#define reg_bif_core_rw_grp4_cfg___bw___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:162:#define reg_bif_core_rw_grp4_cfg___wr_extend___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:165:#define reg_bif_core_rw_grp4_cfg___erc_en___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:168:#define reg_bif_core_rw_grp4_cfg___mode___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:171:#define reg_bif_core_rw_grp4_cfg___gated_csp4___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:173:#define reg_bif_core_rw_grp4_cfg___gated_csp5___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:175:#define reg_bif_core_rw_grp4_cfg___gated_csp6___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:180:#define reg_bif_core_rw_sdram_cfg_grp0___bank_sel___width 5
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:182:#define reg_bif_core_rw_sdram_cfg_grp0___ca___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:184:#define reg_bif_core_rw_sdram_cfg_grp0___type___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:187:#define reg_bif_core_rw_sdram_cfg_grp0___bw___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:190:#define reg_bif_core_rw_sdram_cfg_grp0___sh___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:192:#define reg_bif_core_rw_sdram_cfg_grp0___wmm___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:195:#define reg_bif_core_rw_sdram_cfg_grp0___sh16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:198:#define reg_bif_core_rw_sdram_cfg_grp0___grp_sel___width 5
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:203:#define reg_bif_core_rw_sdram_cfg_grp1___bank_sel___width 5
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:205:#define reg_bif_core_rw_sdram_cfg_grp1___ca___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:207:#define reg_bif_core_rw_sdram_cfg_grp1___type___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:210:#define reg_bif_core_rw_sdram_cfg_grp1___bw___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:213:#define reg_bif_core_rw_sdram_cfg_grp1___sh___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:215:#define reg_bif_core_rw_sdram_cfg_grp1___wmm___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:218:#define reg_bif_core_rw_sdram_cfg_grp1___sh16___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:224:#define reg_bif_core_rw_sdram_timing___cl___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:226:#define reg_bif_core_rw_sdram_timing___rcd___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:228:#define reg_bif_core_rw_sdram_timing___rp___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:230:#define reg_bif_core_rw_sdram_timing___rc___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:232:#define reg_bif_core_rw_sdram_timing___dpl___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:234:#define reg_bif_core_rw_sdram_timing___pde___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:237:#define reg_bif_core_rw_sdram_timing___ref___width 2
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:239:#define reg_bif_core_rw_sdram_timing___cpd___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:242:#define reg_bif_core_rw_sdram_timing___sdcke___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:245:#define reg_bif_core_rw_sdram_timing___sdclk___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:251:#define reg_bif_core_rw_sdram_cmd___cmd___width 3
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:253:#define reg_bif_core_rw_sdram_cmd___mrs_data___width 15
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:258:#define reg_bif_core_rs_sdram_ref_stat___ok___width 1
./arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/bif_core_defs_asm.h:264:#define reg_bif_core_r_sdram_ref_stat___ok___width 1
./arch/cris/include/arch-v32/mach-fs/mach/arbiter.h:21:int crisv32_arbiter_allocate_bandwidth(int client, int region,
./arch/cris/include/arch-v32/mach-fs/mach/arbiter.h:22:		unsigned long bandwidth);
./arch/cris/include/arch-v32/mach-fs/mach/dma.h:70:			unsigned options, unsigned bandwidth,
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/ddr2_defs.h:86:  unsigned int col_width        : 4;
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:55:#define reg_iop_sw_mpu_rw_sw_cfg_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:66:#define reg_iop_sw_mpu_rw_mc_ctrl___keep_owner___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:69:#define reg_iop_sw_mpu_rw_mc_ctrl___cmd___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:71:#define reg_iop_sw_mpu_rw_mc_ctrl___size___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:73:#define reg_iop_sw_mpu_rw_mc_ctrl___wr_spu_mem___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:79:#define reg_iop_sw_mpu_rw_mc_data___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:93:#define reg_iop_sw_mpu_r_mc_stat___busy_cpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:96:#define reg_iop_sw_mpu_r_mc_stat___busy_mpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:99:#define reg_iop_sw_mpu_r_mc_stat___busy_spu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:102:#define reg_iop_sw_mpu_r_mc_stat___owned_by_cpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:105:#define reg_iop_sw_mpu_r_mc_stat___owned_by_mpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:108:#define reg_iop_sw_mpu_r_mc_stat___owned_by_spu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:114:#define reg_iop_sw_mpu_rw_bus_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:116:#define reg_iop_sw_mpu_rw_bus_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:118:#define reg_iop_sw_mpu_rw_bus_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:120:#define reg_iop_sw_mpu_rw_bus_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:125:#define reg_iop_sw_mpu_rw_bus_set_mask___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:127:#define reg_iop_sw_mpu_rw_bus_set_mask___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:129:#define reg_iop_sw_mpu_rw_bus_set_mask___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:131:#define reg_iop_sw_mpu_rw_bus_set_mask___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:136:#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:139:#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:142:#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:145:#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:151:#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:154:#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:157:#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:160:#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:169:#define reg_iop_sw_mpu_rw_gio_clr_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:174:#define reg_iop_sw_mpu_rw_gio_set_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:179:#define reg_iop_sw_mpu_rw_gio_oe_clr_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:184:#define reg_iop_sw_mpu_rw_gio_oe_set_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:192:#define reg_iop_sw_mpu_rw_cpu_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:195:#define reg_iop_sw_mpu_rw_cpu_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:198:#define reg_iop_sw_mpu_rw_cpu_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:201:#define reg_iop_sw_mpu_rw_cpu_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:204:#define reg_iop_sw_mpu_rw_cpu_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:207:#define reg_iop_sw_mpu_rw_cpu_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:210:#define reg_iop_sw_mpu_rw_cpu_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:213:#define reg_iop_sw_mpu_rw_cpu_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:216:#define reg_iop_sw_mpu_rw_cpu_intr___intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:219:#define reg_iop_sw_mpu_rw_cpu_intr___intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:222:#define reg_iop_sw_mpu_rw_cpu_intr___intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:225:#define reg_iop_sw_mpu_rw_cpu_intr___intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:228:#define reg_iop_sw_mpu_rw_cpu_intr___intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:231:#define reg_iop_sw_mpu_rw_cpu_intr___intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:234:#define reg_iop_sw_mpu_rw_cpu_intr___intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:237:#define reg_iop_sw_mpu_rw_cpu_intr___intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:240:#define reg_iop_sw_mpu_rw_cpu_intr___intr16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:243:#define reg_iop_sw_mpu_rw_cpu_intr___intr17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:246:#define reg_iop_sw_mpu_rw_cpu_intr___intr18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:249:#define reg_iop_sw_mpu_rw_cpu_intr___intr19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:252:#define reg_iop_sw_mpu_rw_cpu_intr___intr20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:255:#define reg_iop_sw_mpu_rw_cpu_intr___intr21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:258:#define reg_iop_sw_mpu_rw_cpu_intr___intr22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:261:#define reg_iop_sw_mpu_rw_cpu_intr___intr23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:264:#define reg_iop_sw_mpu_rw_cpu_intr___intr24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:267:#define reg_iop_sw_mpu_rw_cpu_intr___intr25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:270:#define reg_iop_sw_mpu_rw_cpu_intr___intr26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:273:#define reg_iop_sw_mpu_rw_cpu_intr___intr27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:276:#define reg_iop_sw_mpu_rw_cpu_intr___intr28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:279:#define reg_iop_sw_mpu_rw_cpu_intr___intr29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:282:#define reg_iop_sw_mpu_rw_cpu_intr___intr30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:285:#define reg_iop_sw_mpu_rw_cpu_intr___intr31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:291:#define reg_iop_sw_mpu_r_cpu_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:294:#define reg_iop_sw_mpu_r_cpu_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:297:#define reg_iop_sw_mpu_r_cpu_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:300:#define reg_iop_sw_mpu_r_cpu_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:303:#define reg_iop_sw_mpu_r_cpu_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:306:#define reg_iop_sw_mpu_r_cpu_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:309:#define reg_iop_sw_mpu_r_cpu_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:312:#define reg_iop_sw_mpu_r_cpu_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:315:#define reg_iop_sw_mpu_r_cpu_intr___intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:318:#define reg_iop_sw_mpu_r_cpu_intr___intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:321:#define reg_iop_sw_mpu_r_cpu_intr___intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:324:#define reg_iop_sw_mpu_r_cpu_intr___intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:327:#define reg_iop_sw_mpu_r_cpu_intr___intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:330:#define reg_iop_sw_mpu_r_cpu_intr___intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:333:#define reg_iop_sw_mpu_r_cpu_intr___intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:336:#define reg_iop_sw_mpu_r_cpu_intr___intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:339:#define reg_iop_sw_mpu_r_cpu_intr___intr16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:342:#define reg_iop_sw_mpu_r_cpu_intr___intr17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:345:#define reg_iop_sw_mpu_r_cpu_intr___intr18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:348:#define reg_iop_sw_mpu_r_cpu_intr___intr19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:351:#define reg_iop_sw_mpu_r_cpu_intr___intr20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:354:#define reg_iop_sw_mpu_r_cpu_intr___intr21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:357:#define reg_iop_sw_mpu_r_cpu_intr___intr22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:360:#define reg_iop_sw_mpu_r_cpu_intr___intr23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:363:#define reg_iop_sw_mpu_r_cpu_intr___intr24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:366:#define reg_iop_sw_mpu_r_cpu_intr___intr25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:369:#define reg_iop_sw_mpu_r_cpu_intr___intr26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:372:#define reg_iop_sw_mpu_r_cpu_intr___intr27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:375:#define reg_iop_sw_mpu_r_cpu_intr___intr28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:378:#define reg_iop_sw_mpu_r_cpu_intr___intr29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:381:#define reg_iop_sw_mpu_r_cpu_intr___intr30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:384:#define reg_iop_sw_mpu_r_cpu_intr___intr31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:390:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:393:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:396:#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:399:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:402:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:405:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:408:#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:411:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:414:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:417:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:420:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:423:#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:426:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:429:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:432:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:435:#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:441:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:444:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:447:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:450:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:456:#define reg_iop_sw_mpu_r_intr_grp0___spu_intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:459:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:462:#define reg_iop_sw_mpu_r_intr_grp0___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:465:#define reg_iop_sw_mpu_r_intr_grp0___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:468:#define reg_iop_sw_mpu_r_intr_grp0___spu_intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:471:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:474:#define reg_iop_sw_mpu_r_intr_grp0___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:477:#define reg_iop_sw_mpu_r_intr_grp0___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:480:#define reg_iop_sw_mpu_r_intr_grp0___spu_intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:483:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:486:#define reg_iop_sw_mpu_r_intr_grp0___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:489:#define reg_iop_sw_mpu_r_intr_grp0___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:492:#define reg_iop_sw_mpu_r_intr_grp0___spu_intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:495:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:498:#define reg_iop_sw_mpu_r_intr_grp0___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:501:#define reg_iop_sw_mpu_r_intr_grp0___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:507:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:510:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:513:#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:516:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:519:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:522:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:525:#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:528:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:531:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:534:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:537:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:540:#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:543:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:546:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:549:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:552:#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:558:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:561:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:564:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:567:#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:570:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:573:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:576:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:579:#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:582:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:585:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:588:#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:591:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:594:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:597:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:600:#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:603:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:609:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:612:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:615:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:618:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:624:#define reg_iop_sw_mpu_r_intr_grp1___spu_intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:627:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:630:#define reg_iop_sw_mpu_r_intr_grp1___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:633:#define reg_iop_sw_mpu_r_intr_grp1___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:636:#define reg_iop_sw_mpu_r_intr_grp1___spu_intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:639:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:642:#define reg_iop_sw_mpu_r_intr_grp1___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:645:#define reg_iop_sw_mpu_r_intr_grp1___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:648:#define reg_iop_sw_mpu_r_intr_grp1___spu_intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:651:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:654:#define reg_iop_sw_mpu_r_intr_grp1___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:657:#define reg_iop_sw_mpu_r_intr_grp1___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:660:#define reg_iop_sw_mpu_r_intr_grp1___spu_intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:663:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:666:#define reg_iop_sw_mpu_r_intr_grp1___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:669:#define reg_iop_sw_mpu_r_intr_grp1___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:675:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:678:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:681:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:684:#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:687:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:690:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:693:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:696:#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:699:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:702:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:705:#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:708:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:711:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:714:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:717:#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:720:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:726:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:729:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:732:#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:735:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:738:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:741:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:744:#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:747:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:750:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:753:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:756:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:759:#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:762:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:765:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:768:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:771:#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:777:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:780:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:783:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:786:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:792:#define reg_iop_sw_mpu_r_intr_grp2___spu_intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:795:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:798:#define reg_iop_sw_mpu_r_intr_grp2___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:801:#define reg_iop_sw_mpu_r_intr_grp2___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:804:#define reg_iop_sw_mpu_r_intr_grp2___spu_intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:807:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:810:#define reg_iop_sw_mpu_r_intr_grp2___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:813:#define reg_iop_sw_mpu_r_intr_grp2___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:816:#define reg_iop_sw_mpu_r_intr_grp2___spu_intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:819:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:822:#define reg_iop_sw_mpu_r_intr_grp2___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:825:#define reg_iop_sw_mpu_r_intr_grp2___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:828:#define reg_iop_sw_mpu_r_intr_grp2___spu_intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:831:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:834:#define reg_iop_sw_mpu_r_intr_grp2___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:837:#define reg_iop_sw_mpu_r_intr_grp2___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:843:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:846:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:849:#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:852:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:855:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:858:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:861:#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:864:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:867:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:870:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:873:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:876:#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:879:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:882:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:885:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:888:#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:894:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:897:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:900:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:903:#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:906:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:909:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:912:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:915:#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:918:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:921:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:924:#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:927:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:930:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:933:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:936:#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:939:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:945:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:948:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:951:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:954:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:960:#define reg_iop_sw_mpu_r_intr_grp3___spu_intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:963:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:966:#define reg_iop_sw_mpu_r_intr_grp3___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:969:#define reg_iop_sw_mpu_r_intr_grp3___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:972:#define reg_iop_sw_mpu_r_intr_grp3___spu_intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:975:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:978:#define reg_iop_sw_mpu_r_intr_grp3___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:981:#define reg_iop_sw_mpu_r_intr_grp3___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:984:#define reg_iop_sw_mpu_r_intr_grp3___spu_intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:987:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:990:#define reg_iop_sw_mpu_r_intr_grp3___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:993:#define reg_iop_sw_mpu_r_intr_grp3___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:996:#define reg_iop_sw_mpu_r_intr_grp3___spu_intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:999:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1002:#define reg_iop_sw_mpu_r_intr_grp3___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1005:#define reg_iop_sw_mpu_r_intr_grp3___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1011:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1014:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1017:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1020:#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1023:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1026:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1029:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1032:#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1035:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1038:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1041:#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1044:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1047:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1050:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1053:#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1056:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:64:#define reg_iop_sw_cpu_rw_mc_ctrl___keep_owner___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:67:#define reg_iop_sw_cpu_rw_mc_ctrl___cmd___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:69:#define reg_iop_sw_cpu_rw_mc_ctrl___size___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:71:#define reg_iop_sw_cpu_rw_mc_ctrl___wr_spu_mem___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:77:#define reg_iop_sw_cpu_rw_mc_data___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:91:#define reg_iop_sw_cpu_r_mc_stat___busy_cpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:94:#define reg_iop_sw_cpu_r_mc_stat___busy_mpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:97:#define reg_iop_sw_cpu_r_mc_stat___busy_spu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:100:#define reg_iop_sw_cpu_r_mc_stat___owned_by_cpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:103:#define reg_iop_sw_cpu_r_mc_stat___owned_by_mpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:106:#define reg_iop_sw_cpu_r_mc_stat___owned_by_spu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:112:#define reg_iop_sw_cpu_rw_bus_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:114:#define reg_iop_sw_cpu_rw_bus_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:116:#define reg_iop_sw_cpu_rw_bus_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:118:#define reg_iop_sw_cpu_rw_bus_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:123:#define reg_iop_sw_cpu_rw_bus_set_mask___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:125:#define reg_iop_sw_cpu_rw_bus_set_mask___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:127:#define reg_iop_sw_cpu_rw_bus_set_mask___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:129:#define reg_iop_sw_cpu_rw_bus_set_mask___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:134:#define reg_iop_sw_cpu_rw_bus_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:137:#define reg_iop_sw_cpu_rw_bus_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:140:#define reg_iop_sw_cpu_rw_bus_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:143:#define reg_iop_sw_cpu_rw_bus_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:149:#define reg_iop_sw_cpu_rw_bus_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:152:#define reg_iop_sw_cpu_rw_bus_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:155:#define reg_iop_sw_cpu_rw_bus_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:158:#define reg_iop_sw_cpu_rw_bus_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:167:#define reg_iop_sw_cpu_rw_gio_clr_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:172:#define reg_iop_sw_cpu_rw_gio_set_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:177:#define reg_iop_sw_cpu_rw_gio_oe_clr_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:182:#define reg_iop_sw_cpu_rw_gio_oe_set_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:190:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:193:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:196:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:199:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:202:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:205:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:208:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:211:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:214:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:217:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:220:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:223:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:226:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:229:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:232:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:235:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:238:#define reg_iop_sw_cpu_rw_intr0_mask___spu_0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:241:#define reg_iop_sw_cpu_rw_intr0_mask___spu_1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:244:#define reg_iop_sw_cpu_rw_intr0_mask___spu_2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:247:#define reg_iop_sw_cpu_rw_intr0_mask___spu_3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:250:#define reg_iop_sw_cpu_rw_intr0_mask___spu_4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:253:#define reg_iop_sw_cpu_rw_intr0_mask___spu_5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:256:#define reg_iop_sw_cpu_rw_intr0_mask___spu_6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:259:#define reg_iop_sw_cpu_rw_intr0_mask___spu_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:262:#define reg_iop_sw_cpu_rw_intr0_mask___spu_8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:265:#define reg_iop_sw_cpu_rw_intr0_mask___spu_9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:268:#define reg_iop_sw_cpu_rw_intr0_mask___spu_10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:271:#define reg_iop_sw_cpu_rw_intr0_mask___spu_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:274:#define reg_iop_sw_cpu_rw_intr0_mask___spu_12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:277:#define reg_iop_sw_cpu_rw_intr0_mask___spu_13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:280:#define reg_iop_sw_cpu_rw_intr0_mask___spu_14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:283:#define reg_iop_sw_cpu_rw_intr0_mask___spu_15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:289:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:292:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:295:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:298:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:301:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:304:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:307:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:310:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:313:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:316:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:319:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:322:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:325:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:328:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:331:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:334:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:337:#define reg_iop_sw_cpu_rw_ack_intr0___spu_0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:340:#define reg_iop_sw_cpu_rw_ack_intr0___spu_1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:343:#define reg_iop_sw_cpu_rw_ack_intr0___spu_2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:346:#define reg_iop_sw_cpu_rw_ack_intr0___spu_3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:349:#define reg_iop_sw_cpu_rw_ack_intr0___spu_4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:352:#define reg_iop_sw_cpu_rw_ack_intr0___spu_5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:355:#define reg_iop_sw_cpu_rw_ack_intr0___spu_6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:358:#define reg_iop_sw_cpu_rw_ack_intr0___spu_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:361:#define reg_iop_sw_cpu_rw_ack_intr0___spu_8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:364:#define reg_iop_sw_cpu_rw_ack_intr0___spu_9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:367:#define reg_iop_sw_cpu_rw_ack_intr0___spu_10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:370:#define reg_iop_sw_cpu_rw_ack_intr0___spu_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:373:#define reg_iop_sw_cpu_rw_ack_intr0___spu_12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:376:#define reg_iop_sw_cpu_rw_ack_intr0___spu_13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:379:#define reg_iop_sw_cpu_rw_ack_intr0___spu_14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:382:#define reg_iop_sw_cpu_rw_ack_intr0___spu_15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:388:#define reg_iop_sw_cpu_r_intr0___mpu_0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:391:#define reg_iop_sw_cpu_r_intr0___mpu_1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:394:#define reg_iop_sw_cpu_r_intr0___mpu_2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:397:#define reg_iop_sw_cpu_r_intr0___mpu_3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:400:#define reg_iop_sw_cpu_r_intr0___mpu_4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:403:#define reg_iop_sw_cpu_r_intr0___mpu_5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:406:#define reg_iop_sw_cpu_r_intr0___mpu_6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:409:#define reg_iop_sw_cpu_r_intr0___mpu_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:412:#define reg_iop_sw_cpu_r_intr0___mpu_8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:415:#define reg_iop_sw_cpu_r_intr0___mpu_9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:418:#define reg_iop_sw_cpu_r_intr0___mpu_10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:421:#define reg_iop_sw_cpu_r_intr0___mpu_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:424:#define reg_iop_sw_cpu_r_intr0___mpu_12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:427:#define reg_iop_sw_cpu_r_intr0___mpu_13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:430:#define reg_iop_sw_cpu_r_intr0___mpu_14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:433:#define reg_iop_sw_cpu_r_intr0___mpu_15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:436:#define reg_iop_sw_cpu_r_intr0___spu_0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:439:#define reg_iop_sw_cpu_r_intr0___spu_1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:442:#define reg_iop_sw_cpu_r_intr0___spu_2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:445:#define reg_iop_sw_cpu_r_intr0___spu_3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:448:#define reg_iop_sw_cpu_r_intr0___spu_4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:451:#define reg_iop_sw_cpu_r_intr0___spu_5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:454:#define reg_iop_sw_cpu_r_intr0___spu_6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:457:#define reg_iop_sw_cpu_r_intr0___spu_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:460:#define reg_iop_sw_cpu_r_intr0___spu_8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:463:#define reg_iop_sw_cpu_r_intr0___spu_9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:466:#define reg_iop_sw_cpu_r_intr0___spu_10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:469:#define reg_iop_sw_cpu_r_intr0___spu_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:472:#define reg_iop_sw_cpu_r_intr0___spu_12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:475:#define reg_iop_sw_cpu_r_intr0___spu_13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:478:#define reg_iop_sw_cpu_r_intr0___spu_14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:481:#define reg_iop_sw_cpu_r_intr0___spu_15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:487:#define reg_iop_sw_cpu_r_masked_intr0___mpu_0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:490:#define reg_iop_sw_cpu_r_masked_intr0___mpu_1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:493:#define reg_iop_sw_cpu_r_masked_intr0___mpu_2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:496:#define reg_iop_sw_cpu_r_masked_intr0___mpu_3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:499:#define reg_iop_sw_cpu_r_masked_intr0___mpu_4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:502:#define reg_iop_sw_cpu_r_masked_intr0___mpu_5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:505:#define reg_iop_sw_cpu_r_masked_intr0___mpu_6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:508:#define reg_iop_sw_cpu_r_masked_intr0___mpu_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:511:#define reg_iop_sw_cpu_r_masked_intr0___mpu_8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:514:#define reg_iop_sw_cpu_r_masked_intr0___mpu_9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:517:#define reg_iop_sw_cpu_r_masked_intr0___mpu_10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:520:#define reg_iop_sw_cpu_r_masked_intr0___mpu_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:523:#define reg_iop_sw_cpu_r_masked_intr0___mpu_12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:526:#define reg_iop_sw_cpu_r_masked_intr0___mpu_13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:529:#define reg_iop_sw_cpu_r_masked_intr0___mpu_14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:532:#define reg_iop_sw_cpu_r_masked_intr0___mpu_15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:535:#define reg_iop_sw_cpu_r_masked_intr0___spu_0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:538:#define reg_iop_sw_cpu_r_masked_intr0___spu_1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:541:#define reg_iop_sw_cpu_r_masked_intr0___spu_2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:544:#define reg_iop_sw_cpu_r_masked_intr0___spu_3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:547:#define reg_iop_sw_cpu_r_masked_intr0___spu_4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:550:#define reg_iop_sw_cpu_r_masked_intr0___spu_5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:553:#define reg_iop_sw_cpu_r_masked_intr0___spu_6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:556:#define reg_iop_sw_cpu_r_masked_intr0___spu_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:559:#define reg_iop_sw_cpu_r_masked_intr0___spu_8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:562:#define reg_iop_sw_cpu_r_masked_intr0___spu_9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:565:#define reg_iop_sw_cpu_r_masked_intr0___spu_10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:568:#define reg_iop_sw_cpu_r_masked_intr0___spu_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:571:#define reg_iop_sw_cpu_r_masked_intr0___spu_12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:574:#define reg_iop_sw_cpu_r_masked_intr0___spu_13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:577:#define reg_iop_sw_cpu_r_masked_intr0___spu_14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:580:#define reg_iop_sw_cpu_r_masked_intr0___spu_15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:586:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:589:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:592:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:595:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:598:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:601:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:604:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:607:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:610:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:613:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:616:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:619:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:622:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:625:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:628:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:631:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:634:#define reg_iop_sw_cpu_rw_intr1_mask___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:637:#define reg_iop_sw_cpu_rw_intr1_mask___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:640:#define reg_iop_sw_cpu_rw_intr1_mask___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:643:#define reg_iop_sw_cpu_rw_intr1_mask___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:646:#define reg_iop_sw_cpu_rw_intr1_mask___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:649:#define reg_iop_sw_cpu_rw_intr1_mask___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:652:#define reg_iop_sw_cpu_rw_intr1_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:655:#define reg_iop_sw_cpu_rw_intr1_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:658:#define reg_iop_sw_cpu_rw_intr1_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:661:#define reg_iop_sw_cpu_rw_intr1_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:664:#define reg_iop_sw_cpu_rw_intr1_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:667:#define reg_iop_sw_cpu_rw_intr1_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:670:#define reg_iop_sw_cpu_rw_intr1_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:673:#define reg_iop_sw_cpu_rw_intr1_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:676:#define reg_iop_sw_cpu_rw_intr1_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:679:#define reg_iop_sw_cpu_rw_intr1_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:685:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:688:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:691:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:694:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:697:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:700:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:703:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:706:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:709:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:712:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:715:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:718:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:721:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:724:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:727:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:730:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:736:#define reg_iop_sw_cpu_r_intr1___mpu_16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:739:#define reg_iop_sw_cpu_r_intr1___mpu_17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:742:#define reg_iop_sw_cpu_r_intr1___mpu_18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:745:#define reg_iop_sw_cpu_r_intr1___mpu_19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:748:#define reg_iop_sw_cpu_r_intr1___mpu_20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:751:#define reg_iop_sw_cpu_r_intr1___mpu_21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:754:#define reg_iop_sw_cpu_r_intr1___mpu_22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:757:#define reg_iop_sw_cpu_r_intr1___mpu_23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:760:#define reg_iop_sw_cpu_r_intr1___mpu_24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:763:#define reg_iop_sw_cpu_r_intr1___mpu_25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:766:#define reg_iop_sw_cpu_r_intr1___mpu_26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:769:#define reg_iop_sw_cpu_r_intr1___mpu_27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:772:#define reg_iop_sw_cpu_r_intr1___mpu_28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:775:#define reg_iop_sw_cpu_r_intr1___mpu_29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:778:#define reg_iop_sw_cpu_r_intr1___mpu_30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:781:#define reg_iop_sw_cpu_r_intr1___mpu_31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:784:#define reg_iop_sw_cpu_r_intr1___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:787:#define reg_iop_sw_cpu_r_intr1___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:790:#define reg_iop_sw_cpu_r_intr1___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:793:#define reg_iop_sw_cpu_r_intr1___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:796:#define reg_iop_sw_cpu_r_intr1___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:799:#define reg_iop_sw_cpu_r_intr1___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:802:#define reg_iop_sw_cpu_r_intr1___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:805:#define reg_iop_sw_cpu_r_intr1___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:808:#define reg_iop_sw_cpu_r_intr1___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:811:#define reg_iop_sw_cpu_r_intr1___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:814:#define reg_iop_sw_cpu_r_intr1___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:817:#define reg_iop_sw_cpu_r_intr1___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:820:#define reg_iop_sw_cpu_r_intr1___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:823:#define reg_iop_sw_cpu_r_intr1___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:826:#define reg_iop_sw_cpu_r_intr1___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:829:#define reg_iop_sw_cpu_r_intr1___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:835:#define reg_iop_sw_cpu_r_masked_intr1___mpu_16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:838:#define reg_iop_sw_cpu_r_masked_intr1___mpu_17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:841:#define reg_iop_sw_cpu_r_masked_intr1___mpu_18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:844:#define reg_iop_sw_cpu_r_masked_intr1___mpu_19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:847:#define reg_iop_sw_cpu_r_masked_intr1___mpu_20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:850:#define reg_iop_sw_cpu_r_masked_intr1___mpu_21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:853:#define reg_iop_sw_cpu_r_masked_intr1___mpu_22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:856:#define reg_iop_sw_cpu_r_masked_intr1___mpu_23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:859:#define reg_iop_sw_cpu_r_masked_intr1___mpu_24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:862:#define reg_iop_sw_cpu_r_masked_intr1___mpu_25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:865:#define reg_iop_sw_cpu_r_masked_intr1___mpu_26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:868:#define reg_iop_sw_cpu_r_masked_intr1___mpu_27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:871:#define reg_iop_sw_cpu_r_masked_intr1___mpu_28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:874:#define reg_iop_sw_cpu_r_masked_intr1___mpu_29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:877:#define reg_iop_sw_cpu_r_masked_intr1___mpu_30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:880:#define reg_iop_sw_cpu_r_masked_intr1___mpu_31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:883:#define reg_iop_sw_cpu_r_masked_intr1___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:886:#define reg_iop_sw_cpu_r_masked_intr1___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:889:#define reg_iop_sw_cpu_r_masked_intr1___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:892:#define reg_iop_sw_cpu_r_masked_intr1___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:895:#define reg_iop_sw_cpu_r_masked_intr1___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:898:#define reg_iop_sw_cpu_r_masked_intr1___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:901:#define reg_iop_sw_cpu_r_masked_intr1___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:904:#define reg_iop_sw_cpu_r_masked_intr1___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:907:#define reg_iop_sw_cpu_r_masked_intr1___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:910:#define reg_iop_sw_cpu_r_masked_intr1___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:913:#define reg_iop_sw_cpu_r_masked_intr1___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:916:#define reg_iop_sw_cpu_r_masked_intr1___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:919:#define reg_iop_sw_cpu_r_masked_intr1___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:922:#define reg_iop_sw_cpu_r_masked_intr1___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:925:#define reg_iop_sw_cpu_r_masked_intr1___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:928:#define reg_iop_sw_cpu_r_masked_intr1___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:56:#define reg_iop_sap_in_rw_bus_byte___sync_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:58:#define reg_iop_sap_in_rw_bus_byte___sync_ext_src___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:60:#define reg_iop_sap_in_rw_bus_byte___sync_edge___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:62:#define reg_iop_sap_in_rw_bus_byte___delay___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:68:#define reg_iop_sap_in_rw_gio___sync_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:70:#define reg_iop_sap_in_rw_gio___sync_ext_src___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:72:#define reg_iop_sap_in_rw_gio___sync_edge___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:74:#define reg_iop_sap_in_rw_gio___delay___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_in_defs_asm.h:76:#define reg_iop_sap_in_rw_gio___logic___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:58:#define reg_iop_sw_spu_rw_mc_ctrl___keep_owner___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:61:#define reg_iop_sw_spu_rw_mc_ctrl___cmd___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:63:#define reg_iop_sw_spu_rw_mc_ctrl___size___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:65:#define reg_iop_sw_spu_rw_mc_ctrl___wr_spu_mem___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:71:#define reg_iop_sw_spu_rw_mc_data___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:85:#define reg_iop_sw_spu_r_mc_stat___busy_cpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:88:#define reg_iop_sw_spu_r_mc_stat___busy_mpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:91:#define reg_iop_sw_spu_r_mc_stat___busy_spu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:94:#define reg_iop_sw_spu_r_mc_stat___owned_by_cpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:97:#define reg_iop_sw_spu_r_mc_stat___owned_by_mpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:100:#define reg_iop_sw_spu_r_mc_stat___owned_by_spu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:106:#define reg_iop_sw_spu_rw_bus_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:108:#define reg_iop_sw_spu_rw_bus_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:110:#define reg_iop_sw_spu_rw_bus_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:112:#define reg_iop_sw_spu_rw_bus_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:117:#define reg_iop_sw_spu_rw_bus_set_mask___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:119:#define reg_iop_sw_spu_rw_bus_set_mask___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:121:#define reg_iop_sw_spu_rw_bus_set_mask___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:123:#define reg_iop_sw_spu_rw_bus_set_mask___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:128:#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:131:#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:134:#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:137:#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:143:#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:146:#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:149:#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:152:#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:161:#define reg_iop_sw_spu_rw_gio_clr_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:166:#define reg_iop_sw_spu_rw_gio_set_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:171:#define reg_iop_sw_spu_rw_gio_oe_clr_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:176:#define reg_iop_sw_spu_rw_gio_oe_set_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:184:#define reg_iop_sw_spu_rw_bus_clr_mask_lo___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:186:#define reg_iop_sw_spu_rw_bus_clr_mask_lo___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:191:#define reg_iop_sw_spu_rw_bus_clr_mask_hi___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:193:#define reg_iop_sw_spu_rw_bus_clr_mask_hi___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:198:#define reg_iop_sw_spu_rw_bus_set_mask_lo___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:200:#define reg_iop_sw_spu_rw_bus_set_mask_lo___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:205:#define reg_iop_sw_spu_rw_bus_set_mask_hi___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:207:#define reg_iop_sw_spu_rw_bus_set_mask_hi___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:212:#define reg_iop_sw_spu_rw_gio_clr_mask_lo___val___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:217:#define reg_iop_sw_spu_rw_gio_clr_mask_hi___val___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:222:#define reg_iop_sw_spu_rw_gio_set_mask_lo___val___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:227:#define reg_iop_sw_spu_rw_gio_set_mask_hi___val___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:232:#define reg_iop_sw_spu_rw_gio_oe_clr_mask_lo___val___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:237:#define reg_iop_sw_spu_rw_gio_oe_clr_mask_hi___val___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:242:#define reg_iop_sw_spu_rw_gio_oe_set_mask_lo___val___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:247:#define reg_iop_sw_spu_rw_gio_oe_set_mask_hi___val___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:252:#define reg_iop_sw_spu_rw_cpu_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:255:#define reg_iop_sw_spu_rw_cpu_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:258:#define reg_iop_sw_spu_rw_cpu_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:261:#define reg_iop_sw_spu_rw_cpu_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:264:#define reg_iop_sw_spu_rw_cpu_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:267:#define reg_iop_sw_spu_rw_cpu_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:270:#define reg_iop_sw_spu_rw_cpu_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:273:#define reg_iop_sw_spu_rw_cpu_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:276:#define reg_iop_sw_spu_rw_cpu_intr___intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:279:#define reg_iop_sw_spu_rw_cpu_intr___intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:282:#define reg_iop_sw_spu_rw_cpu_intr___intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:285:#define reg_iop_sw_spu_rw_cpu_intr___intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:288:#define reg_iop_sw_spu_rw_cpu_intr___intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:291:#define reg_iop_sw_spu_rw_cpu_intr___intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:294:#define reg_iop_sw_spu_rw_cpu_intr___intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:297:#define reg_iop_sw_spu_rw_cpu_intr___intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:303:#define reg_iop_sw_spu_r_cpu_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:306:#define reg_iop_sw_spu_r_cpu_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:309:#define reg_iop_sw_spu_r_cpu_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:312:#define reg_iop_sw_spu_r_cpu_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:315:#define reg_iop_sw_spu_r_cpu_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:318:#define reg_iop_sw_spu_r_cpu_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:321:#define reg_iop_sw_spu_r_cpu_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:324:#define reg_iop_sw_spu_r_cpu_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:327:#define reg_iop_sw_spu_r_cpu_intr___intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:330:#define reg_iop_sw_spu_r_cpu_intr___intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:333:#define reg_iop_sw_spu_r_cpu_intr___intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:336:#define reg_iop_sw_spu_r_cpu_intr___intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:339:#define reg_iop_sw_spu_r_cpu_intr___intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:342:#define reg_iop_sw_spu_r_cpu_intr___intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:345:#define reg_iop_sw_spu_r_cpu_intr___intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:348:#define reg_iop_sw_spu_r_cpu_intr___intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:354:#define reg_iop_sw_spu_r_hw_intr___trigger_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:357:#define reg_iop_sw_spu_r_hw_intr___trigger_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:360:#define reg_iop_sw_spu_r_hw_intr___trigger_grp2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:363:#define reg_iop_sw_spu_r_hw_intr___trigger_grp3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:366:#define reg_iop_sw_spu_r_hw_intr___trigger_grp4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:369:#define reg_iop_sw_spu_r_hw_intr___trigger_grp5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:372:#define reg_iop_sw_spu_r_hw_intr___trigger_grp6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:375:#define reg_iop_sw_spu_r_hw_intr___trigger_grp7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:378:#define reg_iop_sw_spu_r_hw_intr___timer_grp0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:381:#define reg_iop_sw_spu_r_hw_intr___timer_grp1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:384:#define reg_iop_sw_spu_r_hw_intr___fifo_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:387:#define reg_iop_sw_spu_r_hw_intr___fifo_out_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:390:#define reg_iop_sw_spu_r_hw_intr___fifo_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:393:#define reg_iop_sw_spu_r_hw_intr___fifo_in_extra___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:396:#define reg_iop_sw_spu_r_hw_intr___dmc_out___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:399:#define reg_iop_sw_spu_r_hw_intr___dmc_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:405:#define reg_iop_sw_spu_rw_mpu_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:408:#define reg_iop_sw_spu_rw_mpu_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:411:#define reg_iop_sw_spu_rw_mpu_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:414:#define reg_iop_sw_spu_rw_mpu_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:417:#define reg_iop_sw_spu_rw_mpu_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:420:#define reg_iop_sw_spu_rw_mpu_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:423:#define reg_iop_sw_spu_rw_mpu_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:426:#define reg_iop_sw_spu_rw_mpu_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:429:#define reg_iop_sw_spu_rw_mpu_intr___intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:432:#define reg_iop_sw_spu_rw_mpu_intr___intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:435:#define reg_iop_sw_spu_rw_mpu_intr___intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:438:#define reg_iop_sw_spu_rw_mpu_intr___intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:441:#define reg_iop_sw_spu_rw_mpu_intr___intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:444:#define reg_iop_sw_spu_rw_mpu_intr___intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:447:#define reg_iop_sw_spu_rw_mpu_intr___intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:450:#define reg_iop_sw_spu_rw_mpu_intr___intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:456:#define reg_iop_sw_spu_r_mpu_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:459:#define reg_iop_sw_spu_r_mpu_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:462:#define reg_iop_sw_spu_r_mpu_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:465:#define reg_iop_sw_spu_r_mpu_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:468:#define reg_iop_sw_spu_r_mpu_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:471:#define reg_iop_sw_spu_r_mpu_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:474:#define reg_iop_sw_spu_r_mpu_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:477:#define reg_iop_sw_spu_r_mpu_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:480:#define reg_iop_sw_spu_r_mpu_intr___intr8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:483:#define reg_iop_sw_spu_r_mpu_intr___intr9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:486:#define reg_iop_sw_spu_r_mpu_intr___intr10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:489:#define reg_iop_sw_spu_r_mpu_intr___intr11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:492:#define reg_iop_sw_spu_r_mpu_intr___intr12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:495:#define reg_iop_sw_spu_r_mpu_intr___intr13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:498:#define reg_iop_sw_spu_r_mpu_intr___intr14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_spu_defs_asm.h:501:#define reg_iop_sw_spu_r_mpu_intr___intr15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:55:#define reg_iop_sap_out_rw_gen_gated___clk0_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:57:#define reg_iop_sap_out_rw_gen_gated___clk0_gate_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:59:#define reg_iop_sap_out_rw_gen_gated___clk0_force_src___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:61:#define reg_iop_sap_out_rw_gen_gated___clk1_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:63:#define reg_iop_sap_out_rw_gen_gated___clk1_gate_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:65:#define reg_iop_sap_out_rw_gen_gated___clk1_force_src___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:70:#define reg_iop_sap_out_rw_bus___byte0_clk_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:72:#define reg_iop_sap_out_rw_bus___byte0_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:74:#define reg_iop_sap_out_rw_bus___byte0_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:77:#define reg_iop_sap_out_rw_bus___byte0_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:80:#define reg_iop_sap_out_rw_bus___byte0_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:83:#define reg_iop_sap_out_rw_bus___byte1_clk_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:85:#define reg_iop_sap_out_rw_bus___byte1_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:87:#define reg_iop_sap_out_rw_bus___byte1_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:90:#define reg_iop_sap_out_rw_bus___byte1_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:93:#define reg_iop_sap_out_rw_bus___byte1_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:96:#define reg_iop_sap_out_rw_bus___byte2_clk_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:98:#define reg_iop_sap_out_rw_bus___byte2_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:100:#define reg_iop_sap_out_rw_bus___byte2_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:103:#define reg_iop_sap_out_rw_bus___byte2_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:106:#define reg_iop_sap_out_rw_bus___byte2_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:109:#define reg_iop_sap_out_rw_bus___byte3_clk_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:111:#define reg_iop_sap_out_rw_bus___byte3_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:113:#define reg_iop_sap_out_rw_bus___byte3_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:116:#define reg_iop_sap_out_rw_bus___byte3_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:119:#define reg_iop_sap_out_rw_bus___byte3_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:125:#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:127:#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:129:#define reg_iop_sap_out_rw_bus_lo_oe___byte0_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:132:#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:135:#define reg_iop_sap_out_rw_bus_lo_oe___byte0_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:138:#define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:140:#define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:142:#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:144:#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:146:#define reg_iop_sap_out_rw_bus_lo_oe___byte1_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:149:#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:152:#define reg_iop_sap_out_rw_bus_lo_oe___byte1_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:155:#define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:157:#define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:162:#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:164:#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:166:#define reg_iop_sap_out_rw_bus_hi_oe___byte2_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:169:#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:172:#define reg_iop_sap_out_rw_bus_hi_oe___byte2_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:175:#define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:177:#define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:179:#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:181:#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:183:#define reg_iop_sap_out_rw_bus_hi_oe___byte3_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:186:#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:189:#define reg_iop_sap_out_rw_bus_hi_oe___byte3_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:192:#define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:194:#define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:200:#define reg_iop_sap_out_rw_gio___out_clk_sel___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:202:#define reg_iop_sap_out_rw_gio___out_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:204:#define reg_iop_sap_out_rw_gio___out_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:207:#define reg_iop_sap_out_rw_gio___out_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:210:#define reg_iop_sap_out_rw_gio___out_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:213:#define reg_iop_sap_out_rw_gio___out_logic___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:215:#define reg_iop_sap_out_rw_gio___out_logic_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:217:#define reg_iop_sap_out_rw_gio___oe_clk_sel___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:219:#define reg_iop_sap_out_rw_gio___oe_clk_ext___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:221:#define reg_iop_sap_out_rw_gio___oe_gated_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:224:#define reg_iop_sap_out_rw_gio___oe_clk_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:227:#define reg_iop_sap_out_rw_gio___oe_delay___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:230:#define reg_iop_sap_out_rw_gio___oe_logic___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sap_out_defs_asm.h:232:#define reg_iop_sap_out_rw_gio___oe_logic_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:55:#define reg_iop_sw_cfg_rw_crc_par_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:60:#define reg_iop_sw_cfg_rw_dmc_in_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:65:#define reg_iop_sw_cfg_rw_dmc_out_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:70:#define reg_iop_sw_cfg_rw_fifo_in_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:75:#define reg_iop_sw_cfg_rw_fifo_in_extra_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:80:#define reg_iop_sw_cfg_rw_fifo_out_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:85:#define reg_iop_sw_cfg_rw_fifo_out_extra_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:90:#define reg_iop_sw_cfg_rw_sap_in_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:95:#define reg_iop_sw_cfg_rw_sap_out_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:100:#define reg_iop_sw_cfg_rw_scrc_in_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:105:#define reg_iop_sw_cfg_rw_scrc_out_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:110:#define reg_iop_sw_cfg_rw_spu_owner___cfg___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:116:#define reg_iop_sw_cfg_rw_timer_grp0_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:121:#define reg_iop_sw_cfg_rw_timer_grp1_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:126:#define reg_iop_sw_cfg_rw_trigger_grp0_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:131:#define reg_iop_sw_cfg_rw_trigger_grp1_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:136:#define reg_iop_sw_cfg_rw_trigger_grp2_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:141:#define reg_iop_sw_cfg_rw_trigger_grp3_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:146:#define reg_iop_sw_cfg_rw_trigger_grp4_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:151:#define reg_iop_sw_cfg_rw_trigger_grp5_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:156:#define reg_iop_sw_cfg_rw_trigger_grp6_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:161:#define reg_iop_sw_cfg_rw_trigger_grp7_owner___cfg___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:166:#define reg_iop_sw_cfg_rw_bus_mask___byte0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:168:#define reg_iop_sw_cfg_rw_bus_mask___byte1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:170:#define reg_iop_sw_cfg_rw_bus_mask___byte2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:172:#define reg_iop_sw_cfg_rw_bus_mask___byte3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:177:#define reg_iop_sw_cfg_rw_bus_oe_mask___byte0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:180:#define reg_iop_sw_cfg_rw_bus_oe_mask___byte1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:183:#define reg_iop_sw_cfg_rw_bus_oe_mask___byte2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:186:#define reg_iop_sw_cfg_rw_bus_oe_mask___byte3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:192:#define reg_iop_sw_cfg_rw_gio_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:197:#define reg_iop_sw_cfg_rw_gio_oe_mask___val___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:202:#define reg_iop_sw_cfg_rw_pinmapping___bus_byte0___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:204:#define reg_iop_sw_cfg_rw_pinmapping___bus_byte1___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:206:#define reg_iop_sw_cfg_rw_pinmapping___bus_byte2___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:208:#define reg_iop_sw_cfg_rw_pinmapping___bus_byte3___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:210:#define reg_iop_sw_cfg_rw_pinmapping___gio3_0___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:212:#define reg_iop_sw_cfg_rw_pinmapping___gio7_4___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:214:#define reg_iop_sw_cfg_rw_pinmapping___gio11_8___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:216:#define reg_iop_sw_cfg_rw_pinmapping___gio15_12___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:218:#define reg_iop_sw_cfg_rw_pinmapping___gio19_16___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:220:#define reg_iop_sw_cfg_rw_pinmapping___gio23_20___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:222:#define reg_iop_sw_cfg_rw_pinmapping___gio27_24___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:224:#define reg_iop_sw_cfg_rw_pinmapping___gio31_28___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:229:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus_lo___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:231:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus_hi___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:233:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus_lo_oe___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:235:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus_hi_oe___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:240:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio0___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:242:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio0_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:245:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio1___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:247:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio1_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:250:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio2___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:252:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio2_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:255:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio3___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:257:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio3_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:263:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio4___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:265:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio4_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:268:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio5___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:270:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio5_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:273:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio6___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:275:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio6_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:278:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio7___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:280:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio7_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:286:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio8___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:288:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio8_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:291:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio9___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:293:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio9_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:296:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio10___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:298:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio10_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:301:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio11___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:303:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio11_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:309:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio12___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:311:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio12_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:314:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio13___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:316:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio13_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:319:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio14___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:321:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio14_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:324:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio15___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:326:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio15_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:332:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio16___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:334:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio16_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:337:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio17___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:339:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio17_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:342:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio18___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:344:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio18_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:347:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio19___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:349:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio19_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:355:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio20___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:357:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio20_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:360:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio21___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:362:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio21_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:365:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio22___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:367:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio22_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:370:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio23___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:372:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio23_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:378:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio24___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:380:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio24_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:383:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio25___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:385:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio25_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:388:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio26___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:390:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio26_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:393:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio27___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:395:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio27_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:401:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio28___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:403:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio28_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:406:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio29___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:408:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio29_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:411:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio30___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:413:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio30_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:416:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio31___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:418:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio31_oe___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:424:#define reg_iop_sw_cfg_rw_spu_cfg___bus0_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:427:#define reg_iop_sw_cfg_rw_spu_cfg___bus1_in___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:433:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___ext_clk___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:435:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_en___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:437:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_en___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:439:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_en___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:441:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_en___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:443:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_dis___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:445:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_dis___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:447:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_dis___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:449:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_dis___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:454:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___ext_clk___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:456:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_en___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:458:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_en___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:460:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_en___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:462:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_en___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:464:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_dis___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:466:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_dis___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:468:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_dis___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:470:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_dis___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:475:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:478:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:481:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:484:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:487:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:490:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:493:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:496:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:499:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:502:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:505:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:508:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:511:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:514:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:517:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:520:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:526:#define reg_iop_sw_cfg_rw_pdp_cfg___out_strb___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:528:#define reg_iop_sw_cfg_rw_pdp_cfg___in_src___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:530:#define reg_iop_sw_cfg_rw_pdp_cfg___in_size___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:532:#define reg_iop_sw_cfg_rw_pdp_cfg___in_last___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:534:#define reg_iop_sw_cfg_rw_pdp_cfg___in_strb___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:539:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_out_strb___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:541:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in_data___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:543:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in_last___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:545:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in_strb___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_version_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_version_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/iop_version_defs_asm.h:55:#define reg_iop_version_r_version___nr___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:55:#define reg_pinmux_rw_hwprot___eth___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:58:#define reg_pinmux_rw_hwprot___eth_mdio___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:61:#define reg_pinmux_rw_hwprot___geth___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:64:#define reg_pinmux_rw_hwprot___tg___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:67:#define reg_pinmux_rw_hwprot___tg_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:70:#define reg_pinmux_rw_hwprot___vout___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:73:#define reg_pinmux_rw_hwprot___vout_sync___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:76:#define reg_pinmux_rw_hwprot___ser1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:79:#define reg_pinmux_rw_hwprot___ser2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:82:#define reg_pinmux_rw_hwprot___ser3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:85:#define reg_pinmux_rw_hwprot___ser4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:88:#define reg_pinmux_rw_hwprot___sser___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:91:#define reg_pinmux_rw_hwprot___pwm0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:94:#define reg_pinmux_rw_hwprot___pwm1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:97:#define reg_pinmux_rw_hwprot___pwm2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:100:#define reg_pinmux_rw_hwprot___timer0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:103:#define reg_pinmux_rw_hwprot___timer1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:106:#define reg_pinmux_rw_hwprot___pio___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:109:#define reg_pinmux_rw_hwprot___i2c0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:112:#define reg_pinmux_rw_hwprot___i2c1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:115:#define reg_pinmux_rw_hwprot___i2c1_sda1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:118:#define reg_pinmux_rw_hwprot___i2c1_sda2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:121:#define reg_pinmux_rw_hwprot___i2c1_sda3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:124:#define reg_pinmux_rw_hwprot___i2c1_sen___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:130:#define reg_pinmux_rw_gio_pa___pa0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:133:#define reg_pinmux_rw_gio_pa___pa1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:136:#define reg_pinmux_rw_gio_pa___pa2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:139:#define reg_pinmux_rw_gio_pa___pa3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:142:#define reg_pinmux_rw_gio_pa___pa4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:145:#define reg_pinmux_rw_gio_pa___pa5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:148:#define reg_pinmux_rw_gio_pa___pa6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:151:#define reg_pinmux_rw_gio_pa___pa7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:154:#define reg_pinmux_rw_gio_pa___pa8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:157:#define reg_pinmux_rw_gio_pa___pa9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:160:#define reg_pinmux_rw_gio_pa___pa10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:163:#define reg_pinmux_rw_gio_pa___pa11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:166:#define reg_pinmux_rw_gio_pa___pa12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:169:#define reg_pinmux_rw_gio_pa___pa13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:172:#define reg_pinmux_rw_gio_pa___pa14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:175:#define reg_pinmux_rw_gio_pa___pa15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:178:#define reg_pinmux_rw_gio_pa___pa16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:181:#define reg_pinmux_rw_gio_pa___pa17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:184:#define reg_pinmux_rw_gio_pa___pa18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:187:#define reg_pinmux_rw_gio_pa___pa19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:190:#define reg_pinmux_rw_gio_pa___pa20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:193:#define reg_pinmux_rw_gio_pa___pa21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:196:#define reg_pinmux_rw_gio_pa___pa22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:199:#define reg_pinmux_rw_gio_pa___pa23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:202:#define reg_pinmux_rw_gio_pa___pa24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:205:#define reg_pinmux_rw_gio_pa___pa25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:208:#define reg_pinmux_rw_gio_pa___pa26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:211:#define reg_pinmux_rw_gio_pa___pa27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:214:#define reg_pinmux_rw_gio_pa___pa28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:217:#define reg_pinmux_rw_gio_pa___pa29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:220:#define reg_pinmux_rw_gio_pa___pa30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:223:#define reg_pinmux_rw_gio_pa___pa31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:229:#define reg_pinmux_rw_gio_pb___pb0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:232:#define reg_pinmux_rw_gio_pb___pb1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:235:#define reg_pinmux_rw_gio_pb___pb2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:238:#define reg_pinmux_rw_gio_pb___pb3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:241:#define reg_pinmux_rw_gio_pb___pb4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:244:#define reg_pinmux_rw_gio_pb___pb5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:247:#define reg_pinmux_rw_gio_pb___pb6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:250:#define reg_pinmux_rw_gio_pb___pb7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:253:#define reg_pinmux_rw_gio_pb___pb8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:256:#define reg_pinmux_rw_gio_pb___pb9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:259:#define reg_pinmux_rw_gio_pb___pb10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:262:#define reg_pinmux_rw_gio_pb___pb11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:265:#define reg_pinmux_rw_gio_pb___pb12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:268:#define reg_pinmux_rw_gio_pb___pb13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:271:#define reg_pinmux_rw_gio_pb___pb14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:274:#define reg_pinmux_rw_gio_pb___pb15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:277:#define reg_pinmux_rw_gio_pb___pb16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:280:#define reg_pinmux_rw_gio_pb___pb17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:283:#define reg_pinmux_rw_gio_pb___pb18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:286:#define reg_pinmux_rw_gio_pb___pb19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:289:#define reg_pinmux_rw_gio_pb___pb20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:292:#define reg_pinmux_rw_gio_pb___pb21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:295:#define reg_pinmux_rw_gio_pb___pb22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:298:#define reg_pinmux_rw_gio_pb___pb23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:301:#define reg_pinmux_rw_gio_pb___pb24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:304:#define reg_pinmux_rw_gio_pb___pb25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:307:#define reg_pinmux_rw_gio_pb___pb26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:310:#define reg_pinmux_rw_gio_pb___pb27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:313:#define reg_pinmux_rw_gio_pb___pb28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:316:#define reg_pinmux_rw_gio_pb___pb29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:319:#define reg_pinmux_rw_gio_pb___pb30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:322:#define reg_pinmux_rw_gio_pb___pb31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:328:#define reg_pinmux_rw_gio_pc___pc0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:331:#define reg_pinmux_rw_gio_pc___pc1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:334:#define reg_pinmux_rw_gio_pc___pc2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:337:#define reg_pinmux_rw_gio_pc___pc3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:340:#define reg_pinmux_rw_gio_pc___pc4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:343:#define reg_pinmux_rw_gio_pc___pc5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:346:#define reg_pinmux_rw_gio_pc___pc6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:349:#define reg_pinmux_rw_gio_pc___pc7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:352:#define reg_pinmux_rw_gio_pc___pc8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:355:#define reg_pinmux_rw_gio_pc___pc9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:358:#define reg_pinmux_rw_gio_pc___pc10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:361:#define reg_pinmux_rw_gio_pc___pc11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:364:#define reg_pinmux_rw_gio_pc___pc12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:367:#define reg_pinmux_rw_gio_pc___pc13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:370:#define reg_pinmux_rw_gio_pc___pc14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:373:#define reg_pinmux_rw_gio_pc___pc15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:379:#define reg_pinmux_rw_iop_pa___pa0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:382:#define reg_pinmux_rw_iop_pa___pa1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:385:#define reg_pinmux_rw_iop_pa___pa2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:388:#define reg_pinmux_rw_iop_pa___pa3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:391:#define reg_pinmux_rw_iop_pa___pa4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:394:#define reg_pinmux_rw_iop_pa___pa5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:397:#define reg_pinmux_rw_iop_pa___pa6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:400:#define reg_pinmux_rw_iop_pa___pa7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:403:#define reg_pinmux_rw_iop_pa___pa8___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:406:#define reg_pinmux_rw_iop_pa___pa9___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:409:#define reg_pinmux_rw_iop_pa___pa10___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:412:#define reg_pinmux_rw_iop_pa___pa11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:415:#define reg_pinmux_rw_iop_pa___pa12___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:418:#define reg_pinmux_rw_iop_pa___pa13___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:421:#define reg_pinmux_rw_iop_pa___pa14___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:424:#define reg_pinmux_rw_iop_pa___pa15___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:427:#define reg_pinmux_rw_iop_pa___pa16___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:430:#define reg_pinmux_rw_iop_pa___pa17___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:433:#define reg_pinmux_rw_iop_pa___pa18___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:436:#define reg_pinmux_rw_iop_pa___pa19___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:439:#define reg_pinmux_rw_iop_pa___pa20___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:442:#define reg_pinmux_rw_iop_pa___pa21___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:445:#define reg_pinmux_rw_iop_pa___pa22___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:448:#define reg_pinmux_rw_iop_pa___pa23___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:451:#define reg_pinmux_rw_iop_pa___pa24___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:454:#define reg_pinmux_rw_iop_pa___pa25___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:457:#define reg_pinmux_rw_iop_pa___pa26___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:460:#define reg_pinmux_rw_iop_pa___pa27___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:463:#define reg_pinmux_rw_iop_pa___pa28___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:466:#define reg_pinmux_rw_iop_pa___pa29___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:469:#define reg_pinmux_rw_iop_pa___pa30___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:472:#define reg_pinmux_rw_iop_pa___pa31___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:478:#define reg_pinmux_rw_iop_pb___pb0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:481:#define reg_pinmux_rw_iop_pb___pb1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:484:#define reg_pinmux_rw_iop_pb___pb2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:487:#define reg_pinmux_rw_iop_pb___pb3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:490:#define reg_pinmux_rw_iop_pb___pb4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:493:#define reg_pinmux_rw_iop_pb___pb5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:496:#define reg_pinmux_rw_iop_pb___pb6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:499:#define reg_pinmux_rw_iop_pb___pb7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:505:#define reg_pinmux_rw_iop_pio___d0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:508:#define reg_pinmux_rw_iop_pio___d1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:511:#define reg_pinmux_rw_iop_pio___d2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:514:#define reg_pinmux_rw_iop_pio___d3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:517:#define reg_pinmux_rw_iop_pio___d4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:520:#define reg_pinmux_rw_iop_pio___d5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:523:#define reg_pinmux_rw_iop_pio___d6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:526:#define reg_pinmux_rw_iop_pio___d7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:529:#define reg_pinmux_rw_iop_pio___rd_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:532:#define reg_pinmux_rw_iop_pio___wr_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:535:#define reg_pinmux_rw_iop_pio___a0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:538:#define reg_pinmux_rw_iop_pio___a1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:541:#define reg_pinmux_rw_iop_pio___ce0_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:544:#define reg_pinmux_rw_iop_pio___ce1_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:547:#define reg_pinmux_rw_iop_pio___ce2_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:550:#define reg_pinmux_rw_iop_pio___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pinmux_defs_asm.h:556:#define reg_pinmux_rw_iop_usb___usb0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:28:	REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:55:#define reg_clkgen_r_bootsel___boot_mode___width 5
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:57:#define reg_clkgen_r_bootsel___intern_main_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:60:#define reg_clkgen_r_bootsel___extern_usb2_clk___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:66:#define reg_clkgen_rw_clk_ctrl___pll___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:69:#define reg_clkgen_rw_clk_ctrl___cpu___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:72:#define reg_clkgen_rw_clk_ctrl___iop_usb___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:75:#define reg_clkgen_rw_clk_ctrl___vin___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:78:#define reg_clkgen_rw_clk_ctrl___sclr___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:81:#define reg_clkgen_rw_clk_ctrl___h264___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:84:#define reg_clkgen_rw_clk_ctrl___ddr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:87:#define reg_clkgen_rw_clk_ctrl___vout_hist___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:90:#define reg_clkgen_rw_clk_ctrl___eth___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:93:#define reg_clkgen_rw_clk_ctrl___ccd_tg_200___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:96:#define reg_clkgen_rw_clk_ctrl___dma0_1_eth___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:99:#define reg_clkgen_rw_clk_ctrl___ccd_tg_100___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:102:#define reg_clkgen_rw_clk_ctrl___jpeg___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:105:#define reg_clkgen_rw_clk_ctrl___sser_ser_dma6_7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:108:#define reg_clkgen_rw_clk_ctrl___strdma0_2_video___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:111:#define reg_clkgen_rw_clk_ctrl___dma2_3_strcop___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:114:#define reg_clkgen_rw_clk_ctrl___dma4_5_iop___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:117:#define reg_clkgen_rw_clk_ctrl___dma9_11___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:120:#define reg_clkgen_rw_clk_ctrl___memarb_bar_ddr___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/clkgen_defs_asm.h:123:#define reg_clkgen_rw_clk_ctrl___sclr_h264___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:61:#define reg_timer_rw_tmr0_ctrl___op___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:63:#define reg_timer_rw_tmr0_ctrl___freq___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:74:#define reg_timer_rw_tmr1_ctrl___op___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:76:#define reg_timer_rw_tmr1_ctrl___freq___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:81:#define reg_timer_rs_cnt_data___tmr___width 24
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:83:#define reg_timer_rs_cnt_data___cnt___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:88:#define reg_timer_r_cnt_data___tmr___width 24
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:90:#define reg_timer_r_cnt_data___cnt___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:95:#define reg_timer_rw_cnt_cfg___clk___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:103:#define reg_timer_rw_trig_cfg___tmr___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:111:#define reg_timer_rw_out___tmr___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:116:#define reg_timer_rw_wd_ctrl___cnt___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:118:#define reg_timer_rw_wd_ctrl___cmd___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:121:#define reg_timer_rw_wd_ctrl___key___width 7
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:126:#define reg_timer_r_wd_stat___cnt___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:128:#define reg_timer_r_wd_stat___cmd___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:134:#define reg_timer_rw_intr_mask___tmr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:137:#define reg_timer_rw_intr_mask___tmr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:140:#define reg_timer_rw_intr_mask___cnt___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:143:#define reg_timer_rw_intr_mask___trig___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:149:#define reg_timer_rw_ack_intr___tmr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:152:#define reg_timer_rw_ack_intr___tmr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:155:#define reg_timer_rw_ack_intr___cnt___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:158:#define reg_timer_rw_ack_intr___trig___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:164:#define reg_timer_r_intr___tmr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:167:#define reg_timer_r_intr___tmr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:170:#define reg_timer_r_intr___cnt___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:173:#define reg_timer_r_intr___trig___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:179:#define reg_timer_r_masked_intr___tmr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:182:#define reg_timer_r_masked_intr___tmr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:185:#define reg_timer_r_masked_intr___cnt___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:188:#define reg_timer_r_masked_intr___trig___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:194:#define reg_timer_rw_test___dis___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/timer_defs_asm.h:197:#define reg_timer_rw_test___en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:58:#define reg_pio_rw_io_access0___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:63:#define reg_pio_rw_io_access1___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:68:#define reg_pio_rw_io_access2___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:73:#define reg_pio_rw_io_access3___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:78:#define reg_pio_rw_io_access4___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:83:#define reg_pio_rw_io_access5___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:88:#define reg_pio_rw_io_access6___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:93:#define reg_pio_rw_io_access7___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:98:#define reg_pio_rw_io_access8___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:103:#define reg_pio_rw_io_access9___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:108:#define reg_pio_rw_io_access10___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:113:#define reg_pio_rw_io_access11___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:118:#define reg_pio_rw_io_access12___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:123:#define reg_pio_rw_io_access13___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:128:#define reg_pio_rw_io_access14___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:133:#define reg_pio_rw_io_access15___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:138:#define reg_pio_rw_ce0_cfg___lw___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:140:#define reg_pio_rw_ce0_cfg___ew___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:142:#define reg_pio_rw_ce0_cfg___zw___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:144:#define reg_pio_rw_ce0_cfg___aw___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:146:#define reg_pio_rw_ce0_cfg___mode___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:151:#define reg_pio_rw_ce1_cfg___lw___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:153:#define reg_pio_rw_ce1_cfg___ew___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:155:#define reg_pio_rw_ce1_cfg___zw___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:157:#define reg_pio_rw_ce1_cfg___aw___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:159:#define reg_pio_rw_ce1_cfg___mode___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:164:#define reg_pio_rw_ce2_cfg___lw___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:166:#define reg_pio_rw_ce2_cfg___ew___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:168:#define reg_pio_rw_ce2_cfg___zw___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:170:#define reg_pio_rw_ce2_cfg___aw___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:172:#define reg_pio_rw_ce2_cfg___mode___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:177:#define reg_pio_rw_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:179:#define reg_pio_rw_dout___rd_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:182:#define reg_pio_rw_dout___wr_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:185:#define reg_pio_rw_dout___a0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:188:#define reg_pio_rw_dout___a1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:191:#define reg_pio_rw_dout___ce0_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:194:#define reg_pio_rw_dout___ce1_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:197:#define reg_pio_rw_dout___ce2_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:200:#define reg_pio_rw_dout___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:206:#define reg_pio_rw_oe___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:208:#define reg_pio_rw_oe___rd_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:211:#define reg_pio_rw_oe___wr_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:214:#define reg_pio_rw_oe___a0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:217:#define reg_pio_rw_oe___a1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:220:#define reg_pio_rw_oe___ce0_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:223:#define reg_pio_rw_oe___ce1_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:226:#define reg_pio_rw_oe___ce2_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:229:#define reg_pio_rw_oe___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:235:#define reg_pio_rw_man_ctrl___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:237:#define reg_pio_rw_man_ctrl___rd_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:240:#define reg_pio_rw_man_ctrl___wr_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:243:#define reg_pio_rw_man_ctrl___a0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:246:#define reg_pio_rw_man_ctrl___a1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:249:#define reg_pio_rw_man_ctrl___ce0_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:252:#define reg_pio_rw_man_ctrl___ce1_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:255:#define reg_pio_rw_man_ctrl___ce2_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:258:#define reg_pio_rw_man_ctrl___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:264:#define reg_pio_r_din___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:266:#define reg_pio_r_din___rd_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:269:#define reg_pio_r_din___wr_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:272:#define reg_pio_r_din___a0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:275:#define reg_pio_r_din___a1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:278:#define reg_pio_r_din___ce0_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:281:#define reg_pio_r_din___ce1_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:284:#define reg_pio_r_din___ce2_n___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:287:#define reg_pio_r_din___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:293:#define reg_pio_r_stat___busy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:299:#define reg_pio_rw_intr_mask___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:305:#define reg_pio_rw_ack_intr___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:311:#define reg_pio_r_intr___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/pio_defs_asm.h:317:#define reg_pio_r_masked_intr___rdy___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:28:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:55:#define reg_gio_r_pa_din___data___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:60:#define reg_gio_rw_pa_dout___data___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:65:#define reg_gio_rw_pa_oe___oe___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:70:#define reg_gio_rw_pa_byte0_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:75:#define reg_gio_rw_pa_byte0_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:80:#define reg_gio_rw_pa_byte1_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:85:#define reg_gio_rw_pa_byte1_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:90:#define reg_gio_rw_pa_byte2_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:95:#define reg_gio_rw_pa_byte2_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:100:#define reg_gio_rw_pa_byte3_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:105:#define reg_gio_rw_pa_byte3_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:110:#define reg_gio_r_pb_din___data___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:115:#define reg_gio_rw_pb_dout___data___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:120:#define reg_gio_rw_pb_oe___oe___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:125:#define reg_gio_rw_pb_byte0_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:130:#define reg_gio_rw_pb_byte0_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:135:#define reg_gio_rw_pb_byte1_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:140:#define reg_gio_rw_pb_byte1_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:145:#define reg_gio_rw_pb_byte2_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:150:#define reg_gio_rw_pb_byte2_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:155:#define reg_gio_rw_pb_byte3_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:160:#define reg_gio_rw_pb_byte3_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:165:#define reg_gio_r_pc_din___data___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:170:#define reg_gio_rw_pc_dout___data___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:175:#define reg_gio_rw_pc_oe___oe___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:180:#define reg_gio_rw_pc_byte0_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:185:#define reg_gio_rw_pc_byte0_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:190:#define reg_gio_rw_pc_byte1_dout___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:195:#define reg_gio_rw_pc_byte1_oe___oe___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:200:#define reg_gio_r_pd_din___data___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:205:#define reg_gio_rw_intr_cfg___intr0___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:207:#define reg_gio_rw_intr_cfg___intr1___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:209:#define reg_gio_rw_intr_cfg___intr2___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:211:#define reg_gio_rw_intr_cfg___intr3___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:213:#define reg_gio_rw_intr_cfg___intr4___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:215:#define reg_gio_rw_intr_cfg___intr5___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:217:#define reg_gio_rw_intr_cfg___intr6___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:219:#define reg_gio_rw_intr_cfg___intr7___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:224:#define reg_gio_rw_intr_pins___intr0___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:226:#define reg_gio_rw_intr_pins___intr1___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:228:#define reg_gio_rw_intr_pins___intr2___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:230:#define reg_gio_rw_intr_pins___intr3___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:232:#define reg_gio_rw_intr_pins___intr4___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:234:#define reg_gio_rw_intr_pins___intr5___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:236:#define reg_gio_rw_intr_pins___intr6___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:238:#define reg_gio_rw_intr_pins___intr7___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:243:#define reg_gio_rw_intr_mask___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:246:#define reg_gio_rw_intr_mask___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:249:#define reg_gio_rw_intr_mask___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:252:#define reg_gio_rw_intr_mask___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:255:#define reg_gio_rw_intr_mask___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:258:#define reg_gio_rw_intr_mask___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:261:#define reg_gio_rw_intr_mask___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:264:#define reg_gio_rw_intr_mask___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:267:#define reg_gio_rw_intr_mask___i2c0_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:270:#define reg_gio_rw_intr_mask___i2c1_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:276:#define reg_gio_rw_ack_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:279:#define reg_gio_rw_ack_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:282:#define reg_gio_rw_ack_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:285:#define reg_gio_rw_ack_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:288:#define reg_gio_rw_ack_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:291:#define reg_gio_rw_ack_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:294:#define reg_gio_rw_ack_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:297:#define reg_gio_rw_ack_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:300:#define reg_gio_rw_ack_intr___i2c0_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:303:#define reg_gio_rw_ack_intr___i2c1_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:309:#define reg_gio_r_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:312:#define reg_gio_r_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:315:#define reg_gio_r_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:318:#define reg_gio_r_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:321:#define reg_gio_r_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:324:#define reg_gio_r_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:327:#define reg_gio_r_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:330:#define reg_gio_r_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:333:#define reg_gio_r_intr___i2c0_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:336:#define reg_gio_r_intr___i2c1_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:342:#define reg_gio_r_masked_intr___intr0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:345:#define reg_gio_r_masked_intr___intr1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:348:#define reg_gio_r_masked_intr___intr2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:351:#define reg_gio_r_masked_intr___intr3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:354:#define reg_gio_r_masked_intr___intr4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:357:#define reg_gio_r_masked_intr___intr5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:360:#define reg_gio_r_masked_intr___intr6___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:363:#define reg_gio_r_masked_intr___intr7___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:366:#define reg_gio_r_masked_intr___i2c0_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:369:#define reg_gio_r_masked_intr___i2c1_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:375:#define reg_gio_rw_i2c0_start___run___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:381:#define reg_gio_rw_i2c0_cfg___en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:384:#define reg_gio_rw_i2c0_cfg___bit_order___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:387:#define reg_gio_rw_i2c0_cfg___scl_io___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:390:#define reg_gio_rw_i2c0_cfg___scl_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:393:#define reg_gio_rw_i2c0_cfg___sda_io___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:396:#define reg_gio_rw_i2c0_cfg___sda_idle___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:402:#define reg_gio_rw_i2c0_ctrl___trf_bits___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:404:#define reg_gio_rw_i2c0_ctrl___switch_dir___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:406:#define reg_gio_rw_i2c0_ctrl___extra_start___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:408:#define reg_gio_rw_i2c0_ctrl___early_end___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:411:#define reg_gio_rw_i2c0_ctrl___start_stop___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:414:#define reg_gio_rw_i2c0_ctrl___ack_dir0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:417:#define reg_gio_rw_i2c0_ctrl___ack_dir1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:420:#define reg_gio_rw_i2c0_ctrl___ack_dir2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:423:#define reg_gio_rw_i2c0_ctrl___ack_dir3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:426:#define reg_gio_rw_i2c0_ctrl___ack_dir4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:429:#define reg_gio_rw_i2c0_ctrl___ack_dir5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:432:#define reg_gio_rw_i2c0_ctrl___ack_bit___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:435:#define reg_gio_rw_i2c0_ctrl___start_bit___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:438:#define reg_gio_rw_i2c0_ctrl___freq___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:443:#define reg_gio_rw_i2c0_data___data0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:445:#define reg_gio_rw_i2c0_data___data1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:447:#define reg_gio_rw_i2c0_data___data2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:449:#define reg_gio_rw_i2c0_data___data3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:454:#define reg_gio_rw_i2c0_data2___data4___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:456:#define reg_gio_rw_i2c0_data2___data5___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:458:#define reg_gio_rw_i2c0_data2___start_val___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:460:#define reg_gio_rw_i2c0_data2___ack_val___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:465:#define reg_gio_rw_i2c1_start___run___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:471:#define reg_gio_rw_i2c1_cfg___en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:474:#define reg_gio_rw_i2c1_cfg___bit_order___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:477:#define reg_gio_rw_i2c1_cfg___scl_io___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:480:#define reg_gio_rw_i2c1_cfg___scl_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:483:#define reg_gio_rw_i2c1_cfg___sda0_io___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:486:#define reg_gio_rw_i2c1_cfg___sda0_idle___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:489:#define reg_gio_rw_i2c1_cfg___sda1_io___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:492:#define reg_gio_rw_i2c1_cfg___sda1_idle___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:495:#define reg_gio_rw_i2c1_cfg___sda2_io___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:498:#define reg_gio_rw_i2c1_cfg___sda2_idle___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:501:#define reg_gio_rw_i2c1_cfg___sda3_io___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:504:#define reg_gio_rw_i2c1_cfg___sda3_idle___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:507:#define reg_gio_rw_i2c1_cfg___sda_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:509:#define reg_gio_rw_i2c1_cfg___sen_idle___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:512:#define reg_gio_rw_i2c1_cfg___sen_inv___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:515:#define reg_gio_rw_i2c1_cfg___sen_sel___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:520:#define reg_gio_rw_i2c1_ctrl___trf_bits___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:522:#define reg_gio_rw_i2c1_ctrl___switch_dir___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:524:#define reg_gio_rw_i2c1_ctrl___extra_start___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:526:#define reg_gio_rw_i2c1_ctrl___early_end___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:529:#define reg_gio_rw_i2c1_ctrl___start_stop___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:532:#define reg_gio_rw_i2c1_ctrl___ack_dir0___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:535:#define reg_gio_rw_i2c1_ctrl___ack_dir1___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:538:#define reg_gio_rw_i2c1_ctrl___ack_dir2___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:541:#define reg_gio_rw_i2c1_ctrl___ack_dir3___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:544:#define reg_gio_rw_i2c1_ctrl___ack_dir4___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:547:#define reg_gio_rw_i2c1_ctrl___ack_dir5___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:550:#define reg_gio_rw_i2c1_ctrl___ack_bit___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:553:#define reg_gio_rw_i2c1_ctrl___start_bit___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:556:#define reg_gio_rw_i2c1_ctrl___freq___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:561:#define reg_gio_rw_i2c1_data___data0___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:563:#define reg_gio_rw_i2c1_data___data1___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:565:#define reg_gio_rw_i2c1_data___data2___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:567:#define reg_gio_rw_i2c1_data___data3___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:572:#define reg_gio_rw_i2c1_data2___data4___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:574:#define reg_gio_rw_i2c1_data2___data5___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:576:#define reg_gio_rw_i2c1_data2___start_val___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:578:#define reg_gio_rw_i2c1_data2___ack_val___width 6
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:583:#define reg_gio_r_ppwm_stat___freq___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:588:#define reg_gio_rw_ppwm_data___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:593:#define reg_gio_rw_pwm0_ctrl___mode___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:595:#define reg_gio_rw_pwm0_ctrl___ccd_override___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:598:#define reg_gio_rw_pwm0_ctrl___ccd_val___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:604:#define reg_gio_rw_pwm0_var___lo___width 13
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:606:#define reg_gio_rw_pwm0_var___hi___width 13
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:611:#define reg_gio_rw_pwm0_data___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:616:#define reg_gio_rw_pwm1_ctrl___mode___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:618:#define reg_gio_rw_pwm1_ctrl___ccd_override___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:621:#define reg_gio_rw_pwm1_ctrl___ccd_val___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:627:#define reg_gio_rw_pwm1_var___lo___width 13
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:629:#define reg_gio_rw_pwm1_var___hi___width 13
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:634:#define reg_gio_rw_pwm1_data___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:639:#define reg_gio_rw_pwm2_ctrl___mode___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:641:#define reg_gio_rw_pwm2_ctrl___ccd_override___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:644:#define reg_gio_rw_pwm2_ctrl___ccd_val___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:650:#define reg_gio_rw_pwm2_var___lo___width 13
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:652:#define reg_gio_rw_pwm2_var___hi___width 13
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:657:#define reg_gio_rw_pwm2_data___data___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:662:#define reg_gio_rw_pwm_in_cfg___pin___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:667:#define reg_gio_r_pwm_in_lo___data___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:672:#define reg_gio_r_pwm_in_hi___data___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/gio_defs_asm.h:677:#define reg_gio_r_pwm_in_cnt___data___width 32
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:28:	REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:29:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:54:#define reg_ddr2_rw_cfg___col_width___lsb 0
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:55:#define reg_ddr2_rw_cfg___col_width___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:57:#define reg_ddr2_rw_cfg___nr_banks___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:60:#define reg_ddr2_rw_cfg___bw___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:63:#define reg_ddr2_rw_cfg___nr_ref___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:65:#define reg_ddr2_rw_cfg___ref_interval___width 11
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:67:#define reg_ddr2_rw_cfg___odt_ctrl___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:69:#define reg_ddr2_rw_cfg___odt_mem___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:72:#define reg_ddr2_rw_cfg___imp_strength___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:75:#define reg_ddr2_rw_cfg___auto_imp_cal___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:78:#define reg_ddr2_rw_cfg___imp_cal_override___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:81:#define reg_ddr2_rw_cfg___dll_override___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:87:#define reg_ddr2_rw_timing___wr___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:89:#define reg_ddr2_rw_timing___rcd___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:91:#define reg_ddr2_rw_timing___rp___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:93:#define reg_ddr2_rw_timing___ras___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:95:#define reg_ddr2_rw_timing___rfc___width 7
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:97:#define reg_ddr2_rw_timing___rc___width 5
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:99:#define reg_ddr2_rw_timing___rtp___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:101:#define reg_ddr2_rw_timing___rtw___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:103:#define reg_ddr2_rw_timing___wtr___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:108:#define reg_ddr2_rw_latency___cas___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:110:#define reg_ddr2_rw_latency___additive___width 3
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:115:#define reg_ddr2_rw_phy_cfg___en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:121:#define reg_ddr2_rw_phy_ctrl___rst___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:124:#define reg_ddr2_rw_phy_ctrl___cal_rst___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:127:#define reg_ddr2_rw_phy_ctrl___cal_start___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:133:#define reg_ddr2_rw_ctrl___mrs_data___width 16
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:135:#define reg_ddr2_rw_ctrl___cmd___width 8
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:140:#define reg_ddr2_rw_pwr_down___self_ref___width 2
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:142:#define reg_ddr2_rw_pwr_down___phy_en___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:148:#define reg_ddr2_r_stat___dll_lock___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:151:#define reg_ddr2_r_stat___dll_delay_code___width 7
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:153:#define reg_ddr2_r_stat___imp_cal_done___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:156:#define reg_ddr2_r_stat___imp_cal_fault___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:159:#define reg_ddr2_r_stat___cal_imp_pu___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:161:#define reg_ddr2_r_stat___cal_imp_pd___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:166:#define reg_ddr2_rw_imp_ctrl___imp_pu___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:168:#define reg_ddr2_rw_imp_ctrl___imp_pd___width 4
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:174:#define reg_ddr2_rw_dll_ctrl___mode___width 1
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:177:#define reg_ddr2_rw_dll_ctrl___clk_delay___width 7
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:183:#define reg_ddr2_rw_dqs_dll_ctrl___dqs90_delay___width 7
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:185:#define reg_ddr2_rw_dqs_dll_ctrl___dqs180_delay___width 7
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:187:#define reg_ddr2_rw_dqs_dll_ctrl___dqs270_delay___width 7
./arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/ddr2_defs_asm.h:189:#define reg_ddr2_rw_dqs_dll_ctrl___dqs360_delay___width 7
./arch/cris/include/arch-v32/mach-a3/mach/arbiter.h:27:int crisv32_arbiter_allocate_bandwidth(int client, int region,
./arch/cris/include/arch-v32/mach-a3/mach/arbiter.h:28:		unsigned long bandwidth);
./arch/cris/include/arch-v32/mach-a3/mach/dma.h:50:	unsigned options, unsigned bandwidth, enum dma_owner owner);
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:58:#define reg_iop_timer_grp_rw_cfg___clk_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:61:#define reg_iop_timer_grp_rw_cfg___trig___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:63:#define reg_iop_timer_grp_rw_cfg___clk_gen_div___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:65:#define reg_iop_timer_grp_rw_cfg___clk_div___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:70:#define reg_iop_timer_grp_rw_half_period___quota_lo___width 15
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:72:#define reg_iop_timer_grp_rw_half_period___quota_hi___width 15
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:74:#define reg_iop_timer_grp_rw_half_period___quota_hi_sel___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:84:#define reg_iop_timer_grp_rw_tmr_cfg___clk_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:86:#define reg_iop_timer_grp_rw_tmr_cfg___strb___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:88:#define reg_iop_timer_grp_rw_tmr_cfg___run_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:90:#define reg_iop_timer_grp_rw_tmr_cfg___out_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:93:#define reg_iop_timer_grp_rw_tmr_cfg___active_on_tmr___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:95:#define reg_iop_timer_grp_rw_tmr_cfg___inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:98:#define reg_iop_timer_grp_rw_tmr_cfg___en_by_tmr___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:100:#define reg_iop_timer_grp_rw_tmr_cfg___dis_by_tmr___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:102:#define reg_iop_timer_grp_rw_tmr_cfg___en_only_by_reg___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:105:#define reg_iop_timer_grp_rw_tmr_cfg___dis_only_by_reg___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:108:#define reg_iop_timer_grp_rw_tmr_cfg___rst_at_en_strb___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:115:#define reg_iop_timer_grp_rw_tmr_len___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:120:#define reg_iop_timer_grp_rw_cmd___rst___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:122:#define reg_iop_timer_grp_rw_cmd___en___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:124:#define reg_iop_timer_grp_rw_cmd___dis___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:126:#define reg_iop_timer_grp_rw_cmd___strb___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:135:#define reg_iop_timer_grp_rs_tmr_cnt___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:141:#define reg_iop_timer_grp_r_tmr_cnt___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:146:#define reg_iop_timer_grp_rw_intr_mask___tmr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:149:#define reg_iop_timer_grp_rw_intr_mask___tmr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:152:#define reg_iop_timer_grp_rw_intr_mask___tmr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:155:#define reg_iop_timer_grp_rw_intr_mask___tmr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:161:#define reg_iop_timer_grp_rw_ack_intr___tmr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:164:#define reg_iop_timer_grp_rw_ack_intr___tmr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:167:#define reg_iop_timer_grp_rw_ack_intr___tmr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:170:#define reg_iop_timer_grp_rw_ack_intr___tmr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:176:#define reg_iop_timer_grp_r_intr___tmr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:179:#define reg_iop_timer_grp_r_intr___tmr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:182:#define reg_iop_timer_grp_r_intr___tmr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:185:#define reg_iop_timer_grp_r_intr___tmr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:191:#define reg_iop_timer_grp_r_masked_intr___tmr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:194:#define reg_iop_timer_grp_r_masked_intr___tmr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:197:#define reg_iop_timer_grp_r_masked_intr___tmr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_timer_grp_defs_asm.h:200:#define reg_iop_timer_grp_r_masked_intr___tmr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:62:#define reg_iop_spu_rw_seq_pc___addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:67:#define reg_iop_spu_rw_fsm_pc___addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:72:#define reg_iop_spu_rw_ctrl___fsm___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:75:#define reg_iop_spu_rw_ctrl___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:81:#define reg_iop_spu_rw_fsm_inputs3_0___val0___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:83:#define reg_iop_spu_rw_fsm_inputs3_0___src0___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:85:#define reg_iop_spu_rw_fsm_inputs3_0___val1___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:87:#define reg_iop_spu_rw_fsm_inputs3_0___src1___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:89:#define reg_iop_spu_rw_fsm_inputs3_0___val2___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:91:#define reg_iop_spu_rw_fsm_inputs3_0___src2___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:93:#define reg_iop_spu_rw_fsm_inputs3_0___val3___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:95:#define reg_iop_spu_rw_fsm_inputs3_0___src3___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:100:#define reg_iop_spu_rw_fsm_inputs7_4___val4___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:102:#define reg_iop_spu_rw_fsm_inputs7_4___src4___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:104:#define reg_iop_spu_rw_fsm_inputs7_4___val5___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:106:#define reg_iop_spu_rw_fsm_inputs7_4___src5___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:108:#define reg_iop_spu_rw_fsm_inputs7_4___val6___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:110:#define reg_iop_spu_rw_fsm_inputs7_4___src6___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:112:#define reg_iop_spu_rw_fsm_inputs7_4___val7___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:114:#define reg_iop_spu_rw_fsm_inputs7_4___src7___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:143:#define reg_iop_spu_rs_wr_stat___r0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:146:#define reg_iop_spu_rs_wr_stat___r1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:149:#define reg_iop_spu_rs_wr_stat___r2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:152:#define reg_iop_spu_rs_wr_stat___r3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:155:#define reg_iop_spu_rs_wr_stat___r4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:158:#define reg_iop_spu_rs_wr_stat___r5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:161:#define reg_iop_spu_rs_wr_stat___r6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:164:#define reg_iop_spu_rs_wr_stat___r7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:167:#define reg_iop_spu_rs_wr_stat___r8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:170:#define reg_iop_spu_rs_wr_stat___r9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:173:#define reg_iop_spu_rs_wr_stat___r10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:176:#define reg_iop_spu_rs_wr_stat___r11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:179:#define reg_iop_spu_rs_wr_stat___r12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:182:#define reg_iop_spu_rs_wr_stat___r13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:185:#define reg_iop_spu_rs_wr_stat___r14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:188:#define reg_iop_spu_rs_wr_stat___r15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:194:#define reg_iop_spu_r_wr_stat___r0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:197:#define reg_iop_spu_r_wr_stat___r1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:200:#define reg_iop_spu_r_wr_stat___r2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:203:#define reg_iop_spu_r_wr_stat___r3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:206:#define reg_iop_spu_r_wr_stat___r4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:209:#define reg_iop_spu_r_wr_stat___r5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:212:#define reg_iop_spu_r_wr_stat___r6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:215:#define reg_iop_spu_r_wr_stat___r7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:218:#define reg_iop_spu_r_wr_stat___r8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:221:#define reg_iop_spu_r_wr_stat___r9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:224:#define reg_iop_spu_r_wr_stat___r10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:227:#define reg_iop_spu_r_wr_stat___r11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:230:#define reg_iop_spu_r_wr_stat___r12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:233:#define reg_iop_spu_r_wr_stat___r13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:236:#define reg_iop_spu_r_wr_stat___r14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:239:#define reg_iop_spu_r_wr_stat___r15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:248:#define reg_iop_spu_r_stat_in___timer_grp_lo___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:250:#define reg_iop_spu_r_stat_in___fifo_out_last___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:253:#define reg_iop_spu_r_stat_in___fifo_out_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:256:#define reg_iop_spu_r_stat_in___fifo_out_all___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:259:#define reg_iop_spu_r_stat_in___fifo_in_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:262:#define reg_iop_spu_r_stat_in___dmc_out_all___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:265:#define reg_iop_spu_r_stat_in___dmc_out_dth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:268:#define reg_iop_spu_r_stat_in___dmc_out_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:271:#define reg_iop_spu_r_stat_in___dmc_out_dv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:274:#define reg_iop_spu_r_stat_in___dmc_out_last___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:277:#define reg_iop_spu_r_stat_in___dmc_out_cmd_rq___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:280:#define reg_iop_spu_r_stat_in___dmc_out_cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:283:#define reg_iop_spu_r_stat_in___pcrc_correct___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:286:#define reg_iop_spu_r_stat_in___timer_grp_hi___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:288:#define reg_iop_spu_r_stat_in___dmc_in_sth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:291:#define reg_iop_spu_r_stat_in___dmc_in_full___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:294:#define reg_iop_spu_r_stat_in___dmc_in_cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:297:#define reg_iop_spu_r_stat_in___spu_gio_out___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:299:#define reg_iop_spu_r_stat_in___sync_clk12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:302:#define reg_iop_spu_r_stat_in___scrc_out_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:305:#define reg_iop_spu_r_stat_in___scrc_in_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:308:#define reg_iop_spu_r_stat_in___mc_busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:311:#define reg_iop_spu_r_stat_in___mc_owned___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:320:#define reg_iop_spu_r_special_stat___c_flag___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:323:#define reg_iop_spu_r_special_stat___v_flag___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:326:#define reg_iop_spu_r_special_stat___z_flag___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:329:#define reg_iop_spu_r_special_stat___n_flag___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:332:#define reg_iop_spu_r_special_stat___xor_bus0_r2_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:335:#define reg_iop_spu_r_special_stat___xor_bus1_r3_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:338:#define reg_iop_spu_r_special_stat___xor_bus0m_r2_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:341:#define reg_iop_spu_r_special_stat___xor_bus1m_r3_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:344:#define reg_iop_spu_r_special_stat___fsm_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:347:#define reg_iop_spu_r_special_stat___fsm_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:350:#define reg_iop_spu_r_special_stat___fsm_in2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:353:#define reg_iop_spu_r_special_stat___fsm_in3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:356:#define reg_iop_spu_r_special_stat___fsm_in4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:359:#define reg_iop_spu_r_special_stat___fsm_in5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:362:#define reg_iop_spu_r_special_stat___fsm_in6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:365:#define reg_iop_spu_r_special_stat___fsm_in7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:368:#define reg_iop_spu_r_special_stat___event0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:371:#define reg_iop_spu_r_special_stat___event1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:374:#define reg_iop_spu_r_special_stat___event2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:377:#define reg_iop_spu_r_special_stat___event3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:383:#define reg_iop_spu_rw_reg_access___addr___width 13
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:385:#define reg_iop_spu_rw_reg_access___imm_hi___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:391:#define reg_iop_spu_rw_event_cfg___addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:393:#define reg_iop_spu_rw_event_cfg___src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:395:#define reg_iop_spu_rw_event_cfg___eq_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:398:#define reg_iop_spu_rw_event_cfg___eq_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:401:#define reg_iop_spu_rw_event_cfg___gt_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:404:#define reg_iop_spu_rw_event_cfg___gt_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:418:#define reg_iop_spu_rw_event_ret___addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:423:#define reg_iop_spu_r_trace___fsm___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:426:#define reg_iop_spu_r_trace___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:429:#define reg_iop_spu_r_trace___c_flag___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:432:#define reg_iop_spu_r_trace___v_flag___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:435:#define reg_iop_spu_r_trace___z_flag___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:438:#define reg_iop_spu_r_trace___n_flag___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:441:#define reg_iop_spu_r_trace___seq_addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:443:#define reg_iop_spu_r_trace___fsm_addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:448:#define reg_iop_spu_r_fsm_trace___fsm___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:451:#define reg_iop_spu_r_fsm_trace___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:454:#define reg_iop_spu_r_fsm_trace___tmr_done___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:457:#define reg_iop_spu_r_fsm_trace___inp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:460:#define reg_iop_spu_r_fsm_trace___inp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:463:#define reg_iop_spu_r_fsm_trace___inp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:466:#define reg_iop_spu_r_fsm_trace___inp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:469:#define reg_iop_spu_r_fsm_trace___event0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:472:#define reg_iop_spu_r_fsm_trace___event1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:475:#define reg_iop_spu_r_fsm_trace___event2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:478:#define reg_iop_spu_r_fsm_trace___event3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:481:#define reg_iop_spu_r_fsm_trace___gio_out___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:483:#define reg_iop_spu_r_fsm_trace___fsm_addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:489:#define reg_iop_spu_rw_brp___addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:491:#define reg_iop_spu_rw_brp___fsm___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_spu_defs_asm.h:494:#define reg_iop_spu_rw_brp___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:64:#define reg_iop_fifo_out_extra_r_stat___avail_bytes___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:66:#define reg_iop_fifo_out_extra_r_stat___last___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:68:#define reg_iop_fifo_out_extra_r_stat___dif_in_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:71:#define reg_iop_fifo_out_extra_r_stat___dif_out_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:74:#define reg_iop_fifo_out_extra_r_stat___zero_data_last___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:83:#define reg_iop_fifo_out_extra_rw_intr_mask___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:86:#define reg_iop_fifo_out_extra_rw_intr_mask___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:89:#define reg_iop_fifo_out_extra_rw_intr_mask___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:92:#define reg_iop_fifo_out_extra_rw_intr_mask___free___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:95:#define reg_iop_fifo_out_extra_rw_intr_mask___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:101:#define reg_iop_fifo_out_extra_rw_ack_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:104:#define reg_iop_fifo_out_extra_rw_ack_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:107:#define reg_iop_fifo_out_extra_rw_ack_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:110:#define reg_iop_fifo_out_extra_rw_ack_intr___free___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:113:#define reg_iop_fifo_out_extra_rw_ack_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:119:#define reg_iop_fifo_out_extra_r_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:122:#define reg_iop_fifo_out_extra_r_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:125:#define reg_iop_fifo_out_extra_r_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:128:#define reg_iop_fifo_out_extra_r_intr___free___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:131:#define reg_iop_fifo_out_extra_r_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:137:#define reg_iop_fifo_out_extra_r_masked_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:140:#define reg_iop_fifo_out_extra_r_masked_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:143:#define reg_iop_fifo_out_extra_r_masked_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:146:#define reg_iop_fifo_out_extra_r_masked_intr___free___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_extra_defs_asm.h:149:#define reg_iop_fifo_out_extra_r_masked_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:58:#define reg_iop_sw_mpu_rw_sw_cfg_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:63:#define reg_iop_sw_mpu_rw_mc_ctrl___keep_owner___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:66:#define reg_iop_sw_mpu_rw_mc_ctrl___cmd___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:68:#define reg_iop_sw_mpu_rw_mc_ctrl___size___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:70:#define reg_iop_sw_mpu_rw_mc_ctrl___wr_spu0_mem___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:73:#define reg_iop_sw_mpu_rw_mc_ctrl___wr_spu1_mem___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:79:#define reg_iop_sw_mpu_rw_mc_data___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:93:#define reg_iop_sw_mpu_r_mc_stat___busy_cpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:96:#define reg_iop_sw_mpu_r_mc_stat___busy_mpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:99:#define reg_iop_sw_mpu_r_mc_stat___busy_spu0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:102:#define reg_iop_sw_mpu_r_mc_stat___busy_spu1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:105:#define reg_iop_sw_mpu_r_mc_stat___owned_by_cpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:108:#define reg_iop_sw_mpu_r_mc_stat___owned_by_mpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:111:#define reg_iop_sw_mpu_r_mc_stat___owned_by_spu0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:114:#define reg_iop_sw_mpu_r_mc_stat___owned_by_spu1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:120:#define reg_iop_sw_mpu_rw_bus0_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:122:#define reg_iop_sw_mpu_rw_bus0_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:124:#define reg_iop_sw_mpu_rw_bus0_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:126:#define reg_iop_sw_mpu_rw_bus0_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:131:#define reg_iop_sw_mpu_rw_bus0_set_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:133:#define reg_iop_sw_mpu_rw_bus0_set_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:135:#define reg_iop_sw_mpu_rw_bus0_set_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:137:#define reg_iop_sw_mpu_rw_bus0_set_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:142:#define reg_iop_sw_mpu_rw_bus0_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:145:#define reg_iop_sw_mpu_rw_bus0_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:148:#define reg_iop_sw_mpu_rw_bus0_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:151:#define reg_iop_sw_mpu_rw_bus0_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:157:#define reg_iop_sw_mpu_rw_bus0_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:160:#define reg_iop_sw_mpu_rw_bus0_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:163:#define reg_iop_sw_mpu_rw_bus0_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:166:#define reg_iop_sw_mpu_rw_bus0_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:175:#define reg_iop_sw_mpu_rw_bus1_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:177:#define reg_iop_sw_mpu_rw_bus1_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:179:#define reg_iop_sw_mpu_rw_bus1_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:181:#define reg_iop_sw_mpu_rw_bus1_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:186:#define reg_iop_sw_mpu_rw_bus1_set_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:188:#define reg_iop_sw_mpu_rw_bus1_set_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:190:#define reg_iop_sw_mpu_rw_bus1_set_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:192:#define reg_iop_sw_mpu_rw_bus1_set_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:197:#define reg_iop_sw_mpu_rw_bus1_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:200:#define reg_iop_sw_mpu_rw_bus1_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:203:#define reg_iop_sw_mpu_rw_bus1_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:206:#define reg_iop_sw_mpu_rw_bus1_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:212:#define reg_iop_sw_mpu_rw_bus1_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:215:#define reg_iop_sw_mpu_rw_bus1_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:218:#define reg_iop_sw_mpu_rw_bus1_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:221:#define reg_iop_sw_mpu_rw_bus1_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:230:#define reg_iop_sw_mpu_rw_gio_clr_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:235:#define reg_iop_sw_mpu_rw_gio_set_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:240:#define reg_iop_sw_mpu_rw_gio_oe_clr_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:245:#define reg_iop_sw_mpu_rw_gio_oe_set_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:253:#define reg_iop_sw_mpu_rw_cpu_intr___intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:256:#define reg_iop_sw_mpu_rw_cpu_intr___intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:259:#define reg_iop_sw_mpu_rw_cpu_intr___intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:262:#define reg_iop_sw_mpu_rw_cpu_intr___intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:265:#define reg_iop_sw_mpu_rw_cpu_intr___intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:268:#define reg_iop_sw_mpu_rw_cpu_intr___intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:271:#define reg_iop_sw_mpu_rw_cpu_intr___intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:274:#define reg_iop_sw_mpu_rw_cpu_intr___intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:277:#define reg_iop_sw_mpu_rw_cpu_intr___intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:280:#define reg_iop_sw_mpu_rw_cpu_intr___intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:283:#define reg_iop_sw_mpu_rw_cpu_intr___intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:286:#define reg_iop_sw_mpu_rw_cpu_intr___intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:289:#define reg_iop_sw_mpu_rw_cpu_intr___intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:292:#define reg_iop_sw_mpu_rw_cpu_intr___intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:295:#define reg_iop_sw_mpu_rw_cpu_intr___intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:298:#define reg_iop_sw_mpu_rw_cpu_intr___intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:301:#define reg_iop_sw_mpu_rw_cpu_intr___intr16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:304:#define reg_iop_sw_mpu_rw_cpu_intr___intr17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:307:#define reg_iop_sw_mpu_rw_cpu_intr___intr18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:310:#define reg_iop_sw_mpu_rw_cpu_intr___intr19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:313:#define reg_iop_sw_mpu_rw_cpu_intr___intr20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:316:#define reg_iop_sw_mpu_rw_cpu_intr___intr21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:319:#define reg_iop_sw_mpu_rw_cpu_intr___intr22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:322:#define reg_iop_sw_mpu_rw_cpu_intr___intr23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:325:#define reg_iop_sw_mpu_rw_cpu_intr___intr24___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:328:#define reg_iop_sw_mpu_rw_cpu_intr___intr25___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:331:#define reg_iop_sw_mpu_rw_cpu_intr___intr26___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:334:#define reg_iop_sw_mpu_rw_cpu_intr___intr27___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:337:#define reg_iop_sw_mpu_rw_cpu_intr___intr28___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:340:#define reg_iop_sw_mpu_rw_cpu_intr___intr29___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:343:#define reg_iop_sw_mpu_rw_cpu_intr___intr30___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:346:#define reg_iop_sw_mpu_rw_cpu_intr___intr31___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:352:#define reg_iop_sw_mpu_r_cpu_intr___intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:355:#define reg_iop_sw_mpu_r_cpu_intr___intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:358:#define reg_iop_sw_mpu_r_cpu_intr___intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:361:#define reg_iop_sw_mpu_r_cpu_intr___intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:364:#define reg_iop_sw_mpu_r_cpu_intr___intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:367:#define reg_iop_sw_mpu_r_cpu_intr___intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:370:#define reg_iop_sw_mpu_r_cpu_intr___intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:373:#define reg_iop_sw_mpu_r_cpu_intr___intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:376:#define reg_iop_sw_mpu_r_cpu_intr___intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:379:#define reg_iop_sw_mpu_r_cpu_intr___intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:382:#define reg_iop_sw_mpu_r_cpu_intr___intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:385:#define reg_iop_sw_mpu_r_cpu_intr___intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:388:#define reg_iop_sw_mpu_r_cpu_intr___intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:391:#define reg_iop_sw_mpu_r_cpu_intr___intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:394:#define reg_iop_sw_mpu_r_cpu_intr___intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:397:#define reg_iop_sw_mpu_r_cpu_intr___intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:400:#define reg_iop_sw_mpu_r_cpu_intr___intr16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:403:#define reg_iop_sw_mpu_r_cpu_intr___intr17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:406:#define reg_iop_sw_mpu_r_cpu_intr___intr18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:409:#define reg_iop_sw_mpu_r_cpu_intr___intr19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:412:#define reg_iop_sw_mpu_r_cpu_intr___intr20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:415:#define reg_iop_sw_mpu_r_cpu_intr___intr21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:418:#define reg_iop_sw_mpu_r_cpu_intr___intr22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:421:#define reg_iop_sw_mpu_r_cpu_intr___intr23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:424:#define reg_iop_sw_mpu_r_cpu_intr___intr24___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:427:#define reg_iop_sw_mpu_r_cpu_intr___intr25___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:430:#define reg_iop_sw_mpu_r_cpu_intr___intr26___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:433:#define reg_iop_sw_mpu_r_cpu_intr___intr27___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:436:#define reg_iop_sw_mpu_r_cpu_intr___intr28___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:439:#define reg_iop_sw_mpu_r_cpu_intr___intr29___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:442:#define reg_iop_sw_mpu_r_cpu_intr___intr30___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:445:#define reg_iop_sw_mpu_r_cpu_intr___intr31___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:451:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu0_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:454:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu1_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:457:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:460:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:463:#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:466:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:469:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:472:#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:475:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu0_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:478:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu1_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:481:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:484:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:487:#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:490:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:493:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:496:#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:499:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu0_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:502:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu1_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:505:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:508:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:511:#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:514:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:517:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:520:#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:523:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu0_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:526:#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu1_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:529:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:532:#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:535:#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:538:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:541:#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:544:#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:550:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu0_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:553:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu1_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:556:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu0_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:559:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu1_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:562:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu0_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:565:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu1_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:568:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu0_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:571:#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu1_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:577:#define reg_iop_sw_mpu_r_intr_grp0___spu0_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:580:#define reg_iop_sw_mpu_r_intr_grp0___spu1_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:583:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:586:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:589:#define reg_iop_sw_mpu_r_intr_grp0___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:592:#define reg_iop_sw_mpu_r_intr_grp0___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:595:#define reg_iop_sw_mpu_r_intr_grp0___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:598:#define reg_iop_sw_mpu_r_intr_grp0___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:601:#define reg_iop_sw_mpu_r_intr_grp0___spu0_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:604:#define reg_iop_sw_mpu_r_intr_grp0___spu1_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:607:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:610:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:613:#define reg_iop_sw_mpu_r_intr_grp0___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:616:#define reg_iop_sw_mpu_r_intr_grp0___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:619:#define reg_iop_sw_mpu_r_intr_grp0___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:622:#define reg_iop_sw_mpu_r_intr_grp0___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:625:#define reg_iop_sw_mpu_r_intr_grp0___spu0_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:628:#define reg_iop_sw_mpu_r_intr_grp0___spu1_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:631:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:634:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:637:#define reg_iop_sw_mpu_r_intr_grp0___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:640:#define reg_iop_sw_mpu_r_intr_grp0___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:643:#define reg_iop_sw_mpu_r_intr_grp0___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:646:#define reg_iop_sw_mpu_r_intr_grp0___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:649:#define reg_iop_sw_mpu_r_intr_grp0___spu0_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:652:#define reg_iop_sw_mpu_r_intr_grp0___spu1_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:655:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:658:#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:661:#define reg_iop_sw_mpu_r_intr_grp0___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:664:#define reg_iop_sw_mpu_r_intr_grp0___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:667:#define reg_iop_sw_mpu_r_intr_grp0___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:670:#define reg_iop_sw_mpu_r_intr_grp0___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:676:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu0_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:679:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu1_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:682:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:685:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:688:#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:691:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:694:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:697:#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:700:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu0_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:703:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu1_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:706:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:709:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:712:#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:715:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:718:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:721:#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:724:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu0_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:727:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu1_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:730:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:733:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:736:#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:739:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:742:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:745:#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:748:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu0_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:751:#define reg_iop_sw_mpu_r_masked_intr_grp0___spu1_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:754:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:757:#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:760:#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:763:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:766:#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:769:#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:775:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu0_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:778:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu1_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:781:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:784:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:787:#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:790:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:793:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:796:#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:799:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu0_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:802:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu1_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:805:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:808:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:811:#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:814:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:817:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:820:#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:823:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu0_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:826:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu1_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:829:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:832:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:835:#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:838:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:841:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:844:#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:847:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu0_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:850:#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu1_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:853:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:856:#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:859:#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:862:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:865:#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:868:#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:874:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu0_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:877:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu1_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:880:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu0_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:883:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu1_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:886:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu0_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:889:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu1_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:892:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu0_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:895:#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu1_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:901:#define reg_iop_sw_mpu_r_intr_grp1___spu0_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:904:#define reg_iop_sw_mpu_r_intr_grp1___spu1_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:907:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:910:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:913:#define reg_iop_sw_mpu_r_intr_grp1___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:916:#define reg_iop_sw_mpu_r_intr_grp1___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:919:#define reg_iop_sw_mpu_r_intr_grp1___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:922:#define reg_iop_sw_mpu_r_intr_grp1___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:925:#define reg_iop_sw_mpu_r_intr_grp1___spu0_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:928:#define reg_iop_sw_mpu_r_intr_grp1___spu1_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:931:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:934:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:937:#define reg_iop_sw_mpu_r_intr_grp1___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:940:#define reg_iop_sw_mpu_r_intr_grp1___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:943:#define reg_iop_sw_mpu_r_intr_grp1___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:946:#define reg_iop_sw_mpu_r_intr_grp1___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:949:#define reg_iop_sw_mpu_r_intr_grp1___spu0_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:952:#define reg_iop_sw_mpu_r_intr_grp1___spu1_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:955:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:958:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:961:#define reg_iop_sw_mpu_r_intr_grp1___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:964:#define reg_iop_sw_mpu_r_intr_grp1___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:967:#define reg_iop_sw_mpu_r_intr_grp1___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:970:#define reg_iop_sw_mpu_r_intr_grp1___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:973:#define reg_iop_sw_mpu_r_intr_grp1___spu0_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:976:#define reg_iop_sw_mpu_r_intr_grp1___spu1_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:979:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:982:#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:985:#define reg_iop_sw_mpu_r_intr_grp1___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:988:#define reg_iop_sw_mpu_r_intr_grp1___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:991:#define reg_iop_sw_mpu_r_intr_grp1___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:994:#define reg_iop_sw_mpu_r_intr_grp1___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1000:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu0_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1003:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu1_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1006:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1009:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1012:#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1015:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1018:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1021:#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1024:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu0_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1027:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu1_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1030:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1033:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1036:#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1039:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1042:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1045:#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1048:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu0_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1051:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu1_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1054:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1057:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1060:#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1063:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1066:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1069:#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1072:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu0_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1075:#define reg_iop_sw_mpu_r_masked_intr_grp1___spu1_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1078:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1081:#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1084:#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1087:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1090:#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1093:#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1099:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu0_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1102:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu1_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1105:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1108:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1111:#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1114:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1117:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1120:#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1123:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu0_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1126:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu1_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1129:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1132:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1135:#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1138:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1141:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1144:#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1147:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu0_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1150:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu1_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1153:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1156:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1159:#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1162:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1165:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1168:#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1171:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu0_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1174:#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu1_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1177:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1180:#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1183:#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1186:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1189:#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1192:#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1198:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu0_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1201:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu1_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1204:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu0_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1207:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu1_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1210:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu0_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1213:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu1_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1216:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu0_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1219:#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu1_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1225:#define reg_iop_sw_mpu_r_intr_grp2___spu0_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1228:#define reg_iop_sw_mpu_r_intr_grp2___spu1_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1231:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1234:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1237:#define reg_iop_sw_mpu_r_intr_grp2___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1240:#define reg_iop_sw_mpu_r_intr_grp2___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1243:#define reg_iop_sw_mpu_r_intr_grp2___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1246:#define reg_iop_sw_mpu_r_intr_grp2___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1249:#define reg_iop_sw_mpu_r_intr_grp2___spu0_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1252:#define reg_iop_sw_mpu_r_intr_grp2___spu1_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1255:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1258:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1261:#define reg_iop_sw_mpu_r_intr_grp2___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1264:#define reg_iop_sw_mpu_r_intr_grp2___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1267:#define reg_iop_sw_mpu_r_intr_grp2___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1270:#define reg_iop_sw_mpu_r_intr_grp2___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1273:#define reg_iop_sw_mpu_r_intr_grp2___spu0_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1276:#define reg_iop_sw_mpu_r_intr_grp2___spu1_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1279:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1282:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1285:#define reg_iop_sw_mpu_r_intr_grp2___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1288:#define reg_iop_sw_mpu_r_intr_grp2___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1291:#define reg_iop_sw_mpu_r_intr_grp2___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1294:#define reg_iop_sw_mpu_r_intr_grp2___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1297:#define reg_iop_sw_mpu_r_intr_grp2___spu0_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1300:#define reg_iop_sw_mpu_r_intr_grp2___spu1_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1303:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1306:#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1309:#define reg_iop_sw_mpu_r_intr_grp2___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1312:#define reg_iop_sw_mpu_r_intr_grp2___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1315:#define reg_iop_sw_mpu_r_intr_grp2___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1318:#define reg_iop_sw_mpu_r_intr_grp2___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1324:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu0_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1327:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu1_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1330:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1333:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1336:#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1339:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1342:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1345:#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1348:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu0_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1351:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu1_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1354:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1357:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1360:#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1363:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1366:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1369:#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1372:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu0_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1375:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu1_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1378:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1381:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1384:#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1387:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1390:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1393:#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1396:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu0_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1399:#define reg_iop_sw_mpu_r_masked_intr_grp2___spu1_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1402:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1405:#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1408:#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1411:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1414:#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1417:#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1423:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu0_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1426:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu1_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1429:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1432:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1435:#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1438:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1441:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1444:#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1447:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu0_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1450:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu1_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1453:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1456:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1459:#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1462:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1465:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1468:#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1471:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu0_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1474:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu1_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1477:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1480:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1483:#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1486:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1489:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1492:#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1495:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu0_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1498:#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu1_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1501:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1504:#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1507:#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1510:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1513:#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1516:#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1522:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu0_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1525:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu1_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1528:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu0_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1531:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu1_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1534:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu0_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1537:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu1_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1540:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu0_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1543:#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu1_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1549:#define reg_iop_sw_mpu_r_intr_grp3___spu0_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1552:#define reg_iop_sw_mpu_r_intr_grp3___spu1_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1555:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1558:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1561:#define reg_iop_sw_mpu_r_intr_grp3___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1564:#define reg_iop_sw_mpu_r_intr_grp3___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1567:#define reg_iop_sw_mpu_r_intr_grp3___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1570:#define reg_iop_sw_mpu_r_intr_grp3___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1573:#define reg_iop_sw_mpu_r_intr_grp3___spu0_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1576:#define reg_iop_sw_mpu_r_intr_grp3___spu1_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1579:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1582:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1585:#define reg_iop_sw_mpu_r_intr_grp3___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1588:#define reg_iop_sw_mpu_r_intr_grp3___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1591:#define reg_iop_sw_mpu_r_intr_grp3___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1594:#define reg_iop_sw_mpu_r_intr_grp3___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1597:#define reg_iop_sw_mpu_r_intr_grp3___spu0_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1600:#define reg_iop_sw_mpu_r_intr_grp3___spu1_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1603:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1606:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1609:#define reg_iop_sw_mpu_r_intr_grp3___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1612:#define reg_iop_sw_mpu_r_intr_grp3___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1615:#define reg_iop_sw_mpu_r_intr_grp3___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1618:#define reg_iop_sw_mpu_r_intr_grp3___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1621:#define reg_iop_sw_mpu_r_intr_grp3___spu0_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1624:#define reg_iop_sw_mpu_r_intr_grp3___spu1_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1627:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1630:#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1633:#define reg_iop_sw_mpu_r_intr_grp3___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1636:#define reg_iop_sw_mpu_r_intr_grp3___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1639:#define reg_iop_sw_mpu_r_intr_grp3___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1642:#define reg_iop_sw_mpu_r_intr_grp3___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1648:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu0_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1651:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu1_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1654:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1657:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1660:#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1663:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1666:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1669:#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1672:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu0_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1675:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu1_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1678:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1681:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1684:#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1687:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1690:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1693:#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1696:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu0_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1699:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu1_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1702:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1705:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1708:#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1711:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1714:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1717:#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1720:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu0_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1723:#define reg_iop_sw_mpu_r_masked_intr_grp3___spu1_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1726:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1729:#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1732:#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1735:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1738:#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_mpu_defs_asm.h:1741:#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:58:#define reg_iop_fifo_out_rw_cfg___free_lim___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:60:#define reg_iop_fifo_out_rw_cfg___byte_order___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:62:#define reg_iop_fifo_out_rw_cfg___trig___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:64:#define reg_iop_fifo_out_rw_cfg___last_dis_dif_in___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:67:#define reg_iop_fifo_out_rw_cfg___mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:69:#define reg_iop_fifo_out_rw_cfg___delay_out_last___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:72:#define reg_iop_fifo_out_rw_cfg___last_dis_dif_out___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:78:#define reg_iop_fifo_out_rw_ctrl___dif_in_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:81:#define reg_iop_fifo_out_rw_ctrl___dif_out_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:87:#define reg_iop_fifo_out_r_stat___avail_bytes___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:89:#define reg_iop_fifo_out_r_stat___last___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:91:#define reg_iop_fifo_out_r_stat___dif_in_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:94:#define reg_iop_fifo_out_r_stat___dif_out_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:97:#define reg_iop_fifo_out_r_stat___zero_data_last___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:103:#define reg_iop_fifo_out_rw_wr1byte___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:108:#define reg_iop_fifo_out_rw_wr2byte___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:113:#define reg_iop_fifo_out_rw_wr3byte___data___width 24
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:118:#define reg_iop_fifo_out_rw_wr4byte___data___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:123:#define reg_iop_fifo_out_rw_wr1byte_last___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:128:#define reg_iop_fifo_out_rw_wr2byte_last___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:133:#define reg_iop_fifo_out_rw_wr3byte_last___data___width 24
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:138:#define reg_iop_fifo_out_rw_wr4byte_last___data___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:155:#define reg_iop_fifo_out_rw_intr_mask___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:158:#define reg_iop_fifo_out_rw_intr_mask___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:161:#define reg_iop_fifo_out_rw_intr_mask___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:164:#define reg_iop_fifo_out_rw_intr_mask___free___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:167:#define reg_iop_fifo_out_rw_intr_mask___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:173:#define reg_iop_fifo_out_rw_ack_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:176:#define reg_iop_fifo_out_rw_ack_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:179:#define reg_iop_fifo_out_rw_ack_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:182:#define reg_iop_fifo_out_rw_ack_intr___free___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:185:#define reg_iop_fifo_out_rw_ack_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:191:#define reg_iop_fifo_out_r_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:194:#define reg_iop_fifo_out_r_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:197:#define reg_iop_fifo_out_r_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:200:#define reg_iop_fifo_out_r_intr___free___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:203:#define reg_iop_fifo_out_r_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:209:#define reg_iop_fifo_out_r_masked_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:212:#define reg_iop_fifo_out_r_masked_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:215:#define reg_iop_fifo_out_r_masked_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:218:#define reg_iop_fifo_out_r_masked_intr___free___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_out_defs_asm.h:221:#define reg_iop_fifo_out_r_masked_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:58:#define reg_iop_fifo_in_rw_cfg___avail_lim___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:60:#define reg_iop_fifo_in_rw_cfg___byte_order___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:62:#define reg_iop_fifo_in_rw_cfg___trig___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:64:#define reg_iop_fifo_in_rw_cfg___last_dis_dif_in___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:67:#define reg_iop_fifo_in_rw_cfg___mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:72:#define reg_iop_fifo_in_rw_ctrl___dif_in_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:75:#define reg_iop_fifo_in_rw_ctrl___dif_out_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:81:#define reg_iop_fifo_in_r_stat___avail_bytes___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:83:#define reg_iop_fifo_in_r_stat___last___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:85:#define reg_iop_fifo_in_r_stat___dif_in_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:88:#define reg_iop_fifo_in_r_stat___dif_out_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:94:#define reg_iop_fifo_in_rs_rd1byte___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:99:#define reg_iop_fifo_in_r_rd1byte___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:104:#define reg_iop_fifo_in_rs_rd2byte___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:109:#define reg_iop_fifo_in_r_rd2byte___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:114:#define reg_iop_fifo_in_rs_rd3byte___data___width 24
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:119:#define reg_iop_fifo_in_r_rd3byte___data___width 24
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:124:#define reg_iop_fifo_in_rs_rd4byte___data___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:129:#define reg_iop_fifo_in_r_rd4byte___data___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:137:#define reg_iop_fifo_in_rw_strb_dif_in___last___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:142:#define reg_iop_fifo_in_rw_intr_mask___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:145:#define reg_iop_fifo_in_rw_intr_mask___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:148:#define reg_iop_fifo_in_rw_intr_mask___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:151:#define reg_iop_fifo_in_rw_intr_mask___avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:154:#define reg_iop_fifo_in_rw_intr_mask___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:160:#define reg_iop_fifo_in_rw_ack_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:163:#define reg_iop_fifo_in_rw_ack_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:166:#define reg_iop_fifo_in_rw_ack_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:169:#define reg_iop_fifo_in_rw_ack_intr___avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:172:#define reg_iop_fifo_in_rw_ack_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:178:#define reg_iop_fifo_in_r_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:181:#define reg_iop_fifo_in_r_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:184:#define reg_iop_fifo_in_r_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:187:#define reg_iop_fifo_in_r_intr___avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:190:#define reg_iop_fifo_in_r_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:196:#define reg_iop_fifo_in_r_masked_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:199:#define reg_iop_fifo_in_r_masked_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:202:#define reg_iop_fifo_in_r_masked_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:205:#define reg_iop_fifo_in_r_masked_intr___avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_defs_asm.h:208:#define reg_iop_fifo_in_r_masked_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:62:#define reg_iop_mpu_rw_ctrl___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:68:#define reg_iop_mpu_r_pc___addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:73:#define reg_iop_mpu_r_stat___instr_reg_busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:76:#define reg_iop_mpu_r_stat___intr_busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:79:#define reg_iop_mpu_r_stat___intr_vect___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:90:#define reg_iop_mpu_r_trace___intr_vect___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:92:#define reg_iop_mpu_r_trace___pc___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:94:#define reg_iop_mpu_r_trace___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:97:#define reg_iop_mpu_r_trace___instr_reg_busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:100:#define reg_iop_mpu_r_trace___intr_busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:106:#define reg_iop_mpu_r_wr_stat___r0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:109:#define reg_iop_mpu_r_wr_stat___r1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:112:#define reg_iop_mpu_r_wr_stat___r2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:115:#define reg_iop_mpu_r_wr_stat___r3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:118:#define reg_iop_mpu_r_wr_stat___r4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:121:#define reg_iop_mpu_r_wr_stat___r5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:124:#define reg_iop_mpu_r_wr_stat___r6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:127:#define reg_iop_mpu_r_wr_stat___r7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:130:#define reg_iop_mpu_r_wr_stat___r8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:133:#define reg_iop_mpu_r_wr_stat___r9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:136:#define reg_iop_mpu_r_wr_stat___r10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:139:#define reg_iop_mpu_r_wr_stat___r11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:142:#define reg_iop_mpu_r_wr_stat___r12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:145:#define reg_iop_mpu_r_wr_stat___r13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:148:#define reg_iop_mpu_r_wr_stat___r14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:151:#define reg_iop_mpu_r_wr_stat___r15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:158:#define reg_iop_mpu_rw_thread___addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_mpu_defs_asm.h:164:#define reg_iop_mpu_rw_intr___addr___width 12
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:58:#define reg_iop_sw_cpu_rw_mc_ctrl___keep_owner___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:61:#define reg_iop_sw_cpu_rw_mc_ctrl___cmd___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:63:#define reg_iop_sw_cpu_rw_mc_ctrl___size___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:65:#define reg_iop_sw_cpu_rw_mc_ctrl___wr_spu0_mem___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:68:#define reg_iop_sw_cpu_rw_mc_ctrl___wr_spu1_mem___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:74:#define reg_iop_sw_cpu_rw_mc_data___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:88:#define reg_iop_sw_cpu_r_mc_stat___busy_cpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:91:#define reg_iop_sw_cpu_r_mc_stat___busy_mpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:94:#define reg_iop_sw_cpu_r_mc_stat___busy_spu0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:97:#define reg_iop_sw_cpu_r_mc_stat___busy_spu1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:100:#define reg_iop_sw_cpu_r_mc_stat___owned_by_cpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:103:#define reg_iop_sw_cpu_r_mc_stat___owned_by_mpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:106:#define reg_iop_sw_cpu_r_mc_stat___owned_by_spu0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:109:#define reg_iop_sw_cpu_r_mc_stat___owned_by_spu1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:115:#define reg_iop_sw_cpu_rw_bus0_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:117:#define reg_iop_sw_cpu_rw_bus0_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:119:#define reg_iop_sw_cpu_rw_bus0_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:121:#define reg_iop_sw_cpu_rw_bus0_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:126:#define reg_iop_sw_cpu_rw_bus0_set_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:128:#define reg_iop_sw_cpu_rw_bus0_set_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:130:#define reg_iop_sw_cpu_rw_bus0_set_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:132:#define reg_iop_sw_cpu_rw_bus0_set_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:137:#define reg_iop_sw_cpu_rw_bus0_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:140:#define reg_iop_sw_cpu_rw_bus0_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:143:#define reg_iop_sw_cpu_rw_bus0_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:146:#define reg_iop_sw_cpu_rw_bus0_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:152:#define reg_iop_sw_cpu_rw_bus0_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:155:#define reg_iop_sw_cpu_rw_bus0_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:158:#define reg_iop_sw_cpu_rw_bus0_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:161:#define reg_iop_sw_cpu_rw_bus0_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:170:#define reg_iop_sw_cpu_rw_bus1_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:172:#define reg_iop_sw_cpu_rw_bus1_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:174:#define reg_iop_sw_cpu_rw_bus1_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:176:#define reg_iop_sw_cpu_rw_bus1_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:181:#define reg_iop_sw_cpu_rw_bus1_set_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:183:#define reg_iop_sw_cpu_rw_bus1_set_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:185:#define reg_iop_sw_cpu_rw_bus1_set_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:187:#define reg_iop_sw_cpu_rw_bus1_set_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:192:#define reg_iop_sw_cpu_rw_bus1_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:195:#define reg_iop_sw_cpu_rw_bus1_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:198:#define reg_iop_sw_cpu_rw_bus1_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:201:#define reg_iop_sw_cpu_rw_bus1_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:207:#define reg_iop_sw_cpu_rw_bus1_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:210:#define reg_iop_sw_cpu_rw_bus1_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:213:#define reg_iop_sw_cpu_rw_bus1_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:216:#define reg_iop_sw_cpu_rw_bus1_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:225:#define reg_iop_sw_cpu_rw_gio_clr_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:230:#define reg_iop_sw_cpu_rw_gio_set_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:235:#define reg_iop_sw_cpu_rw_gio_oe_clr_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:240:#define reg_iop_sw_cpu_rw_gio_oe_set_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:248:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:251:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:254:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:257:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:260:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:263:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:266:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:269:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:272:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:275:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:278:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:281:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:284:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:287:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:290:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:293:#define reg_iop_sw_cpu_rw_intr0_mask___mpu_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:296:#define reg_iop_sw_cpu_rw_intr0_mask___spu0_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:299:#define reg_iop_sw_cpu_rw_intr0_mask___spu0_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:302:#define reg_iop_sw_cpu_rw_intr0_mask___spu0_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:305:#define reg_iop_sw_cpu_rw_intr0_mask___spu0_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:308:#define reg_iop_sw_cpu_rw_intr0_mask___spu0_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:311:#define reg_iop_sw_cpu_rw_intr0_mask___spu0_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:314:#define reg_iop_sw_cpu_rw_intr0_mask___spu0_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:317:#define reg_iop_sw_cpu_rw_intr0_mask___spu0_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:320:#define reg_iop_sw_cpu_rw_intr0_mask___spu1_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:323:#define reg_iop_sw_cpu_rw_intr0_mask___spu1_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:326:#define reg_iop_sw_cpu_rw_intr0_mask___spu1_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:329:#define reg_iop_sw_cpu_rw_intr0_mask___spu1_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:332:#define reg_iop_sw_cpu_rw_intr0_mask___spu1_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:335:#define reg_iop_sw_cpu_rw_intr0_mask___spu1_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:338:#define reg_iop_sw_cpu_rw_intr0_mask___spu1_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:341:#define reg_iop_sw_cpu_rw_intr0_mask___spu1_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:347:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:350:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:353:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:356:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:359:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:362:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:365:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:368:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:371:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:374:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:377:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:380:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:383:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:386:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:389:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:392:#define reg_iop_sw_cpu_rw_ack_intr0___mpu_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:395:#define reg_iop_sw_cpu_rw_ack_intr0___spu0_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:398:#define reg_iop_sw_cpu_rw_ack_intr0___spu0_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:401:#define reg_iop_sw_cpu_rw_ack_intr0___spu0_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:404:#define reg_iop_sw_cpu_rw_ack_intr0___spu0_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:407:#define reg_iop_sw_cpu_rw_ack_intr0___spu0_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:410:#define reg_iop_sw_cpu_rw_ack_intr0___spu0_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:413:#define reg_iop_sw_cpu_rw_ack_intr0___spu0_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:416:#define reg_iop_sw_cpu_rw_ack_intr0___spu0_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:419:#define reg_iop_sw_cpu_rw_ack_intr0___spu1_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:422:#define reg_iop_sw_cpu_rw_ack_intr0___spu1_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:425:#define reg_iop_sw_cpu_rw_ack_intr0___spu1_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:428:#define reg_iop_sw_cpu_rw_ack_intr0___spu1_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:431:#define reg_iop_sw_cpu_rw_ack_intr0___spu1_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:434:#define reg_iop_sw_cpu_rw_ack_intr0___spu1_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:437:#define reg_iop_sw_cpu_rw_ack_intr0___spu1_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:440:#define reg_iop_sw_cpu_rw_ack_intr0___spu1_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:446:#define reg_iop_sw_cpu_r_intr0___mpu_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:449:#define reg_iop_sw_cpu_r_intr0___mpu_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:452:#define reg_iop_sw_cpu_r_intr0___mpu_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:455:#define reg_iop_sw_cpu_r_intr0___mpu_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:458:#define reg_iop_sw_cpu_r_intr0___mpu_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:461:#define reg_iop_sw_cpu_r_intr0___mpu_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:464:#define reg_iop_sw_cpu_r_intr0___mpu_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:467:#define reg_iop_sw_cpu_r_intr0___mpu_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:470:#define reg_iop_sw_cpu_r_intr0___mpu_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:473:#define reg_iop_sw_cpu_r_intr0___mpu_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:476:#define reg_iop_sw_cpu_r_intr0___mpu_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:479:#define reg_iop_sw_cpu_r_intr0___mpu_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:482:#define reg_iop_sw_cpu_r_intr0___mpu_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:485:#define reg_iop_sw_cpu_r_intr0___mpu_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:488:#define reg_iop_sw_cpu_r_intr0___mpu_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:491:#define reg_iop_sw_cpu_r_intr0___mpu_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:494:#define reg_iop_sw_cpu_r_intr0___spu0_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:497:#define reg_iop_sw_cpu_r_intr0___spu0_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:500:#define reg_iop_sw_cpu_r_intr0___spu0_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:503:#define reg_iop_sw_cpu_r_intr0___spu0_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:506:#define reg_iop_sw_cpu_r_intr0___spu0_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:509:#define reg_iop_sw_cpu_r_intr0___spu0_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:512:#define reg_iop_sw_cpu_r_intr0___spu0_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:515:#define reg_iop_sw_cpu_r_intr0___spu0_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:518:#define reg_iop_sw_cpu_r_intr0___spu1_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:521:#define reg_iop_sw_cpu_r_intr0___spu1_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:524:#define reg_iop_sw_cpu_r_intr0___spu1_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:527:#define reg_iop_sw_cpu_r_intr0___spu1_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:530:#define reg_iop_sw_cpu_r_intr0___spu1_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:533:#define reg_iop_sw_cpu_r_intr0___spu1_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:536:#define reg_iop_sw_cpu_r_intr0___spu1_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:539:#define reg_iop_sw_cpu_r_intr0___spu1_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:545:#define reg_iop_sw_cpu_r_masked_intr0___mpu_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:548:#define reg_iop_sw_cpu_r_masked_intr0___mpu_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:551:#define reg_iop_sw_cpu_r_masked_intr0___mpu_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:554:#define reg_iop_sw_cpu_r_masked_intr0___mpu_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:557:#define reg_iop_sw_cpu_r_masked_intr0___mpu_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:560:#define reg_iop_sw_cpu_r_masked_intr0___mpu_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:563:#define reg_iop_sw_cpu_r_masked_intr0___mpu_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:566:#define reg_iop_sw_cpu_r_masked_intr0___mpu_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:569:#define reg_iop_sw_cpu_r_masked_intr0___mpu_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:572:#define reg_iop_sw_cpu_r_masked_intr0___mpu_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:575:#define reg_iop_sw_cpu_r_masked_intr0___mpu_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:578:#define reg_iop_sw_cpu_r_masked_intr0___mpu_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:581:#define reg_iop_sw_cpu_r_masked_intr0___mpu_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:584:#define reg_iop_sw_cpu_r_masked_intr0___mpu_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:587:#define reg_iop_sw_cpu_r_masked_intr0___mpu_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:590:#define reg_iop_sw_cpu_r_masked_intr0___mpu_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:593:#define reg_iop_sw_cpu_r_masked_intr0___spu0_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:596:#define reg_iop_sw_cpu_r_masked_intr0___spu0_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:599:#define reg_iop_sw_cpu_r_masked_intr0___spu0_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:602:#define reg_iop_sw_cpu_r_masked_intr0___spu0_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:605:#define reg_iop_sw_cpu_r_masked_intr0___spu0_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:608:#define reg_iop_sw_cpu_r_masked_intr0___spu0_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:611:#define reg_iop_sw_cpu_r_masked_intr0___spu0_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:614:#define reg_iop_sw_cpu_r_masked_intr0___spu0_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:617:#define reg_iop_sw_cpu_r_masked_intr0___spu1_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:620:#define reg_iop_sw_cpu_r_masked_intr0___spu1_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:623:#define reg_iop_sw_cpu_r_masked_intr0___spu1_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:626:#define reg_iop_sw_cpu_r_masked_intr0___spu1_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:629:#define reg_iop_sw_cpu_r_masked_intr0___spu1_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:632:#define reg_iop_sw_cpu_r_masked_intr0___spu1_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:635:#define reg_iop_sw_cpu_r_masked_intr0___spu1_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:638:#define reg_iop_sw_cpu_r_masked_intr0___spu1_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:644:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:647:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:650:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:653:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:656:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:659:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:662:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:665:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:668:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_24___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:671:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_25___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:674:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_26___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:677:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_27___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:680:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_28___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:683:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_29___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:686:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_30___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:689:#define reg_iop_sw_cpu_rw_intr1_mask___mpu_31___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:692:#define reg_iop_sw_cpu_rw_intr1_mask___spu0_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:695:#define reg_iop_sw_cpu_rw_intr1_mask___spu0_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:698:#define reg_iop_sw_cpu_rw_intr1_mask___spu0_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:701:#define reg_iop_sw_cpu_rw_intr1_mask___spu0_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:704:#define reg_iop_sw_cpu_rw_intr1_mask___spu0_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:707:#define reg_iop_sw_cpu_rw_intr1_mask___spu0_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:710:#define reg_iop_sw_cpu_rw_intr1_mask___spu0_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:713:#define reg_iop_sw_cpu_rw_intr1_mask___spu0_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:716:#define reg_iop_sw_cpu_rw_intr1_mask___spu1_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:719:#define reg_iop_sw_cpu_rw_intr1_mask___spu1_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:722:#define reg_iop_sw_cpu_rw_intr1_mask___spu1_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:725:#define reg_iop_sw_cpu_rw_intr1_mask___spu1_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:728:#define reg_iop_sw_cpu_rw_intr1_mask___spu1_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:731:#define reg_iop_sw_cpu_rw_intr1_mask___spu1_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:734:#define reg_iop_sw_cpu_rw_intr1_mask___spu1_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:737:#define reg_iop_sw_cpu_rw_intr1_mask___spu1_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:743:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:746:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:749:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:752:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:755:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:758:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:761:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:764:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:767:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_24___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:770:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_25___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:773:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_26___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:776:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_27___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:779:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_28___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:782:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_29___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:785:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_30___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:788:#define reg_iop_sw_cpu_rw_ack_intr1___mpu_31___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:791:#define reg_iop_sw_cpu_rw_ack_intr1___spu0_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:794:#define reg_iop_sw_cpu_rw_ack_intr1___spu0_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:797:#define reg_iop_sw_cpu_rw_ack_intr1___spu0_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:800:#define reg_iop_sw_cpu_rw_ack_intr1___spu0_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:803:#define reg_iop_sw_cpu_rw_ack_intr1___spu0_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:806:#define reg_iop_sw_cpu_rw_ack_intr1___spu0_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:809:#define reg_iop_sw_cpu_rw_ack_intr1___spu0_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:812:#define reg_iop_sw_cpu_rw_ack_intr1___spu0_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:815:#define reg_iop_sw_cpu_rw_ack_intr1___spu1_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:818:#define reg_iop_sw_cpu_rw_ack_intr1___spu1_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:821:#define reg_iop_sw_cpu_rw_ack_intr1___spu1_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:824:#define reg_iop_sw_cpu_rw_ack_intr1___spu1_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:827:#define reg_iop_sw_cpu_rw_ack_intr1___spu1_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:830:#define reg_iop_sw_cpu_rw_ack_intr1___spu1_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:833:#define reg_iop_sw_cpu_rw_ack_intr1___spu1_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:836:#define reg_iop_sw_cpu_rw_ack_intr1___spu1_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:842:#define reg_iop_sw_cpu_r_intr1___mpu_16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:845:#define reg_iop_sw_cpu_r_intr1___mpu_17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:848:#define reg_iop_sw_cpu_r_intr1___mpu_18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:851:#define reg_iop_sw_cpu_r_intr1___mpu_19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:854:#define reg_iop_sw_cpu_r_intr1___mpu_20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:857:#define reg_iop_sw_cpu_r_intr1___mpu_21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:860:#define reg_iop_sw_cpu_r_intr1___mpu_22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:863:#define reg_iop_sw_cpu_r_intr1___mpu_23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:866:#define reg_iop_sw_cpu_r_intr1___mpu_24___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:869:#define reg_iop_sw_cpu_r_intr1___mpu_25___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:872:#define reg_iop_sw_cpu_r_intr1___mpu_26___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:875:#define reg_iop_sw_cpu_r_intr1___mpu_27___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:878:#define reg_iop_sw_cpu_r_intr1___mpu_28___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:881:#define reg_iop_sw_cpu_r_intr1___mpu_29___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:884:#define reg_iop_sw_cpu_r_intr1___mpu_30___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:887:#define reg_iop_sw_cpu_r_intr1___mpu_31___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:890:#define reg_iop_sw_cpu_r_intr1___spu0_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:893:#define reg_iop_sw_cpu_r_intr1___spu0_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:896:#define reg_iop_sw_cpu_r_intr1___spu0_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:899:#define reg_iop_sw_cpu_r_intr1___spu0_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:902:#define reg_iop_sw_cpu_r_intr1___spu0_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:905:#define reg_iop_sw_cpu_r_intr1___spu0_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:908:#define reg_iop_sw_cpu_r_intr1___spu0_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:911:#define reg_iop_sw_cpu_r_intr1___spu0_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:914:#define reg_iop_sw_cpu_r_intr1___spu1_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:917:#define reg_iop_sw_cpu_r_intr1___spu1_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:920:#define reg_iop_sw_cpu_r_intr1___spu1_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:923:#define reg_iop_sw_cpu_r_intr1___spu1_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:926:#define reg_iop_sw_cpu_r_intr1___spu1_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:929:#define reg_iop_sw_cpu_r_intr1___spu1_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:932:#define reg_iop_sw_cpu_r_intr1___spu1_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:935:#define reg_iop_sw_cpu_r_intr1___spu1_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:941:#define reg_iop_sw_cpu_r_masked_intr1___mpu_16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:944:#define reg_iop_sw_cpu_r_masked_intr1___mpu_17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:947:#define reg_iop_sw_cpu_r_masked_intr1___mpu_18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:950:#define reg_iop_sw_cpu_r_masked_intr1___mpu_19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:953:#define reg_iop_sw_cpu_r_masked_intr1___mpu_20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:956:#define reg_iop_sw_cpu_r_masked_intr1___mpu_21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:959:#define reg_iop_sw_cpu_r_masked_intr1___mpu_22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:962:#define reg_iop_sw_cpu_r_masked_intr1___mpu_23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:965:#define reg_iop_sw_cpu_r_masked_intr1___mpu_24___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:968:#define reg_iop_sw_cpu_r_masked_intr1___mpu_25___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:971:#define reg_iop_sw_cpu_r_masked_intr1___mpu_26___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:974:#define reg_iop_sw_cpu_r_masked_intr1___mpu_27___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:977:#define reg_iop_sw_cpu_r_masked_intr1___mpu_28___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:980:#define reg_iop_sw_cpu_r_masked_intr1___mpu_29___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:983:#define reg_iop_sw_cpu_r_masked_intr1___mpu_30___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:986:#define reg_iop_sw_cpu_r_masked_intr1___mpu_31___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:989:#define reg_iop_sw_cpu_r_masked_intr1___spu0_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:992:#define reg_iop_sw_cpu_r_masked_intr1___spu0_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:995:#define reg_iop_sw_cpu_r_masked_intr1___spu0_10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:998:#define reg_iop_sw_cpu_r_masked_intr1___spu0_11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1001:#define reg_iop_sw_cpu_r_masked_intr1___spu0_12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1004:#define reg_iop_sw_cpu_r_masked_intr1___spu0_13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1007:#define reg_iop_sw_cpu_r_masked_intr1___spu0_14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1010:#define reg_iop_sw_cpu_r_masked_intr1___spu0_15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1013:#define reg_iop_sw_cpu_r_masked_intr1___spu1_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1016:#define reg_iop_sw_cpu_r_masked_intr1___spu1_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1019:#define reg_iop_sw_cpu_r_masked_intr1___spu1_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1022:#define reg_iop_sw_cpu_r_masked_intr1___spu1_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1025:#define reg_iop_sw_cpu_r_masked_intr1___spu1_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1028:#define reg_iop_sw_cpu_r_masked_intr1___spu1_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1031:#define reg_iop_sw_cpu_r_masked_intr1___spu1_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1034:#define reg_iop_sw_cpu_r_masked_intr1___spu1_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1040:#define reg_iop_sw_cpu_rw_intr2_mask___mpu_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1043:#define reg_iop_sw_cpu_rw_intr2_mask___mpu_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1046:#define reg_iop_sw_cpu_rw_intr2_mask___mpu_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1049:#define reg_iop_sw_cpu_rw_intr2_mask___mpu_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1052:#define reg_iop_sw_cpu_rw_intr2_mask___mpu_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1055:#define reg_iop_sw_cpu_rw_intr2_mask___mpu_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1058:#define reg_iop_sw_cpu_rw_intr2_mask___mpu_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1061:#define reg_iop_sw_cpu_rw_intr2_mask___mpu_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1064:#define reg_iop_sw_cpu_rw_intr2_mask___spu0_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1067:#define reg_iop_sw_cpu_rw_intr2_mask___spu0_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1070:#define reg_iop_sw_cpu_rw_intr2_mask___spu0_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1073:#define reg_iop_sw_cpu_rw_intr2_mask___spu0_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1076:#define reg_iop_sw_cpu_rw_intr2_mask___spu0_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1079:#define reg_iop_sw_cpu_rw_intr2_mask___spu0_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1082:#define reg_iop_sw_cpu_rw_intr2_mask___spu0_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1085:#define reg_iop_sw_cpu_rw_intr2_mask___spu0_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1088:#define reg_iop_sw_cpu_rw_intr2_mask___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1091:#define reg_iop_sw_cpu_rw_intr2_mask___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1094:#define reg_iop_sw_cpu_rw_intr2_mask___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1097:#define reg_iop_sw_cpu_rw_intr2_mask___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1100:#define reg_iop_sw_cpu_rw_intr2_mask___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1103:#define reg_iop_sw_cpu_rw_intr2_mask___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1106:#define reg_iop_sw_cpu_rw_intr2_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1109:#define reg_iop_sw_cpu_rw_intr2_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1112:#define reg_iop_sw_cpu_rw_intr2_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1115:#define reg_iop_sw_cpu_rw_intr2_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1118:#define reg_iop_sw_cpu_rw_intr2_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1121:#define reg_iop_sw_cpu_rw_intr2_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1124:#define reg_iop_sw_cpu_rw_intr2_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1127:#define reg_iop_sw_cpu_rw_intr2_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1130:#define reg_iop_sw_cpu_rw_intr2_mask___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1133:#define reg_iop_sw_cpu_rw_intr2_mask___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1139:#define reg_iop_sw_cpu_rw_ack_intr2___mpu_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1142:#define reg_iop_sw_cpu_rw_ack_intr2___mpu_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1145:#define reg_iop_sw_cpu_rw_ack_intr2___mpu_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1148:#define reg_iop_sw_cpu_rw_ack_intr2___mpu_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1151:#define reg_iop_sw_cpu_rw_ack_intr2___mpu_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1154:#define reg_iop_sw_cpu_rw_ack_intr2___mpu_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1157:#define reg_iop_sw_cpu_rw_ack_intr2___mpu_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1160:#define reg_iop_sw_cpu_rw_ack_intr2___mpu_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1163:#define reg_iop_sw_cpu_rw_ack_intr2___spu0_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1166:#define reg_iop_sw_cpu_rw_ack_intr2___spu0_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1169:#define reg_iop_sw_cpu_rw_ack_intr2___spu0_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1172:#define reg_iop_sw_cpu_rw_ack_intr2___spu0_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1175:#define reg_iop_sw_cpu_rw_ack_intr2___spu0_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1178:#define reg_iop_sw_cpu_rw_ack_intr2___spu0_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1181:#define reg_iop_sw_cpu_rw_ack_intr2___spu0_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1184:#define reg_iop_sw_cpu_rw_ack_intr2___spu0_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1190:#define reg_iop_sw_cpu_r_intr2___mpu_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1193:#define reg_iop_sw_cpu_r_intr2___mpu_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1196:#define reg_iop_sw_cpu_r_intr2___mpu_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1199:#define reg_iop_sw_cpu_r_intr2___mpu_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1202:#define reg_iop_sw_cpu_r_intr2___mpu_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1205:#define reg_iop_sw_cpu_r_intr2___mpu_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1208:#define reg_iop_sw_cpu_r_intr2___mpu_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1211:#define reg_iop_sw_cpu_r_intr2___mpu_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1214:#define reg_iop_sw_cpu_r_intr2___spu0_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1217:#define reg_iop_sw_cpu_r_intr2___spu0_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1220:#define reg_iop_sw_cpu_r_intr2___spu0_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1223:#define reg_iop_sw_cpu_r_intr2___spu0_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1226:#define reg_iop_sw_cpu_r_intr2___spu0_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1229:#define reg_iop_sw_cpu_r_intr2___spu0_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1232:#define reg_iop_sw_cpu_r_intr2___spu0_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1235:#define reg_iop_sw_cpu_r_intr2___spu0_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1238:#define reg_iop_sw_cpu_r_intr2___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1241:#define reg_iop_sw_cpu_r_intr2___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1244:#define reg_iop_sw_cpu_r_intr2___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1247:#define reg_iop_sw_cpu_r_intr2___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1250:#define reg_iop_sw_cpu_r_intr2___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1253:#define reg_iop_sw_cpu_r_intr2___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1256:#define reg_iop_sw_cpu_r_intr2___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1259:#define reg_iop_sw_cpu_r_intr2___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1262:#define reg_iop_sw_cpu_r_intr2___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1265:#define reg_iop_sw_cpu_r_intr2___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1268:#define reg_iop_sw_cpu_r_intr2___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1271:#define reg_iop_sw_cpu_r_intr2___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1274:#define reg_iop_sw_cpu_r_intr2___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1277:#define reg_iop_sw_cpu_r_intr2___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1280:#define reg_iop_sw_cpu_r_intr2___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1283:#define reg_iop_sw_cpu_r_intr2___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1289:#define reg_iop_sw_cpu_r_masked_intr2___mpu_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1292:#define reg_iop_sw_cpu_r_masked_intr2___mpu_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1295:#define reg_iop_sw_cpu_r_masked_intr2___mpu_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1298:#define reg_iop_sw_cpu_r_masked_intr2___mpu_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1301:#define reg_iop_sw_cpu_r_masked_intr2___mpu_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1304:#define reg_iop_sw_cpu_r_masked_intr2___mpu_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1307:#define reg_iop_sw_cpu_r_masked_intr2___mpu_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1310:#define reg_iop_sw_cpu_r_masked_intr2___mpu_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1313:#define reg_iop_sw_cpu_r_masked_intr2___spu0_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1316:#define reg_iop_sw_cpu_r_masked_intr2___spu0_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1319:#define reg_iop_sw_cpu_r_masked_intr2___spu0_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1322:#define reg_iop_sw_cpu_r_masked_intr2___spu0_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1325:#define reg_iop_sw_cpu_r_masked_intr2___spu0_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1328:#define reg_iop_sw_cpu_r_masked_intr2___spu0_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1331:#define reg_iop_sw_cpu_r_masked_intr2___spu0_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1334:#define reg_iop_sw_cpu_r_masked_intr2___spu0_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1337:#define reg_iop_sw_cpu_r_masked_intr2___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1340:#define reg_iop_sw_cpu_r_masked_intr2___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1343:#define reg_iop_sw_cpu_r_masked_intr2___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1346:#define reg_iop_sw_cpu_r_masked_intr2___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1349:#define reg_iop_sw_cpu_r_masked_intr2___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1352:#define reg_iop_sw_cpu_r_masked_intr2___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1355:#define reg_iop_sw_cpu_r_masked_intr2___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1358:#define reg_iop_sw_cpu_r_masked_intr2___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1361:#define reg_iop_sw_cpu_r_masked_intr2___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1364:#define reg_iop_sw_cpu_r_masked_intr2___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1367:#define reg_iop_sw_cpu_r_masked_intr2___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1370:#define reg_iop_sw_cpu_r_masked_intr2___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1373:#define reg_iop_sw_cpu_r_masked_intr2___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1376:#define reg_iop_sw_cpu_r_masked_intr2___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1379:#define reg_iop_sw_cpu_r_masked_intr2___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1382:#define reg_iop_sw_cpu_r_masked_intr2___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1388:#define reg_iop_sw_cpu_rw_intr3_mask___mpu_16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1391:#define reg_iop_sw_cpu_rw_intr3_mask___mpu_17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1394:#define reg_iop_sw_cpu_rw_intr3_mask___mpu_18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1397:#define reg_iop_sw_cpu_rw_intr3_mask___mpu_19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1400:#define reg_iop_sw_cpu_rw_intr3_mask___mpu_20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1403:#define reg_iop_sw_cpu_rw_intr3_mask___mpu_21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1406:#define reg_iop_sw_cpu_rw_intr3_mask___mpu_22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1409:#define reg_iop_sw_cpu_rw_intr3_mask___mpu_23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1412:#define reg_iop_sw_cpu_rw_intr3_mask___spu1_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1415:#define reg_iop_sw_cpu_rw_intr3_mask___spu1_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1418:#define reg_iop_sw_cpu_rw_intr3_mask___spu1_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1421:#define reg_iop_sw_cpu_rw_intr3_mask___spu1_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1424:#define reg_iop_sw_cpu_rw_intr3_mask___spu1_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1427:#define reg_iop_sw_cpu_rw_intr3_mask___spu1_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1430:#define reg_iop_sw_cpu_rw_intr3_mask___spu1_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1433:#define reg_iop_sw_cpu_rw_intr3_mask___spu1_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1436:#define reg_iop_sw_cpu_rw_intr3_mask___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1439:#define reg_iop_sw_cpu_rw_intr3_mask___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1442:#define reg_iop_sw_cpu_rw_intr3_mask___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1445:#define reg_iop_sw_cpu_rw_intr3_mask___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1448:#define reg_iop_sw_cpu_rw_intr3_mask___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1451:#define reg_iop_sw_cpu_rw_intr3_mask___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1454:#define reg_iop_sw_cpu_rw_intr3_mask___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1457:#define reg_iop_sw_cpu_rw_intr3_mask___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1460:#define reg_iop_sw_cpu_rw_intr3_mask___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1463:#define reg_iop_sw_cpu_rw_intr3_mask___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1466:#define reg_iop_sw_cpu_rw_intr3_mask___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1469:#define reg_iop_sw_cpu_rw_intr3_mask___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1472:#define reg_iop_sw_cpu_rw_intr3_mask___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1475:#define reg_iop_sw_cpu_rw_intr3_mask___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1478:#define reg_iop_sw_cpu_rw_intr3_mask___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1481:#define reg_iop_sw_cpu_rw_intr3_mask___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1487:#define reg_iop_sw_cpu_rw_ack_intr3___mpu_16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1490:#define reg_iop_sw_cpu_rw_ack_intr3___mpu_17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1493:#define reg_iop_sw_cpu_rw_ack_intr3___mpu_18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1496:#define reg_iop_sw_cpu_rw_ack_intr3___mpu_19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1499:#define reg_iop_sw_cpu_rw_ack_intr3___mpu_20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1502:#define reg_iop_sw_cpu_rw_ack_intr3___mpu_21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1505:#define reg_iop_sw_cpu_rw_ack_intr3___mpu_22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1508:#define reg_iop_sw_cpu_rw_ack_intr3___mpu_23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1511:#define reg_iop_sw_cpu_rw_ack_intr3___spu1_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1514:#define reg_iop_sw_cpu_rw_ack_intr3___spu1_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1517:#define reg_iop_sw_cpu_rw_ack_intr3___spu1_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1520:#define reg_iop_sw_cpu_rw_ack_intr3___spu1_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1523:#define reg_iop_sw_cpu_rw_ack_intr3___spu1_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1526:#define reg_iop_sw_cpu_rw_ack_intr3___spu1_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1529:#define reg_iop_sw_cpu_rw_ack_intr3___spu1_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1532:#define reg_iop_sw_cpu_rw_ack_intr3___spu1_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1538:#define reg_iop_sw_cpu_r_intr3___mpu_16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1541:#define reg_iop_sw_cpu_r_intr3___mpu_17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1544:#define reg_iop_sw_cpu_r_intr3___mpu_18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1547:#define reg_iop_sw_cpu_r_intr3___mpu_19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1550:#define reg_iop_sw_cpu_r_intr3___mpu_20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1553:#define reg_iop_sw_cpu_r_intr3___mpu_21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1556:#define reg_iop_sw_cpu_r_intr3___mpu_22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1559:#define reg_iop_sw_cpu_r_intr3___mpu_23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1562:#define reg_iop_sw_cpu_r_intr3___spu1_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1565:#define reg_iop_sw_cpu_r_intr3___spu1_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1568:#define reg_iop_sw_cpu_r_intr3___spu1_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1571:#define reg_iop_sw_cpu_r_intr3___spu1_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1574:#define reg_iop_sw_cpu_r_intr3___spu1_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1577:#define reg_iop_sw_cpu_r_intr3___spu1_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1580:#define reg_iop_sw_cpu_r_intr3___spu1_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1583:#define reg_iop_sw_cpu_r_intr3___spu1_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1586:#define reg_iop_sw_cpu_r_intr3___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1589:#define reg_iop_sw_cpu_r_intr3___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1592:#define reg_iop_sw_cpu_r_intr3___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1595:#define reg_iop_sw_cpu_r_intr3___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1598:#define reg_iop_sw_cpu_r_intr3___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1601:#define reg_iop_sw_cpu_r_intr3___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1604:#define reg_iop_sw_cpu_r_intr3___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1607:#define reg_iop_sw_cpu_r_intr3___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1610:#define reg_iop_sw_cpu_r_intr3___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1613:#define reg_iop_sw_cpu_r_intr3___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1616:#define reg_iop_sw_cpu_r_intr3___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1619:#define reg_iop_sw_cpu_r_intr3___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1622:#define reg_iop_sw_cpu_r_intr3___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1625:#define reg_iop_sw_cpu_r_intr3___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1628:#define reg_iop_sw_cpu_r_intr3___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1631:#define reg_iop_sw_cpu_r_intr3___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1637:#define reg_iop_sw_cpu_r_masked_intr3___mpu_16___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1640:#define reg_iop_sw_cpu_r_masked_intr3___mpu_17___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1643:#define reg_iop_sw_cpu_r_masked_intr3___mpu_18___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1646:#define reg_iop_sw_cpu_r_masked_intr3___mpu_19___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1649:#define reg_iop_sw_cpu_r_masked_intr3___mpu_20___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1652:#define reg_iop_sw_cpu_r_masked_intr3___mpu_21___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1655:#define reg_iop_sw_cpu_r_masked_intr3___mpu_22___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1658:#define reg_iop_sw_cpu_r_masked_intr3___mpu_23___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1661:#define reg_iop_sw_cpu_r_masked_intr3___spu1_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1664:#define reg_iop_sw_cpu_r_masked_intr3___spu1_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1667:#define reg_iop_sw_cpu_r_masked_intr3___spu1_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1670:#define reg_iop_sw_cpu_r_masked_intr3___spu1_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1673:#define reg_iop_sw_cpu_r_masked_intr3___spu1_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1676:#define reg_iop_sw_cpu_r_masked_intr3___spu1_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1679:#define reg_iop_sw_cpu_r_masked_intr3___spu1_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1682:#define reg_iop_sw_cpu_r_masked_intr3___spu1_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1685:#define reg_iop_sw_cpu_r_masked_intr3___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1688:#define reg_iop_sw_cpu_r_masked_intr3___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1691:#define reg_iop_sw_cpu_r_masked_intr3___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1694:#define reg_iop_sw_cpu_r_masked_intr3___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1697:#define reg_iop_sw_cpu_r_masked_intr3___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1700:#define reg_iop_sw_cpu_r_masked_intr3___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1703:#define reg_iop_sw_cpu_r_masked_intr3___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1706:#define reg_iop_sw_cpu_r_masked_intr3___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1709:#define reg_iop_sw_cpu_r_masked_intr3___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1712:#define reg_iop_sw_cpu_r_masked_intr3___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1715:#define reg_iop_sw_cpu_r_masked_intr3___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1718:#define reg_iop_sw_cpu_r_masked_intr3___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1721:#define reg_iop_sw_cpu_r_masked_intr3___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1724:#define reg_iop_sw_cpu_r_masked_intr3___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1727:#define reg_iop_sw_cpu_r_masked_intr3___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cpu_defs_asm.h:1730:#define reg_iop_sw_cpu_r_masked_intr3___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:58:#define reg_iop_dmc_out_rw_cfg___trf_lim___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:60:#define reg_iop_dmc_out_rw_cfg___last_at_trf_lim___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:63:#define reg_iop_dmc_out_rw_cfg___dth_intr___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:68:#define reg_iop_dmc_out_rw_ctrl___dif_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:71:#define reg_iop_dmc_out_rw_ctrl___dif_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:77:#define reg_iop_dmc_out_r_stat___dif_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:83:#define reg_iop_dmc_out_rw_stream_cmd___cmd___width 10
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:85:#define reg_iop_dmc_out_rw_stream_cmd___n___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:96:#define reg_iop_dmc_out_r_stream_stat___dth___width 7
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:98:#define reg_iop_dmc_out_r_stream_stat___dv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:101:#define reg_iop_dmc_out_r_stream_stat___all_avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:104:#define reg_iop_dmc_out_r_stream_stat___last___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:107:#define reg_iop_dmc_out_r_stream_stat___size___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:109:#define reg_iop_dmc_out_r_stream_stat___data_md_valid___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:112:#define reg_iop_dmc_out_r_stream_stat___ctxt_md_valid___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:115:#define reg_iop_dmc_out_r_stream_stat___group_md_valid___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:118:#define reg_iop_dmc_out_r_stream_stat___stream_busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:121:#define reg_iop_dmc_out_r_stream_stat___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:124:#define reg_iop_dmc_out_r_stream_stat___cmd_rq___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:130:#define reg_iop_dmc_out_r_data_descr___ctrl___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:132:#define reg_iop_dmc_out_r_data_descr___stat___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:134:#define reg_iop_dmc_out_r_data_descr___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:139:#define reg_iop_dmc_out_r_ctxt_descr___ctrl___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:141:#define reg_iop_dmc_out_r_ctxt_descr___stat___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:143:#define reg_iop_dmc_out_r_ctxt_descr___md0___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:154:#define reg_iop_dmc_out_r_group_descr___ctrl___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:156:#define reg_iop_dmc_out_r_group_descr___stat___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:158:#define reg_iop_dmc_out_r_group_descr___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:163:#define reg_iop_dmc_out_rw_data_descr___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:168:#define reg_iop_dmc_out_rw_ctxt_descr___md0___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:179:#define reg_iop_dmc_out_rw_group_descr___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:184:#define reg_iop_dmc_out_rw_intr_mask___data_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:187:#define reg_iop_dmc_out_rw_intr_mask___ctxt_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:190:#define reg_iop_dmc_out_rw_intr_mask___group_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:193:#define reg_iop_dmc_out_rw_intr_mask___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:196:#define reg_iop_dmc_out_rw_intr_mask___dth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:199:#define reg_iop_dmc_out_rw_intr_mask___dv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:202:#define reg_iop_dmc_out_rw_intr_mask___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:205:#define reg_iop_dmc_out_rw_intr_mask___trf_lim___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:208:#define reg_iop_dmc_out_rw_intr_mask___cmd_rq___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:214:#define reg_iop_dmc_out_rw_ack_intr___data_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:217:#define reg_iop_dmc_out_rw_ack_intr___ctxt_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:220:#define reg_iop_dmc_out_rw_ack_intr___group_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:223:#define reg_iop_dmc_out_rw_ack_intr___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:226:#define reg_iop_dmc_out_rw_ack_intr___dth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:229:#define reg_iop_dmc_out_rw_ack_intr___dv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:232:#define reg_iop_dmc_out_rw_ack_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:235:#define reg_iop_dmc_out_rw_ack_intr___trf_lim___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:238:#define reg_iop_dmc_out_rw_ack_intr___cmd_rq___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:244:#define reg_iop_dmc_out_r_intr___data_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:247:#define reg_iop_dmc_out_r_intr___ctxt_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:250:#define reg_iop_dmc_out_r_intr___group_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:253:#define reg_iop_dmc_out_r_intr___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:256:#define reg_iop_dmc_out_r_intr___dth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:259:#define reg_iop_dmc_out_r_intr___dv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:262:#define reg_iop_dmc_out_r_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:265:#define reg_iop_dmc_out_r_intr___trf_lim___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:268:#define reg_iop_dmc_out_r_intr___cmd_rq___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:274:#define reg_iop_dmc_out_r_masked_intr___data_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:277:#define reg_iop_dmc_out_r_masked_intr___ctxt_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:280:#define reg_iop_dmc_out_r_masked_intr___group_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:283:#define reg_iop_dmc_out_r_masked_intr___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:286:#define reg_iop_dmc_out_r_masked_intr___dth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:289:#define reg_iop_dmc_out_r_masked_intr___dv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:292:#define reg_iop_dmc_out_r_masked_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:295:#define reg_iop_dmc_out_r_masked_intr___trf_lim___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_out_defs_asm.h:298:#define reg_iop_dmc_out_r_masked_intr___cmd_rq___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:58:#define reg_iop_crc_par_rw_cfg___mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:61:#define reg_iop_crc_par_rw_cfg___crc_out___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:64:#define reg_iop_crc_par_rw_cfg___rev_out___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:67:#define reg_iop_crc_par_rw_cfg___inv_out___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:70:#define reg_iop_crc_par_rw_cfg___trig___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:72:#define reg_iop_crc_par_rw_cfg___poly___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:83:#define reg_iop_crc_par_rw_ctrl___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:89:#define reg_iop_crc_par_rw_set_last___tr_dif___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:95:#define reg_iop_crc_par_rw_wr1byte___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:100:#define reg_iop_crc_par_rw_wr2byte___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:105:#define reg_iop_crc_par_rw_wr3byte___data___width 24
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:110:#define reg_iop_crc_par_rw_wr4byte___data___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:115:#define reg_iop_crc_par_rw_wr1byte_last___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:120:#define reg_iop_crc_par_rw_wr2byte_last___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:125:#define reg_iop_crc_par_rw_wr3byte_last___data___width 24
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:130:#define reg_iop_crc_par_rw_wr4byte_last___data___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:135:#define reg_iop_crc_par_r_stat___err___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:138:#define reg_iop_crc_par_r_stat___busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_crc_par_defs_asm.h:150:#define reg_iop_crc_par_rw_strb_rec_dif_in___last___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:58:#define reg_iop_sap_in_rw_bus0_sync___byte0_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:60:#define reg_iop_sap_in_rw_bus0_sync___byte0_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:62:#define reg_iop_sap_in_rw_bus0_sync___byte0_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:64:#define reg_iop_sap_in_rw_bus0_sync___byte0_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:67:#define reg_iop_sap_in_rw_bus0_sync___byte1_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:69:#define reg_iop_sap_in_rw_bus0_sync___byte1_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:71:#define reg_iop_sap_in_rw_bus0_sync___byte1_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:73:#define reg_iop_sap_in_rw_bus0_sync___byte1_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:76:#define reg_iop_sap_in_rw_bus0_sync___byte2_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:78:#define reg_iop_sap_in_rw_bus0_sync___byte2_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:80:#define reg_iop_sap_in_rw_bus0_sync___byte2_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:82:#define reg_iop_sap_in_rw_bus0_sync___byte2_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:85:#define reg_iop_sap_in_rw_bus0_sync___byte3_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:87:#define reg_iop_sap_in_rw_bus0_sync___byte3_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:89:#define reg_iop_sap_in_rw_bus0_sync___byte3_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:91:#define reg_iop_sap_in_rw_bus0_sync___byte3_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:97:#define reg_iop_sap_in_rw_bus1_sync___byte0_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:99:#define reg_iop_sap_in_rw_bus1_sync___byte0_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:101:#define reg_iop_sap_in_rw_bus1_sync___byte0_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:103:#define reg_iop_sap_in_rw_bus1_sync___byte0_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:106:#define reg_iop_sap_in_rw_bus1_sync___byte1_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:108:#define reg_iop_sap_in_rw_bus1_sync___byte1_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:110:#define reg_iop_sap_in_rw_bus1_sync___byte1_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:112:#define reg_iop_sap_in_rw_bus1_sync___byte1_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:115:#define reg_iop_sap_in_rw_bus1_sync___byte2_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:117:#define reg_iop_sap_in_rw_bus1_sync___byte2_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:119:#define reg_iop_sap_in_rw_bus1_sync___byte2_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:121:#define reg_iop_sap_in_rw_bus1_sync___byte2_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:124:#define reg_iop_sap_in_rw_bus1_sync___byte3_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:126:#define reg_iop_sap_in_rw_bus1_sync___byte3_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:128:#define reg_iop_sap_in_rw_bus1_sync___byte3_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:130:#define reg_iop_sap_in_rw_bus1_sync___byte3_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:137:#define reg_iop_sap_in_rw_gio___sync_sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:139:#define reg_iop_sap_in_rw_gio___sync_ext_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:141:#define reg_iop_sap_in_rw_gio___sync_edge___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:143:#define reg_iop_sap_in_rw_gio___delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_in_defs_asm.h:146:#define reg_iop_sap_in_rw_gio___logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_out_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_out_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_out_defs_asm.h:58:#define reg_iop_scrc_out_rw_cfg___trig___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_out_defs_asm.h:60:#define reg_iop_scrc_out_rw_cfg___inv_crc___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_out_defs_asm.h:66:#define reg_iop_scrc_out_rw_ctrl___strb_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_out_defs_asm.h:69:#define reg_iop_scrc_out_rw_ctrl___out_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_out_defs_asm.h:81:#define reg_iop_scrc_out_rw_data___val___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:58:#define reg_iop_sw_spu_rw_mc_ctrl___keep_owner___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:61:#define reg_iop_sw_spu_rw_mc_ctrl___cmd___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:63:#define reg_iop_sw_spu_rw_mc_ctrl___size___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:65:#define reg_iop_sw_spu_rw_mc_ctrl___wr_spu0_mem___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:68:#define reg_iop_sw_spu_rw_mc_ctrl___wr_spu1_mem___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:74:#define reg_iop_sw_spu_rw_mc_data___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:88:#define reg_iop_sw_spu_r_mc_stat___busy_cpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:91:#define reg_iop_sw_spu_r_mc_stat___busy_mpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:94:#define reg_iop_sw_spu_r_mc_stat___busy_spu0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:97:#define reg_iop_sw_spu_r_mc_stat___busy_spu1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:100:#define reg_iop_sw_spu_r_mc_stat___owned_by_cpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:103:#define reg_iop_sw_spu_r_mc_stat___owned_by_mpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:106:#define reg_iop_sw_spu_r_mc_stat___owned_by_spu0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:109:#define reg_iop_sw_spu_r_mc_stat___owned_by_spu1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:115:#define reg_iop_sw_spu_rw_bus0_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:117:#define reg_iop_sw_spu_rw_bus0_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:119:#define reg_iop_sw_spu_rw_bus0_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:121:#define reg_iop_sw_spu_rw_bus0_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:126:#define reg_iop_sw_spu_rw_bus0_set_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:128:#define reg_iop_sw_spu_rw_bus0_set_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:130:#define reg_iop_sw_spu_rw_bus0_set_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:132:#define reg_iop_sw_spu_rw_bus0_set_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:137:#define reg_iop_sw_spu_rw_bus0_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:140:#define reg_iop_sw_spu_rw_bus0_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:143:#define reg_iop_sw_spu_rw_bus0_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:146:#define reg_iop_sw_spu_rw_bus0_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:152:#define reg_iop_sw_spu_rw_bus0_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:155:#define reg_iop_sw_spu_rw_bus0_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:158:#define reg_iop_sw_spu_rw_bus0_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:161:#define reg_iop_sw_spu_rw_bus0_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:170:#define reg_iop_sw_spu_rw_bus1_clr_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:172:#define reg_iop_sw_spu_rw_bus1_clr_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:174:#define reg_iop_sw_spu_rw_bus1_clr_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:176:#define reg_iop_sw_spu_rw_bus1_clr_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:181:#define reg_iop_sw_spu_rw_bus1_set_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:183:#define reg_iop_sw_spu_rw_bus1_set_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:185:#define reg_iop_sw_spu_rw_bus1_set_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:187:#define reg_iop_sw_spu_rw_bus1_set_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:192:#define reg_iop_sw_spu_rw_bus1_oe_clr_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:195:#define reg_iop_sw_spu_rw_bus1_oe_clr_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:198:#define reg_iop_sw_spu_rw_bus1_oe_clr_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:201:#define reg_iop_sw_spu_rw_bus1_oe_clr_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:207:#define reg_iop_sw_spu_rw_bus1_oe_set_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:210:#define reg_iop_sw_spu_rw_bus1_oe_set_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:213:#define reg_iop_sw_spu_rw_bus1_oe_set_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:216:#define reg_iop_sw_spu_rw_bus1_oe_set_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:225:#define reg_iop_sw_spu_rw_gio_clr_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:230:#define reg_iop_sw_spu_rw_gio_set_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:235:#define reg_iop_sw_spu_rw_gio_oe_clr_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:240:#define reg_iop_sw_spu_rw_gio_oe_set_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:248:#define reg_iop_sw_spu_rw_bus0_clr_mask_lo___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:250:#define reg_iop_sw_spu_rw_bus0_clr_mask_lo___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:255:#define reg_iop_sw_spu_rw_bus0_clr_mask_hi___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:257:#define reg_iop_sw_spu_rw_bus0_clr_mask_hi___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:262:#define reg_iop_sw_spu_rw_bus0_set_mask_lo___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:264:#define reg_iop_sw_spu_rw_bus0_set_mask_lo___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:269:#define reg_iop_sw_spu_rw_bus0_set_mask_hi___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:271:#define reg_iop_sw_spu_rw_bus0_set_mask_hi___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:276:#define reg_iop_sw_spu_rw_bus1_clr_mask_lo___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:278:#define reg_iop_sw_spu_rw_bus1_clr_mask_lo___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:283:#define reg_iop_sw_spu_rw_bus1_clr_mask_hi___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:285:#define reg_iop_sw_spu_rw_bus1_clr_mask_hi___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:290:#define reg_iop_sw_spu_rw_bus1_set_mask_lo___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:292:#define reg_iop_sw_spu_rw_bus1_set_mask_lo___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:297:#define reg_iop_sw_spu_rw_bus1_set_mask_hi___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:299:#define reg_iop_sw_spu_rw_bus1_set_mask_hi___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:304:#define reg_iop_sw_spu_rw_gio_clr_mask_lo___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:309:#define reg_iop_sw_spu_rw_gio_clr_mask_hi___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:314:#define reg_iop_sw_spu_rw_gio_set_mask_lo___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:319:#define reg_iop_sw_spu_rw_gio_set_mask_hi___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:324:#define reg_iop_sw_spu_rw_gio_oe_clr_mask_lo___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:329:#define reg_iop_sw_spu_rw_gio_oe_clr_mask_hi___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:334:#define reg_iop_sw_spu_rw_gio_oe_set_mask_lo___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:339:#define reg_iop_sw_spu_rw_gio_oe_set_mask_hi___val___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:344:#define reg_iop_sw_spu_rw_cpu_intr___intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:347:#define reg_iop_sw_spu_rw_cpu_intr___intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:350:#define reg_iop_sw_spu_rw_cpu_intr___intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:353:#define reg_iop_sw_spu_rw_cpu_intr___intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:356:#define reg_iop_sw_spu_rw_cpu_intr___intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:359:#define reg_iop_sw_spu_rw_cpu_intr___intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:362:#define reg_iop_sw_spu_rw_cpu_intr___intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:365:#define reg_iop_sw_spu_rw_cpu_intr___intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:368:#define reg_iop_sw_spu_rw_cpu_intr___intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:371:#define reg_iop_sw_spu_rw_cpu_intr___intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:374:#define reg_iop_sw_spu_rw_cpu_intr___intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:377:#define reg_iop_sw_spu_rw_cpu_intr___intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:380:#define reg_iop_sw_spu_rw_cpu_intr___intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:383:#define reg_iop_sw_spu_rw_cpu_intr___intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:386:#define reg_iop_sw_spu_rw_cpu_intr___intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:389:#define reg_iop_sw_spu_rw_cpu_intr___intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:395:#define reg_iop_sw_spu_r_cpu_intr___intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:398:#define reg_iop_sw_spu_r_cpu_intr___intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:401:#define reg_iop_sw_spu_r_cpu_intr___intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:404:#define reg_iop_sw_spu_r_cpu_intr___intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:407:#define reg_iop_sw_spu_r_cpu_intr___intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:410:#define reg_iop_sw_spu_r_cpu_intr___intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:413:#define reg_iop_sw_spu_r_cpu_intr___intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:416:#define reg_iop_sw_spu_r_cpu_intr___intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:419:#define reg_iop_sw_spu_r_cpu_intr___intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:422:#define reg_iop_sw_spu_r_cpu_intr___intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:425:#define reg_iop_sw_spu_r_cpu_intr___intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:428:#define reg_iop_sw_spu_r_cpu_intr___intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:431:#define reg_iop_sw_spu_r_cpu_intr___intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:434:#define reg_iop_sw_spu_r_cpu_intr___intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:437:#define reg_iop_sw_spu_r_cpu_intr___intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:440:#define reg_iop_sw_spu_r_cpu_intr___intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:446:#define reg_iop_sw_spu_r_hw_intr___trigger_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:449:#define reg_iop_sw_spu_r_hw_intr___trigger_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:452:#define reg_iop_sw_spu_r_hw_intr___trigger_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:455:#define reg_iop_sw_spu_r_hw_intr___trigger_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:458:#define reg_iop_sw_spu_r_hw_intr___trigger_grp4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:461:#define reg_iop_sw_spu_r_hw_intr___trigger_grp5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:464:#define reg_iop_sw_spu_r_hw_intr___trigger_grp6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:467:#define reg_iop_sw_spu_r_hw_intr___trigger_grp7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:470:#define reg_iop_sw_spu_r_hw_intr___timer_grp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:473:#define reg_iop_sw_spu_r_hw_intr___timer_grp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:476:#define reg_iop_sw_spu_r_hw_intr___timer_grp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:479:#define reg_iop_sw_spu_r_hw_intr___timer_grp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:482:#define reg_iop_sw_spu_r_hw_intr___fifo_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:485:#define reg_iop_sw_spu_r_hw_intr___fifo_out0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:488:#define reg_iop_sw_spu_r_hw_intr___fifo_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:491:#define reg_iop_sw_spu_r_hw_intr___fifo_in0_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:494:#define reg_iop_sw_spu_r_hw_intr___fifo_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:497:#define reg_iop_sw_spu_r_hw_intr___fifo_out1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:500:#define reg_iop_sw_spu_r_hw_intr___fifo_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:503:#define reg_iop_sw_spu_r_hw_intr___fifo_in1_extra___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:506:#define reg_iop_sw_spu_r_hw_intr___dmc_out0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:509:#define reg_iop_sw_spu_r_hw_intr___dmc_in0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:512:#define reg_iop_sw_spu_r_hw_intr___dmc_out1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:515:#define reg_iop_sw_spu_r_hw_intr___dmc_in1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:521:#define reg_iop_sw_spu_rw_mpu_intr___intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:524:#define reg_iop_sw_spu_rw_mpu_intr___intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:527:#define reg_iop_sw_spu_rw_mpu_intr___intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:530:#define reg_iop_sw_spu_rw_mpu_intr___intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:533:#define reg_iop_sw_spu_rw_mpu_intr___intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:536:#define reg_iop_sw_spu_rw_mpu_intr___intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:539:#define reg_iop_sw_spu_rw_mpu_intr___intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:542:#define reg_iop_sw_spu_rw_mpu_intr___intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:545:#define reg_iop_sw_spu_rw_mpu_intr___intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:548:#define reg_iop_sw_spu_rw_mpu_intr___intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:551:#define reg_iop_sw_spu_rw_mpu_intr___intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:554:#define reg_iop_sw_spu_rw_mpu_intr___intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:557:#define reg_iop_sw_spu_rw_mpu_intr___intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:560:#define reg_iop_sw_spu_rw_mpu_intr___intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:563:#define reg_iop_sw_spu_rw_mpu_intr___intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:566:#define reg_iop_sw_spu_rw_mpu_intr___intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:572:#define reg_iop_sw_spu_r_mpu_intr___intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:575:#define reg_iop_sw_spu_r_mpu_intr___intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:578:#define reg_iop_sw_spu_r_mpu_intr___intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:581:#define reg_iop_sw_spu_r_mpu_intr___intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:584:#define reg_iop_sw_spu_r_mpu_intr___intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:587:#define reg_iop_sw_spu_r_mpu_intr___intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:590:#define reg_iop_sw_spu_r_mpu_intr___intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:593:#define reg_iop_sw_spu_r_mpu_intr___intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:596:#define reg_iop_sw_spu_r_mpu_intr___intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:599:#define reg_iop_sw_spu_r_mpu_intr___intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:602:#define reg_iop_sw_spu_r_mpu_intr___intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:605:#define reg_iop_sw_spu_r_mpu_intr___intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:608:#define reg_iop_sw_spu_r_mpu_intr___intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:611:#define reg_iop_sw_spu_r_mpu_intr___intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:614:#define reg_iop_sw_spu_r_mpu_intr___intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:617:#define reg_iop_sw_spu_r_mpu_intr___intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:620:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:623:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:626:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:629:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:632:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr4___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:635:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr5___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:638:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr6___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:641:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr7___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:644:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr8___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:647:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr9___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:650:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr10___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:653:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr11___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:656:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr12___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:659:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr13___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:662:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr14___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_spu_defs_asm.h:665:#define reg_iop_sw_spu_r_mpu_intr___other_spu_intr15___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_in_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_in_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_in_defs_asm.h:58:#define reg_iop_scrc_in_rw_cfg___trig___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_in_defs_asm.h:63:#define reg_iop_scrc_in_rw_ctrl___dif_in_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_in_defs_asm.h:69:#define reg_iop_scrc_in_r_stat___err___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_in_defs_asm.h:90:#define reg_iop_scrc_in_rw_wr1bit___data___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_scrc_in_defs_asm.h:92:#define reg_iop_scrc_in_rw_wr1bit___last___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:58:#define reg_iop_sap_out_rw_gen_gated___clk0_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:60:#define reg_iop_sap_out_rw_gen_gated___clk0_gate_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:62:#define reg_iop_sap_out_rw_gen_gated___clk0_force_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:64:#define reg_iop_sap_out_rw_gen_gated___clk1_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:66:#define reg_iop_sap_out_rw_gen_gated___clk1_gate_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:68:#define reg_iop_sap_out_rw_gen_gated___clk1_force_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:70:#define reg_iop_sap_out_rw_gen_gated___clk2_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:72:#define reg_iop_sap_out_rw_gen_gated___clk2_gate_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:74:#define reg_iop_sap_out_rw_gen_gated___clk2_force_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:76:#define reg_iop_sap_out_rw_gen_gated___clk3_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:78:#define reg_iop_sap_out_rw_gen_gated___clk3_gate_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:80:#define reg_iop_sap_out_rw_gen_gated___clk3_force_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:85:#define reg_iop_sap_out_rw_bus0___byte0_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:87:#define reg_iop_sap_out_rw_bus0___byte0_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:89:#define reg_iop_sap_out_rw_bus0___byte0_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:92:#define reg_iop_sap_out_rw_bus0___byte1_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:94:#define reg_iop_sap_out_rw_bus0___byte1_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:96:#define reg_iop_sap_out_rw_bus0___byte1_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:99:#define reg_iop_sap_out_rw_bus0___byte2_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:101:#define reg_iop_sap_out_rw_bus0___byte2_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:103:#define reg_iop_sap_out_rw_bus0___byte2_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:106:#define reg_iop_sap_out_rw_bus0___byte3_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:108:#define reg_iop_sap_out_rw_bus0___byte3_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:110:#define reg_iop_sap_out_rw_bus0___byte3_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:116:#define reg_iop_sap_out_rw_bus1___byte0_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:118:#define reg_iop_sap_out_rw_bus1___byte0_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:120:#define reg_iop_sap_out_rw_bus1___byte0_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:123:#define reg_iop_sap_out_rw_bus1___byte1_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:125:#define reg_iop_sap_out_rw_bus1___byte1_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:127:#define reg_iop_sap_out_rw_bus1___byte1_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:130:#define reg_iop_sap_out_rw_bus1___byte2_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:132:#define reg_iop_sap_out_rw_bus1___byte2_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:134:#define reg_iop_sap_out_rw_bus1___byte2_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:137:#define reg_iop_sap_out_rw_bus1___byte3_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:139:#define reg_iop_sap_out_rw_bus1___byte3_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:141:#define reg_iop_sap_out_rw_bus1___byte3_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:147:#define reg_iop_sap_out_rw_bus0_lo_oe___byte0_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:149:#define reg_iop_sap_out_rw_bus0_lo_oe___byte0_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:151:#define reg_iop_sap_out_rw_bus0_lo_oe___byte0_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:153:#define reg_iop_sap_out_rw_bus0_lo_oe___byte0_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:156:#define reg_iop_sap_out_rw_bus0_lo_oe___byte0_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:158:#define reg_iop_sap_out_rw_bus0_lo_oe___byte1_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:160:#define reg_iop_sap_out_rw_bus0_lo_oe___byte1_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:162:#define reg_iop_sap_out_rw_bus0_lo_oe___byte1_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:164:#define reg_iop_sap_out_rw_bus0_lo_oe___byte1_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:167:#define reg_iop_sap_out_rw_bus0_lo_oe___byte1_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:172:#define reg_iop_sap_out_rw_bus0_hi_oe___byte2_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:174:#define reg_iop_sap_out_rw_bus0_hi_oe___byte2_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:176:#define reg_iop_sap_out_rw_bus0_hi_oe___byte2_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:178:#define reg_iop_sap_out_rw_bus0_hi_oe___byte2_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:181:#define reg_iop_sap_out_rw_bus0_hi_oe___byte2_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:183:#define reg_iop_sap_out_rw_bus0_hi_oe___byte3_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:185:#define reg_iop_sap_out_rw_bus0_hi_oe___byte3_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:187:#define reg_iop_sap_out_rw_bus0_hi_oe___byte3_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:189:#define reg_iop_sap_out_rw_bus0_hi_oe___byte3_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:192:#define reg_iop_sap_out_rw_bus0_hi_oe___byte3_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:197:#define reg_iop_sap_out_rw_bus1_lo_oe___byte0_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:199:#define reg_iop_sap_out_rw_bus1_lo_oe___byte0_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:201:#define reg_iop_sap_out_rw_bus1_lo_oe___byte0_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:203:#define reg_iop_sap_out_rw_bus1_lo_oe___byte0_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:206:#define reg_iop_sap_out_rw_bus1_lo_oe___byte0_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:208:#define reg_iop_sap_out_rw_bus1_lo_oe___byte1_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:210:#define reg_iop_sap_out_rw_bus1_lo_oe___byte1_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:212:#define reg_iop_sap_out_rw_bus1_lo_oe___byte1_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:214:#define reg_iop_sap_out_rw_bus1_lo_oe___byte1_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:217:#define reg_iop_sap_out_rw_bus1_lo_oe___byte1_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:222:#define reg_iop_sap_out_rw_bus1_hi_oe___byte2_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:224:#define reg_iop_sap_out_rw_bus1_hi_oe___byte2_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:226:#define reg_iop_sap_out_rw_bus1_hi_oe___byte2_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:228:#define reg_iop_sap_out_rw_bus1_hi_oe___byte2_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:231:#define reg_iop_sap_out_rw_bus1_hi_oe___byte2_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:233:#define reg_iop_sap_out_rw_bus1_hi_oe___byte3_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:235:#define reg_iop_sap_out_rw_bus1_hi_oe___byte3_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:237:#define reg_iop_sap_out_rw_bus1_hi_oe___byte3_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:239:#define reg_iop_sap_out_rw_bus1_hi_oe___byte3_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:242:#define reg_iop_sap_out_rw_bus1_hi_oe___byte3_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:248:#define reg_iop_sap_out_rw_gio___out_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:250:#define reg_iop_sap_out_rw_gio___out_clk_ext___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:252:#define reg_iop_sap_out_rw_gio___out_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:254:#define reg_iop_sap_out_rw_gio___out_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:257:#define reg_iop_sap_out_rw_gio___out_logic___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:260:#define reg_iop_sap_out_rw_gio___oe_clk_sel___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:262:#define reg_iop_sap_out_rw_gio___oe_clk_ext___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:264:#define reg_iop_sap_out_rw_gio___oe_gated_clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:266:#define reg_iop_sap_out_rw_gio___oe_clk_inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sap_out_defs_asm.h:269:#define reg_iop_sap_out_rw_gio___oe_logic___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:58:#define reg_iop_sw_cfg_rw_crc_par0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:63:#define reg_iop_sw_cfg_rw_crc_par1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:68:#define reg_iop_sw_cfg_rw_dmc_in0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:73:#define reg_iop_sw_cfg_rw_dmc_in1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:78:#define reg_iop_sw_cfg_rw_dmc_out0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:83:#define reg_iop_sw_cfg_rw_dmc_out1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:88:#define reg_iop_sw_cfg_rw_fifo_in0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:93:#define reg_iop_sw_cfg_rw_fifo_in0_extra_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:98:#define reg_iop_sw_cfg_rw_fifo_in1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:103:#define reg_iop_sw_cfg_rw_fifo_in1_extra_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:108:#define reg_iop_sw_cfg_rw_fifo_out0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:113:#define reg_iop_sw_cfg_rw_fifo_out0_extra_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:118:#define reg_iop_sw_cfg_rw_fifo_out1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:123:#define reg_iop_sw_cfg_rw_fifo_out1_extra_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:128:#define reg_iop_sw_cfg_rw_sap_in_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:133:#define reg_iop_sw_cfg_rw_sap_out_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:138:#define reg_iop_sw_cfg_rw_scrc_in0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:143:#define reg_iop_sw_cfg_rw_scrc_in1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:148:#define reg_iop_sw_cfg_rw_scrc_out0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:153:#define reg_iop_sw_cfg_rw_scrc_out1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:158:#define reg_iop_sw_cfg_rw_spu0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:163:#define reg_iop_sw_cfg_rw_spu1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:168:#define reg_iop_sw_cfg_rw_timer_grp0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:173:#define reg_iop_sw_cfg_rw_timer_grp1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:178:#define reg_iop_sw_cfg_rw_timer_grp2_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:183:#define reg_iop_sw_cfg_rw_timer_grp3_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:188:#define reg_iop_sw_cfg_rw_trigger_grp0_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:193:#define reg_iop_sw_cfg_rw_trigger_grp1_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:198:#define reg_iop_sw_cfg_rw_trigger_grp2_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:203:#define reg_iop_sw_cfg_rw_trigger_grp3_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:208:#define reg_iop_sw_cfg_rw_trigger_grp4_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:213:#define reg_iop_sw_cfg_rw_trigger_grp5_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:218:#define reg_iop_sw_cfg_rw_trigger_grp6_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:223:#define reg_iop_sw_cfg_rw_trigger_grp7_owner___cfg___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:228:#define reg_iop_sw_cfg_rw_bus0_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:230:#define reg_iop_sw_cfg_rw_bus0_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:232:#define reg_iop_sw_cfg_rw_bus0_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:234:#define reg_iop_sw_cfg_rw_bus0_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:239:#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:242:#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:245:#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:248:#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:254:#define reg_iop_sw_cfg_rw_bus1_mask___byte0___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:256:#define reg_iop_sw_cfg_rw_bus1_mask___byte1___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:258:#define reg_iop_sw_cfg_rw_bus1_mask___byte2___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:260:#define reg_iop_sw_cfg_rw_bus1_mask___byte3___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:265:#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:268:#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:271:#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:274:#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:280:#define reg_iop_sw_cfg_rw_gio_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:285:#define reg_iop_sw_cfg_rw_gio_oe_mask___val___width 32
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:290:#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte0___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:292:#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte1___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:294:#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte2___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:296:#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte3___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:298:#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte0___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:300:#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte1___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:302:#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte2___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:304:#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte3___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:306:#define reg_iop_sw_cfg_rw_pinmapping___gio3_0___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:308:#define reg_iop_sw_cfg_rw_pinmapping___gio7_4___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:310:#define reg_iop_sw_cfg_rw_pinmapping___gio11_8___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:312:#define reg_iop_sw_cfg_rw_pinmapping___gio15_12___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:314:#define reg_iop_sw_cfg_rw_pinmapping___gio19_16___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:316:#define reg_iop_sw_cfg_rw_pinmapping___gio23_20___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:318:#define reg_iop_sw_cfg_rw_pinmapping___gio27_24___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:320:#define reg_iop_sw_cfg_rw_pinmapping___gio31_28___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:325:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_lo___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:327:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_hi___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:329:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_lo_oe___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:331:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_hi_oe___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:333:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_lo___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:335:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_hi___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:337:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_lo_oe___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:339:#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_hi_oe___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:344:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio0___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:346:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio0_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:348:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio1___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:350:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio1_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:352:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio2___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:354:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio2_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:356:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio3___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:358:#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio3_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:363:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio4___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:365:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio4_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:367:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio5___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:369:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio5_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:371:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio6___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:373:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio6_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:375:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio7___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:377:#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio7_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:382:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio8___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:384:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio8_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:386:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio9___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:388:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio9_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:390:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio10___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:392:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio10_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:394:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio11___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:396:#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio11_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:401:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio12___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:403:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio12_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:405:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio13___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:407:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio13_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:409:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio14___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:411:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio14_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:413:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio15___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:415:#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio15_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:420:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio16___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:422:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio16_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:424:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio17___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:426:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio17_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:428:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio18___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:430:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio18_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:432:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio19___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:434:#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio19_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:439:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio20___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:441:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio20_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:443:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio21___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:445:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio21_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:447:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio22___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:449:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio22_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:451:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio23___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:453:#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio23_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:458:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio24___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:460:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio24_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:462:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio25___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:464:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio25_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:466:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio26___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:468:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio26_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:470:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio27___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:472:#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio27_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:477:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio28___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:479:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio28_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:481:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio29___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:483:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio29_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:485:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio30___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:487:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio30_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:489:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio31___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:491:#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio31_oe___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:496:#define reg_iop_sw_cfg_rw_spu0_cfg___bus0_in___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:498:#define reg_iop_sw_cfg_rw_spu0_cfg___bus1_in___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:503:#define reg_iop_sw_cfg_rw_spu1_cfg___bus0_in___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:505:#define reg_iop_sw_cfg_rw_spu1_cfg___bus1_in___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:510:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___ext_clk___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:512:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:515:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:518:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:521:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:524:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:527:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:530:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:533:#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:539:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___ext_clk___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:541:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:544:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:547:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:550:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:553:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:556:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:559:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:562:#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:568:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___ext_clk___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:570:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr0_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:573:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr1_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:576:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr2_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:579:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr3_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:582:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr0_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:585:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr1_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:588:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr2_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:591:#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr3_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:597:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___ext_clk___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:599:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr0_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:602:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr1_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:605:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr2_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:608:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr3_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:611:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr0_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:614:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr1_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:617:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr2_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:620:#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr3_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:626:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:629:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:632:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:635:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:638:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:641:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:644:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:647:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:650:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:653:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:656:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:659:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:662:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:665:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:668:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:671:#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:677:#define reg_iop_sw_cfg_rw_pdp0_cfg___dmc0_usr___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:680:#define reg_iop_sw_cfg_rw_pdp0_cfg___out_strb___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:682:#define reg_iop_sw_cfg_rw_pdp0_cfg___in_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:684:#define reg_iop_sw_cfg_rw_pdp0_cfg___in_size___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:686:#define reg_iop_sw_cfg_rw_pdp0_cfg___in_last___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:688:#define reg_iop_sw_cfg_rw_pdp0_cfg___in_strb___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:690:#define reg_iop_sw_cfg_rw_pdp0_cfg___out_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:696:#define reg_iop_sw_cfg_rw_pdp1_cfg___dmc1_usr___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:699:#define reg_iop_sw_cfg_rw_pdp1_cfg___out_strb___width 5
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:701:#define reg_iop_sw_cfg_rw_pdp1_cfg___in_src___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:703:#define reg_iop_sw_cfg_rw_pdp1_cfg___in_size___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:705:#define reg_iop_sw_cfg_rw_pdp1_cfg___in_last___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:707:#define reg_iop_sw_cfg_rw_pdp1_cfg___in_strb___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:709:#define reg_iop_sw_cfg_rw_pdp1_cfg___out_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:715:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_out0_strb___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:717:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_out1_strb___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:719:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_data___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:721:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_last___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:723:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_strb___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:725:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_data___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:727:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_last___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_sw_cfg_defs_asm.h:729:#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_strb___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:58:#define reg_iop_dmc_in_rw_cfg___sth_intr___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:60:#define reg_iop_dmc_in_rw_cfg___last_dis_dif___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:66:#define reg_iop_dmc_in_rw_ctrl___dif_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:69:#define reg_iop_dmc_in_rw_ctrl___dif_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:72:#define reg_iop_dmc_in_rw_ctrl___stream_clr___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:78:#define reg_iop_dmc_in_r_stat___dif_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:84:#define reg_iop_dmc_in_rw_stream_cmd___cmd___width 10
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:86:#define reg_iop_dmc_in_rw_stream_cmd___n___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:97:#define reg_iop_dmc_in_rw_stream_ctrl___eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:100:#define reg_iop_dmc_in_rw_stream_ctrl___wait___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:103:#define reg_iop_dmc_in_rw_stream_ctrl___keep_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:106:#define reg_iop_dmc_in_rw_stream_ctrl___size___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:111:#define reg_iop_dmc_in_r_stream_stat___sth___width 7
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:113:#define reg_iop_dmc_in_r_stream_stat___full___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:116:#define reg_iop_dmc_in_r_stream_stat___last_pkt___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:119:#define reg_iop_dmc_in_r_stream_stat___data_md_valid___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:122:#define reg_iop_dmc_in_r_stream_stat___ctxt_md_valid___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:125:#define reg_iop_dmc_in_r_stream_stat___group_md_valid___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:128:#define reg_iop_dmc_in_r_stream_stat___stream_busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:131:#define reg_iop_dmc_in_r_stream_stat___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:137:#define reg_iop_dmc_in_r_data_descr___ctrl___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:139:#define reg_iop_dmc_in_r_data_descr___stat___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:141:#define reg_iop_dmc_in_r_data_descr___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:146:#define reg_iop_dmc_in_r_ctxt_descr___ctrl___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:148:#define reg_iop_dmc_in_r_ctxt_descr___stat___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:150:#define reg_iop_dmc_in_r_ctxt_descr___md0___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:161:#define reg_iop_dmc_in_r_group_descr___ctrl___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:163:#define reg_iop_dmc_in_r_group_descr___stat___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:165:#define reg_iop_dmc_in_r_group_descr___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:170:#define reg_iop_dmc_in_rw_data_descr___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:175:#define reg_iop_dmc_in_rw_ctxt_descr___md0___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:186:#define reg_iop_dmc_in_rw_group_descr___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:191:#define reg_iop_dmc_in_rw_intr_mask___data_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:194:#define reg_iop_dmc_in_rw_intr_mask___ctxt_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:197:#define reg_iop_dmc_in_rw_intr_mask___group_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:200:#define reg_iop_dmc_in_rw_intr_mask___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:203:#define reg_iop_dmc_in_rw_intr_mask___sth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:206:#define reg_iop_dmc_in_rw_intr_mask___full___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:212:#define reg_iop_dmc_in_rw_ack_intr___data_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:215:#define reg_iop_dmc_in_rw_ack_intr___ctxt_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:218:#define reg_iop_dmc_in_rw_ack_intr___group_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:221:#define reg_iop_dmc_in_rw_ack_intr___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:224:#define reg_iop_dmc_in_rw_ack_intr___sth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:227:#define reg_iop_dmc_in_rw_ack_intr___full___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:233:#define reg_iop_dmc_in_r_intr___data_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:236:#define reg_iop_dmc_in_r_intr___ctxt_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:239:#define reg_iop_dmc_in_r_intr___group_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:242:#define reg_iop_dmc_in_r_intr___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:245:#define reg_iop_dmc_in_r_intr___sth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:248:#define reg_iop_dmc_in_r_intr___full___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:254:#define reg_iop_dmc_in_r_masked_intr___data_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:257:#define reg_iop_dmc_in_r_masked_intr___ctxt_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:260:#define reg_iop_dmc_in_r_masked_intr___group_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:263:#define reg_iop_dmc_in_r_masked_intr___cmd_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:266:#define reg_iop_dmc_in_r_masked_intr___sth___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_dmc_in_defs_asm.h:269:#define reg_iop_dmc_in_r_masked_intr___full___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:59:#define reg_iop_trigger_grp_rw_cfg___action___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:61:#define reg_iop_trigger_grp_rw_cfg___once___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:64:#define reg_iop_trigger_grp_rw_cfg___trig___width 3
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:66:#define reg_iop_trigger_grp_rw_cfg___en_only_by_reg___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:69:#define reg_iop_trigger_grp_rw_cfg___dis_only_by_reg___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:75:#define reg_iop_trigger_grp_rw_cmd___dis___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:77:#define reg_iop_trigger_grp_rw_cmd___en___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:82:#define reg_iop_trigger_grp_rw_intr_mask___trig0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:85:#define reg_iop_trigger_grp_rw_intr_mask___trig1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:88:#define reg_iop_trigger_grp_rw_intr_mask___trig2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:91:#define reg_iop_trigger_grp_rw_intr_mask___trig3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:97:#define reg_iop_trigger_grp_rw_ack_intr___trig0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:100:#define reg_iop_trigger_grp_rw_ack_intr___trig1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:103:#define reg_iop_trigger_grp_rw_ack_intr___trig2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:106:#define reg_iop_trigger_grp_rw_ack_intr___trig3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:112:#define reg_iop_trigger_grp_r_intr___trig0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:115:#define reg_iop_trigger_grp_r_intr___trig1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:118:#define reg_iop_trigger_grp_r_intr___trig2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:121:#define reg_iop_trigger_grp_r_intr___trig3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:127:#define reg_iop_trigger_grp_r_masked_intr___trig0___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:130:#define reg_iop_trigger_grp_r_masked_intr___trig1___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:133:#define reg_iop_trigger_grp_r_masked_intr___trig2___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_trigger_grp_defs_asm.h:136:#define reg_iop_trigger_grp_r_masked_intr___trig3___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:61:#define reg_iop_fifo_in_extra_r_stat___avail_bytes___width 4
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:63:#define reg_iop_fifo_in_extra_r_stat___last___width 8
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:65:#define reg_iop_fifo_in_extra_r_stat___dif_in_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:68:#define reg_iop_fifo_in_extra_r_stat___dif_out_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:74:#define reg_iop_fifo_in_extra_rw_strb_dif_in___last___width 2
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:79:#define reg_iop_fifo_in_extra_rw_intr_mask___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:82:#define reg_iop_fifo_in_extra_rw_intr_mask___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:85:#define reg_iop_fifo_in_extra_rw_intr_mask___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:88:#define reg_iop_fifo_in_extra_rw_intr_mask___avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:91:#define reg_iop_fifo_in_extra_rw_intr_mask___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:97:#define reg_iop_fifo_in_extra_rw_ack_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:100:#define reg_iop_fifo_in_extra_rw_ack_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:103:#define reg_iop_fifo_in_extra_rw_ack_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:106:#define reg_iop_fifo_in_extra_rw_ack_intr___avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:109:#define reg_iop_fifo_in_extra_rw_ack_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:115:#define reg_iop_fifo_in_extra_r_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:118:#define reg_iop_fifo_in_extra_r_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:121:#define reg_iop_fifo_in_extra_r_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:124:#define reg_iop_fifo_in_extra_r_intr___avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:127:#define reg_iop_fifo_in_extra_r_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:133:#define reg_iop_fifo_in_extra_r_masked_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:136:#define reg_iop_fifo_in_extra_r_masked_intr___last_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:139:#define reg_iop_fifo_in_extra_r_masked_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:142:#define reg_iop_fifo_in_extra_r_masked_intr___avail___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_fifo_in_extra_defs_asm.h:145:#define reg_iop_fifo_in_extra_r_masked_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_version_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_version_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/iop/asm/iop_version_defs_asm.h:58:#define reg_iop_version_r_version___nr___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:59:#define reg_marb_rw_int_slots___owner___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:65:#define reg_marb_rw_ext_slots___owner___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:71:#define reg_marb_rw_regs_slots___owner___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:76:#define reg_marb_rw_intr_mask___bp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:79:#define reg_marb_rw_intr_mask___bp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:82:#define reg_marb_rw_intr_mask___bp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:85:#define reg_marb_rw_intr_mask___bp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:91:#define reg_marb_rw_ack_intr___bp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:94:#define reg_marb_rw_ack_intr___bp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:97:#define reg_marb_rw_ack_intr___bp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:100:#define reg_marb_rw_ack_intr___bp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:106:#define reg_marb_r_intr___bp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:109:#define reg_marb_r_intr___bp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:112:#define reg_marb_r_intr___bp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:115:#define reg_marb_r_intr___bp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:121:#define reg_marb_r_masked_intr___bp0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:124:#define reg_marb_r_masked_intr___bp1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:127:#define reg_marb_r_masked_intr___bp2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:130:#define reg_marb_r_masked_intr___bp3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:136:#define reg_marb_rw_stop_mask___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:139:#define reg_marb_rw_stop_mask___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:142:#define reg_marb_rw_stop_mask___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:145:#define reg_marb_rw_stop_mask___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:148:#define reg_marb_rw_stop_mask___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:151:#define reg_marb_rw_stop_mask___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:154:#define reg_marb_rw_stop_mask___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:157:#define reg_marb_rw_stop_mask___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:160:#define reg_marb_rw_stop_mask___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:163:#define reg_marb_rw_stop_mask___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:166:#define reg_marb_rw_stop_mask___cpui___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:169:#define reg_marb_rw_stop_mask___cpud___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:172:#define reg_marb_rw_stop_mask___iop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:175:#define reg_marb_rw_stop_mask___slave___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:181:#define reg_marb_r_stopped___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:184:#define reg_marb_r_stopped___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:187:#define reg_marb_r_stopped___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:190:#define reg_marb_r_stopped___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:193:#define reg_marb_r_stopped___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:196:#define reg_marb_r_stopped___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:199:#define reg_marb_r_stopped___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:202:#define reg_marb_r_stopped___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:205:#define reg_marb_r_stopped___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:208:#define reg_marb_r_stopped___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:211:#define reg_marb_r_stopped___cpui___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:214:#define reg_marb_r_stopped___cpud___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:217:#define reg_marb_r_stopped___iop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:220:#define reg_marb_r_stopped___slave___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:226:#define reg_marb_rw_no_snoop___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:229:#define reg_marb_rw_no_snoop___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:232:#define reg_marb_rw_no_snoop___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:235:#define reg_marb_rw_no_snoop___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:238:#define reg_marb_rw_no_snoop___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:241:#define reg_marb_rw_no_snoop___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:244:#define reg_marb_rw_no_snoop___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:247:#define reg_marb_rw_no_snoop___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:250:#define reg_marb_rw_no_snoop___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:253:#define reg_marb_rw_no_snoop___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:256:#define reg_marb_rw_no_snoop___cpui___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:259:#define reg_marb_rw_no_snoop___cpud___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:262:#define reg_marb_rw_no_snoop___iop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:265:#define reg_marb_rw_no_snoop___slave___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:271:#define reg_marb_rw_no_snoop_rq___cpui___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:274:#define reg_marb_rw_no_snoop_rq___cpud___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:338:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:339:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:371:#define reg_marb_bp_rw_op___rd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:374:#define reg_marb_bp_rw_op___wr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:377:#define reg_marb_bp_rw_op___rd_excl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:380:#define reg_marb_bp_rw_op___pri_wr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:383:#define reg_marb_bp_rw_op___us_rd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:386:#define reg_marb_bp_rw_op___us_wr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:389:#define reg_marb_bp_rw_op___us_rd_excl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:392:#define reg_marb_bp_rw_op___us_pri_wr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:398:#define reg_marb_bp_rw_clients___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:401:#define reg_marb_bp_rw_clients___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:404:#define reg_marb_bp_rw_clients___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:407:#define reg_marb_bp_rw_clients___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:410:#define reg_marb_bp_rw_clients___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:413:#define reg_marb_bp_rw_clients___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:416:#define reg_marb_bp_rw_clients___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:419:#define reg_marb_bp_rw_clients___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:422:#define reg_marb_bp_rw_clients___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:425:#define reg_marb_bp_rw_clients___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:428:#define reg_marb_bp_rw_clients___cpui___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:431:#define reg_marb_bp_rw_clients___cpud___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:434:#define reg_marb_bp_rw_clients___iop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:437:#define reg_marb_bp_rw_clients___slave___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:443:#define reg_marb_bp_rw_options___wrap___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:452:#define reg_marb_bp_r_brk_op___rd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:455:#define reg_marb_bp_r_brk_op___wr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:458:#define reg_marb_bp_r_brk_op___rd_excl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:461:#define reg_marb_bp_r_brk_op___pri_wr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:464:#define reg_marb_bp_r_brk_op___us_rd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:467:#define reg_marb_bp_r_brk_op___us_wr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:470:#define reg_marb_bp_r_brk_op___us_rd_excl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:473:#define reg_marb_bp_r_brk_op___us_pri_wr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:479:#define reg_marb_bp_r_brk_clients___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:482:#define reg_marb_bp_r_brk_clients___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:485:#define reg_marb_bp_r_brk_clients___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:488:#define reg_marb_bp_r_brk_clients___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:491:#define reg_marb_bp_r_brk_clients___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:494:#define reg_marb_bp_r_brk_clients___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:497:#define reg_marb_bp_r_brk_clients___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:500:#define reg_marb_bp_r_brk_clients___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:503:#define reg_marb_bp_r_brk_clients___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:506:#define reg_marb_bp_r_brk_clients___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:509:#define reg_marb_bp_r_brk_clients___cpui___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:512:#define reg_marb_bp_r_brk_clients___cpud___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:515:#define reg_marb_bp_r_brk_clients___iop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:518:#define reg_marb_bp_r_brk_clients___slave___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:524:#define reg_marb_bp_r_brk_first_client___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:527:#define reg_marb_bp_r_brk_first_client___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:530:#define reg_marb_bp_r_brk_first_client___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:533:#define reg_marb_bp_r_brk_first_client___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:536:#define reg_marb_bp_r_brk_first_client___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:539:#define reg_marb_bp_r_brk_first_client___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:542:#define reg_marb_bp_r_brk_first_client___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:545:#define reg_marb_bp_r_brk_first_client___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:548:#define reg_marb_bp_r_brk_first_client___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:551:#define reg_marb_bp_r_brk_first_client___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:554:#define reg_marb_bp_r_brk_first_client___cpui___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:557:#define reg_marb_bp_r_brk_first_client___cpud___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:560:#define reg_marb_bp_r_brk_first_client___iop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/marb_defs_asm.h:563:#define reg_marb_bp_r_brk_first_client___slave___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:58:#define reg_strmux_rw_cfg___dma0___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:60:#define reg_strmux_rw_cfg___dma1___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:62:#define reg_strmux_rw_cfg___dma2___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:64:#define reg_strmux_rw_cfg___dma3___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:66:#define reg_strmux_rw_cfg___dma4___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:68:#define reg_strmux_rw_cfg___dma5___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:70:#define reg_strmux_rw_cfg___dma6___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:72:#define reg_strmux_rw_cfg___dma7___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:74:#define reg_strmux_rw_cfg___dma8___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strmux_defs_asm.h:76:#define reg_strmux_rw_cfg___dma9___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/strcop_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/strcop_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/strcop_defs_asm.h:58:#define reg_strcop_rw_cfg___td3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/strcop_defs_asm.h:61:#define reg_strcop_rw_cfg___td2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/strcop_defs_asm.h:64:#define reg_strcop_rw_cfg___td1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/strcop_defs_asm.h:67:#define reg_strcop_rw_cfg___ipend___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/strcop_defs_asm.h:70:#define reg_strcop_rw_cfg___ignore_sync___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/strcop_defs_asm.h:73:#define reg_strcop_rw_cfg___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:58:#define reg_cris_rw_gc_cfg___ic___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:61:#define reg_cris_rw_gc_cfg___dc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:64:#define reg_cris_rw_gc_cfg___im___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:67:#define reg_cris_rw_gc_cfg___dm___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:70:#define reg_cris_rw_gc_cfg___gb___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:73:#define reg_cris_rw_gc_cfg___gk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:76:#define reg_cris_rw_gc_cfg___gp___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/cris_defs_asm.h:85:#define reg_cris_rw_gc_srs___srs___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:58:#define reg_intr_vect_rw_mask___memarb___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:61:#define reg_intr_vect_rw_mask___gen_io___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:64:#define reg_intr_vect_rw_mask___iop0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:67:#define reg_intr_vect_rw_mask___iop1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:70:#define reg_intr_vect_rw_mask___iop2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:73:#define reg_intr_vect_rw_mask___iop3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:76:#define reg_intr_vect_rw_mask___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:79:#define reg_intr_vect_rw_mask___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:82:#define reg_intr_vect_rw_mask___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:85:#define reg_intr_vect_rw_mask___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:88:#define reg_intr_vect_rw_mask___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:91:#define reg_intr_vect_rw_mask___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:94:#define reg_intr_vect_rw_mask___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:97:#define reg_intr_vect_rw_mask___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:100:#define reg_intr_vect_rw_mask___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:103:#define reg_intr_vect_rw_mask___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:106:#define reg_intr_vect_rw_mask___ata___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:109:#define reg_intr_vect_rw_mask___sser0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:112:#define reg_intr_vect_rw_mask___sser1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:115:#define reg_intr_vect_rw_mask___ser0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:118:#define reg_intr_vect_rw_mask___ser1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:121:#define reg_intr_vect_rw_mask___ser2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:124:#define reg_intr_vect_rw_mask___ser3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:127:#define reg_intr_vect_rw_mask___p21___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:130:#define reg_intr_vect_rw_mask___eth0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:133:#define reg_intr_vect_rw_mask___eth1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:136:#define reg_intr_vect_rw_mask___timer___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:139:#define reg_intr_vect_rw_mask___bif_arb___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:142:#define reg_intr_vect_rw_mask___bif_dma___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:145:#define reg_intr_vect_rw_mask___ext___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:151:#define reg_intr_vect_r_vect___memarb___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:154:#define reg_intr_vect_r_vect___gen_io___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:157:#define reg_intr_vect_r_vect___iop0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:160:#define reg_intr_vect_r_vect___iop1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:163:#define reg_intr_vect_r_vect___iop2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:166:#define reg_intr_vect_r_vect___iop3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:169:#define reg_intr_vect_r_vect___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:172:#define reg_intr_vect_r_vect___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:175:#define reg_intr_vect_r_vect___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:178:#define reg_intr_vect_r_vect___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:181:#define reg_intr_vect_r_vect___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:184:#define reg_intr_vect_r_vect___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:187:#define reg_intr_vect_r_vect___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:190:#define reg_intr_vect_r_vect___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:193:#define reg_intr_vect_r_vect___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:196:#define reg_intr_vect_r_vect___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:199:#define reg_intr_vect_r_vect___ata___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:202:#define reg_intr_vect_r_vect___sser0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:205:#define reg_intr_vect_r_vect___sser1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:208:#define reg_intr_vect_r_vect___ser0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:211:#define reg_intr_vect_r_vect___ser1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:214:#define reg_intr_vect_r_vect___ser2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:217:#define reg_intr_vect_r_vect___ser3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:220:#define reg_intr_vect_r_vect___p21___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:223:#define reg_intr_vect_r_vect___eth0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:226:#define reg_intr_vect_r_vect___eth1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:229:#define reg_intr_vect_r_vect___timer___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:232:#define reg_intr_vect_r_vect___bif_arb___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:235:#define reg_intr_vect_r_vect___bif_dma___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:238:#define reg_intr_vect_r_vect___ext___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:244:#define reg_intr_vect_r_masked_vect___memarb___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:247:#define reg_intr_vect_r_masked_vect___gen_io___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:250:#define reg_intr_vect_r_masked_vect___iop0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:253:#define reg_intr_vect_r_masked_vect___iop1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:256:#define reg_intr_vect_r_masked_vect___iop2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:259:#define reg_intr_vect_r_masked_vect___iop3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:262:#define reg_intr_vect_r_masked_vect___dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:265:#define reg_intr_vect_r_masked_vect___dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:268:#define reg_intr_vect_r_masked_vect___dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:271:#define reg_intr_vect_r_masked_vect___dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:274:#define reg_intr_vect_r_masked_vect___dma4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:277:#define reg_intr_vect_r_masked_vect___dma5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:280:#define reg_intr_vect_r_masked_vect___dma6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:283:#define reg_intr_vect_r_masked_vect___dma7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:286:#define reg_intr_vect_r_masked_vect___dma8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:289:#define reg_intr_vect_r_masked_vect___dma9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:292:#define reg_intr_vect_r_masked_vect___ata___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:295:#define reg_intr_vect_r_masked_vect___sser0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:298:#define reg_intr_vect_r_masked_vect___sser1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:301:#define reg_intr_vect_r_masked_vect___ser0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:304:#define reg_intr_vect_r_masked_vect___ser1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:307:#define reg_intr_vect_r_masked_vect___ser2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:310:#define reg_intr_vect_r_masked_vect___ser3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:313:#define reg_intr_vect_r_masked_vect___p21___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:316:#define reg_intr_vect_r_masked_vect___eth0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:319:#define reg_intr_vect_r_masked_vect___eth1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:322:#define reg_intr_vect_r_masked_vect___timer___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:325:#define reg_intr_vect_r_masked_vect___bif_arb___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:328:#define reg_intr_vect_r_masked_vect___bif_dma___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:331:#define reg_intr_vect_r_masked_vect___ext___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:337:#define reg_intr_vect_r_nmi___ext___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:340:#define reg_intr_vect_r_nmi___watchdog___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/intr_vect_defs_asm.h:346:#define reg_intr_vect_r_guru___jtag___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:67:#define reg_dma_rw_data_ctrl___eol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:70:#define reg_dma_rw_data_ctrl___out_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:73:#define reg_dma_rw_data_ctrl___intr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:76:#define reg_dma_rw_data_ctrl___wait___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:82:#define reg_dma_rw_data_stat___in_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:88:#define reg_dma_rw_data_md___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:93:#define reg_dma_rw_data_md_s___md_s___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:107:#define reg_dma_rw_ctxt_ctrl___eol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:110:#define reg_dma_rw_ctxt_ctrl___intr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:113:#define reg_dma_rw_ctxt_ctrl___store_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:116:#define reg_dma_rw_ctxt_ctrl___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:122:#define reg_dma_rw_ctxt_stat___dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:128:#define reg_dma_rw_ctxt_md0___md0___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:133:#define reg_dma_rw_ctxt_md0_s___md0_s___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:174:#define reg_dma_rw_group_ctrl___eol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:177:#define reg_dma_rw_group_ctrl___tol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:180:#define reg_dma_rw_group_ctrl___bol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:183:#define reg_dma_rw_group_ctrl___intr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:186:#define reg_dma_rw_group_ctrl___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:192:#define reg_dma_rw_group_stat___dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:198:#define reg_dma_rw_group_md___md___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:203:#define reg_dma_rw_group_md_s___md_s___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:214:#define reg_dma_rw_cmd___cont_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:220:#define reg_dma_rw_cfg___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:223:#define reg_dma_rw_cfg___stop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:229:#define reg_dma_rw_stat___mode___width 5
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:231:#define reg_dma_rw_stat___list_state___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:233:#define reg_dma_rw_stat___stream_cmd_src___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:235:#define reg_dma_rw_stat___buf___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:240:#define reg_dma_rw_intr_mask___group___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:243:#define reg_dma_rw_intr_mask___ctxt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:246:#define reg_dma_rw_intr_mask___data___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:249:#define reg_dma_rw_intr_mask___in_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:252:#define reg_dma_rw_intr_mask___stream_cmd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:258:#define reg_dma_rw_ack_intr___group___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:261:#define reg_dma_rw_ack_intr___ctxt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:264:#define reg_dma_rw_ack_intr___data___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:267:#define reg_dma_rw_ack_intr___in_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:270:#define reg_dma_rw_ack_intr___stream_cmd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:276:#define reg_dma_r_intr___group___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:279:#define reg_dma_r_intr___ctxt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:282:#define reg_dma_r_intr___data___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:285:#define reg_dma_r_intr___in_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:288:#define reg_dma_r_intr___stream_cmd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:294:#define reg_dma_r_masked_intr___group___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:297:#define reg_dma_r_masked_intr___ctxt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:300:#define reg_dma_r_masked_intr___data___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:303:#define reg_dma_r_masked_intr___in_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:306:#define reg_dma_r_masked_intr___stream_cmd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:312:#define reg_dma_rw_stream_cmd___cmd___width 10
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:314:#define reg_dma_rw_stream_cmd___n___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/dma_defs_asm.h:316:#define reg_dma_rw_stream_cmd___busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:58:#define reg_eth_rw_ma0_lo___addr___width 32
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:63:#define reg_eth_rw_ma0_hi___addr___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:68:#define reg_eth_rw_ma1_lo___addr___width 32
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:73:#define reg_eth_rw_ma1_hi___addr___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:78:#define reg_eth_rw_ga_lo___table___width 32
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:83:#define reg_eth_rw_ga_hi___table___width 32
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:88:#define reg_eth_rw_gen_ctrl___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:91:#define reg_eth_rw_gen_ctrl___phy___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:93:#define reg_eth_rw_gen_ctrl___protocol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:96:#define reg_eth_rw_gen_ctrl___loopback___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:99:#define reg_eth_rw_gen_ctrl___flow_ctrl_dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:105:#define reg_eth_rw_rec_ctrl___ma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:108:#define reg_eth_rw_rec_ctrl___ma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:111:#define reg_eth_rw_rec_ctrl___individual___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:114:#define reg_eth_rw_rec_ctrl___broadcast___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:117:#define reg_eth_rw_rec_ctrl___undersize___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:120:#define reg_eth_rw_rec_ctrl___oversize___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:123:#define reg_eth_rw_rec_ctrl___bad_crc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:126:#define reg_eth_rw_rec_ctrl___duplex___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:129:#define reg_eth_rw_rec_ctrl___max_size___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:135:#define reg_eth_rw_tr_ctrl___crc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:138:#define reg_eth_rw_tr_ctrl___pad___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:141:#define reg_eth_rw_tr_ctrl___retry___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:144:#define reg_eth_rw_tr_ctrl___ignore_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:147:#define reg_eth_rw_tr_ctrl___cancel___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:150:#define reg_eth_rw_tr_ctrl___hsh_delay___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:153:#define reg_eth_rw_tr_ctrl___ignore_crs___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:159:#define reg_eth_rw_clr_err___clr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:165:#define reg_eth_rw_mgm_ctrl___mdio___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:168:#define reg_eth_rw_mgm_ctrl___mdoe___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:171:#define reg_eth_rw_mgm_ctrl___mdc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:174:#define reg_eth_rw_mgm_ctrl___phyclk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:177:#define reg_eth_rw_mgm_ctrl___txdata___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:179:#define reg_eth_rw_mgm_ctrl___txen___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:185:#define reg_eth_r_stat___mdio___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:188:#define reg_eth_r_stat___exc_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:191:#define reg_eth_r_stat___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:194:#define reg_eth_r_stat___phyclk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:197:#define reg_eth_r_stat___txdata___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:199:#define reg_eth_r_stat___txen___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:202:#define reg_eth_r_stat___col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:205:#define reg_eth_r_stat___crs___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:208:#define reg_eth_r_stat___txclk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:211:#define reg_eth_r_stat___rxdata___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:213:#define reg_eth_r_stat___rxer___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:216:#define reg_eth_r_stat___rxdv___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:219:#define reg_eth_r_stat___rxclk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:225:#define reg_eth_rs_rec_cnt___crc_err___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:227:#define reg_eth_rs_rec_cnt___align_err___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:229:#define reg_eth_rs_rec_cnt___oversize___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:231:#define reg_eth_rs_rec_cnt___congestion___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:236:#define reg_eth_r_rec_cnt___crc_err___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:238:#define reg_eth_r_rec_cnt___align_err___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:240:#define reg_eth_r_rec_cnt___oversize___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:242:#define reg_eth_r_rec_cnt___congestion___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:247:#define reg_eth_rs_tr_cnt___single_col___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:249:#define reg_eth_rs_tr_cnt___mult_col___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:251:#define reg_eth_rs_tr_cnt___late_col___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:253:#define reg_eth_rs_tr_cnt___deferred___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:258:#define reg_eth_r_tr_cnt___single_col___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:260:#define reg_eth_r_tr_cnt___mult_col___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:262:#define reg_eth_r_tr_cnt___late_col___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:264:#define reg_eth_r_tr_cnt___deferred___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:269:#define reg_eth_rs_phy_cnt___carrier_loss___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:271:#define reg_eth_rs_phy_cnt___sqe_err___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:276:#define reg_eth_r_phy_cnt___carrier_loss___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:278:#define reg_eth_r_phy_cnt___sqe_err___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:283:#define reg_eth_rw_test_ctrl___snmp_inc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:286:#define reg_eth_rw_test_ctrl___snmp___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:289:#define reg_eth_rw_test_ctrl___backoff___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:295:#define reg_eth_rw_intr_mask___crc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:298:#define reg_eth_rw_intr_mask___align___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:301:#define reg_eth_rw_intr_mask___oversize___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:304:#define reg_eth_rw_intr_mask___congestion___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:307:#define reg_eth_rw_intr_mask___single_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:310:#define reg_eth_rw_intr_mask___mult_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:313:#define reg_eth_rw_intr_mask___late_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:316:#define reg_eth_rw_intr_mask___deferred___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:319:#define reg_eth_rw_intr_mask___carrier_loss___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:322:#define reg_eth_rw_intr_mask___sqe_test_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:325:#define reg_eth_rw_intr_mask___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:328:#define reg_eth_rw_intr_mask___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:331:#define reg_eth_rw_intr_mask___excessive_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:334:#define reg_eth_rw_intr_mask___mdio___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:340:#define reg_eth_rw_ack_intr___crc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:343:#define reg_eth_rw_ack_intr___align___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:346:#define reg_eth_rw_ack_intr___oversize___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:349:#define reg_eth_rw_ack_intr___congestion___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:352:#define reg_eth_rw_ack_intr___single_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:355:#define reg_eth_rw_ack_intr___mult_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:358:#define reg_eth_rw_ack_intr___late_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:361:#define reg_eth_rw_ack_intr___deferred___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:364:#define reg_eth_rw_ack_intr___carrier_loss___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:367:#define reg_eth_rw_ack_intr___sqe_test_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:370:#define reg_eth_rw_ack_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:373:#define reg_eth_rw_ack_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:376:#define reg_eth_rw_ack_intr___excessive_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:379:#define reg_eth_rw_ack_intr___mdio___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:385:#define reg_eth_r_intr___crc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:388:#define reg_eth_r_intr___align___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:391:#define reg_eth_r_intr___oversize___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:394:#define reg_eth_r_intr___congestion___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:397:#define reg_eth_r_intr___single_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:400:#define reg_eth_r_intr___mult_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:403:#define reg_eth_r_intr___late_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:406:#define reg_eth_r_intr___deferred___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:409:#define reg_eth_r_intr___carrier_loss___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:412:#define reg_eth_r_intr___sqe_test_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:415:#define reg_eth_r_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:418:#define reg_eth_r_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:421:#define reg_eth_r_intr___excessive_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:424:#define reg_eth_r_intr___mdio___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:430:#define reg_eth_r_masked_intr___crc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:433:#define reg_eth_r_masked_intr___align___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:436:#define reg_eth_r_masked_intr___oversize___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:439:#define reg_eth_r_masked_intr___congestion___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:442:#define reg_eth_r_masked_intr___single_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:445:#define reg_eth_r_masked_intr___mult_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:448:#define reg_eth_r_masked_intr___late_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:451:#define reg_eth_r_masked_intr___deferred___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:454:#define reg_eth_r_masked_intr___carrier_loss___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:457:#define reg_eth_r_masked_intr___sqe_test_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:460:#define reg_eth_r_masked_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:463:#define reg_eth_r_masked_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:466:#define reg_eth_r_masked_intr___excessive_col___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/eth_defs_asm.h:469:#define reg_eth_r_masked_intr___mdio___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:64:#define reg_timer_rw_tmr0_ctrl___op___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:66:#define reg_timer_rw_tmr0_ctrl___freq___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:77:#define reg_timer_rw_tmr1_ctrl___op___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:79:#define reg_timer_rw_tmr1_ctrl___freq___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:84:#define reg_timer_rs_cnt_data___tmr___width 24
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:86:#define reg_timer_rs_cnt_data___cnt___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:91:#define reg_timer_r_cnt_data___tmr___width 24
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:93:#define reg_timer_r_cnt_data___cnt___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:98:#define reg_timer_rw_cnt_cfg___clk___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:106:#define reg_timer_rw_trig_cfg___tmr___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:114:#define reg_timer_rw_out___tmr___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:119:#define reg_timer_rw_wd_ctrl___cnt___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:121:#define reg_timer_rw_wd_ctrl___cmd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:124:#define reg_timer_rw_wd_ctrl___key___width 7
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:129:#define reg_timer_r_wd_stat___cnt___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:131:#define reg_timer_r_wd_stat___cmd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:137:#define reg_timer_rw_intr_mask___tmr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:140:#define reg_timer_rw_intr_mask___tmr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:143:#define reg_timer_rw_intr_mask___cnt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:146:#define reg_timer_rw_intr_mask___trig___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:152:#define reg_timer_rw_ack_intr___tmr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:155:#define reg_timer_rw_ack_intr___tmr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:158:#define reg_timer_rw_ack_intr___cnt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:161:#define reg_timer_rw_ack_intr___trig___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:167:#define reg_timer_r_intr___tmr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:170:#define reg_timer_r_intr___tmr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:173:#define reg_timer_r_intr___cnt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:176:#define reg_timer_r_intr___trig___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:182:#define reg_timer_r_masked_intr___tmr0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:185:#define reg_timer_r_masked_intr___tmr1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:188:#define reg_timer_r_masked_intr___cnt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:191:#define reg_timer_r_masked_intr___trig___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:197:#define reg_timer_rw_test___dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/timer_defs_asm.h:200:#define reg_timer_rw_test___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:58:#define reg_gio_rw_pa_dout___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:63:#define reg_gio_r_pa_din___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:68:#define reg_gio_rw_pa_oe___oe___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:73:#define reg_gio_rw_intr_cfg___pa0___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:75:#define reg_gio_rw_intr_cfg___pa1___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:77:#define reg_gio_rw_intr_cfg___pa2___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:79:#define reg_gio_rw_intr_cfg___pa3___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:81:#define reg_gio_rw_intr_cfg___pa4___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:83:#define reg_gio_rw_intr_cfg___pa5___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:85:#define reg_gio_rw_intr_cfg___pa6___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:87:#define reg_gio_rw_intr_cfg___pa7___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:92:#define reg_gio_rw_intr_mask___pa0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:95:#define reg_gio_rw_intr_mask___pa1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:98:#define reg_gio_rw_intr_mask___pa2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:101:#define reg_gio_rw_intr_mask___pa3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:104:#define reg_gio_rw_intr_mask___pa4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:107:#define reg_gio_rw_intr_mask___pa5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:110:#define reg_gio_rw_intr_mask___pa6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:113:#define reg_gio_rw_intr_mask___pa7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:119:#define reg_gio_rw_ack_intr___pa0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:122:#define reg_gio_rw_ack_intr___pa1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:125:#define reg_gio_rw_ack_intr___pa2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:128:#define reg_gio_rw_ack_intr___pa3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:131:#define reg_gio_rw_ack_intr___pa4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:134:#define reg_gio_rw_ack_intr___pa5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:137:#define reg_gio_rw_ack_intr___pa6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:140:#define reg_gio_rw_ack_intr___pa7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:146:#define reg_gio_r_intr___pa0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:149:#define reg_gio_r_intr___pa1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:152:#define reg_gio_r_intr___pa2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:155:#define reg_gio_r_intr___pa3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:158:#define reg_gio_r_intr___pa4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:161:#define reg_gio_r_intr___pa5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:164:#define reg_gio_r_intr___pa6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:167:#define reg_gio_r_intr___pa7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:173:#define reg_gio_r_masked_intr___pa0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:176:#define reg_gio_r_masked_intr___pa1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:179:#define reg_gio_r_masked_intr___pa2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:182:#define reg_gio_r_masked_intr___pa3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:185:#define reg_gio_r_masked_intr___pa4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:188:#define reg_gio_r_masked_intr___pa5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:191:#define reg_gio_r_masked_intr___pa6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:194:#define reg_gio_r_masked_intr___pa7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:200:#define reg_gio_rw_pb_dout___data___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:205:#define reg_gio_r_pb_din___data___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:210:#define reg_gio_rw_pb_oe___oe___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:215:#define reg_gio_rw_pc_dout___data___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:220:#define reg_gio_r_pc_din___data___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:225:#define reg_gio_rw_pc_oe___oe___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:230:#define reg_gio_rw_pd_dout___data___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:235:#define reg_gio_r_pd_din___data___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:240:#define reg_gio_rw_pd_oe___oe___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:245:#define reg_gio_rw_pe_dout___data___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:250:#define reg_gio_r_pe_din___data___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/gio_defs_asm.h:255:#define reg_gio_rw_pe_oe___oe___width 18
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:58:#define reg_bif_dma_rw_ch0_ctrl___bw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:60:#define reg_bif_dma_rw_ch0_ctrl___burst_len___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:63:#define reg_bif_dma_rw_ch0_ctrl___cont___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:66:#define reg_bif_dma_rw_ch0_ctrl___end_pad___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:69:#define reg_bif_dma_rw_ch0_ctrl___cnt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:72:#define reg_bif_dma_rw_ch0_ctrl___dreq_pin___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:74:#define reg_bif_dma_rw_ch0_ctrl___dreq_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:76:#define reg_bif_dma_rw_ch0_ctrl___tc_in_pin___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:78:#define reg_bif_dma_rw_ch0_ctrl___tc_in_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:80:#define reg_bif_dma_rw_ch0_ctrl___bus_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:82:#define reg_bif_dma_rw_ch0_ctrl___rate_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:85:#define reg_bif_dma_rw_ch0_ctrl___wr_all___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:91:#define reg_bif_dma_rw_ch0_addr___addr___width 32
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:96:#define reg_bif_dma_rw_ch0_start___run___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:102:#define reg_bif_dma_rw_ch0_cnt___start_cnt___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:107:#define reg_bif_dma_r_ch0_stat___cnt___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:109:#define reg_bif_dma_r_ch0_stat___run___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:115:#define reg_bif_dma_rw_ch1_ctrl___bw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:117:#define reg_bif_dma_rw_ch1_ctrl___burst_len___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:120:#define reg_bif_dma_rw_ch1_ctrl___cont___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:123:#define reg_bif_dma_rw_ch1_ctrl___end_discard___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:126:#define reg_bif_dma_rw_ch1_ctrl___cnt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:129:#define reg_bif_dma_rw_ch1_ctrl___dreq_pin___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:131:#define reg_bif_dma_rw_ch1_ctrl___dreq_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:133:#define reg_bif_dma_rw_ch1_ctrl___tc_in_pin___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:135:#define reg_bif_dma_rw_ch1_ctrl___tc_in_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:137:#define reg_bif_dma_rw_ch1_ctrl___bus_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:139:#define reg_bif_dma_rw_ch1_ctrl___rate_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:145:#define reg_bif_dma_rw_ch1_addr___addr___width 32
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:150:#define reg_bif_dma_rw_ch1_start___run___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:156:#define reg_bif_dma_rw_ch1_cnt___start_cnt___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:161:#define reg_bif_dma_r_ch1_stat___cnt___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:163:#define reg_bif_dma_r_ch1_stat___run___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:169:#define reg_bif_dma_rw_ch2_ctrl___bw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:171:#define reg_bif_dma_rw_ch2_ctrl___burst_len___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:174:#define reg_bif_dma_rw_ch2_ctrl___cont___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:177:#define reg_bif_dma_rw_ch2_ctrl___end_pad___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:180:#define reg_bif_dma_rw_ch2_ctrl___cnt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:183:#define reg_bif_dma_rw_ch2_ctrl___dreq_pin___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:185:#define reg_bif_dma_rw_ch2_ctrl___dreq_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:187:#define reg_bif_dma_rw_ch2_ctrl___tc_in_pin___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:189:#define reg_bif_dma_rw_ch2_ctrl___tc_in_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:191:#define reg_bif_dma_rw_ch2_ctrl___bus_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:193:#define reg_bif_dma_rw_ch2_ctrl___rate_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:196:#define reg_bif_dma_rw_ch2_ctrl___wr_all___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:202:#define reg_bif_dma_rw_ch2_addr___addr___width 32
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:207:#define reg_bif_dma_rw_ch2_start___run___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:213:#define reg_bif_dma_rw_ch2_cnt___start_cnt___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:218:#define reg_bif_dma_r_ch2_stat___cnt___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:220:#define reg_bif_dma_r_ch2_stat___run___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:226:#define reg_bif_dma_rw_ch3_ctrl___bw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:228:#define reg_bif_dma_rw_ch3_ctrl___burst_len___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:231:#define reg_bif_dma_rw_ch3_ctrl___cont___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:234:#define reg_bif_dma_rw_ch3_ctrl___end_discard___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:237:#define reg_bif_dma_rw_ch3_ctrl___cnt___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:240:#define reg_bif_dma_rw_ch3_ctrl___dreq_pin___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:242:#define reg_bif_dma_rw_ch3_ctrl___dreq_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:244:#define reg_bif_dma_rw_ch3_ctrl___tc_in_pin___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:246:#define reg_bif_dma_rw_ch3_ctrl___tc_in_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:248:#define reg_bif_dma_rw_ch3_ctrl___bus_mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:250:#define reg_bif_dma_rw_ch3_ctrl___rate_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:256:#define reg_bif_dma_rw_ch3_addr___addr___width 32
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:261:#define reg_bif_dma_rw_ch3_start___run___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:267:#define reg_bif_dma_rw_ch3_cnt___start_cnt___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:272:#define reg_bif_dma_r_ch3_stat___cnt___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:274:#define reg_bif_dma_r_ch3_stat___run___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:280:#define reg_bif_dma_rw_intr_mask___ext_dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:283:#define reg_bif_dma_rw_intr_mask___ext_dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:286:#define reg_bif_dma_rw_intr_mask___ext_dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:289:#define reg_bif_dma_rw_intr_mask___ext_dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:295:#define reg_bif_dma_rw_ack_intr___ext_dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:298:#define reg_bif_dma_rw_ack_intr___ext_dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:301:#define reg_bif_dma_rw_ack_intr___ext_dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:304:#define reg_bif_dma_rw_ack_intr___ext_dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:310:#define reg_bif_dma_r_intr___ext_dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:313:#define reg_bif_dma_r_intr___ext_dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:316:#define reg_bif_dma_r_intr___ext_dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:319:#define reg_bif_dma_r_intr___ext_dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:325:#define reg_bif_dma_r_masked_intr___ext_dma0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:328:#define reg_bif_dma_r_masked_intr___ext_dma1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:331:#define reg_bif_dma_r_masked_intr___ext_dma2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:334:#define reg_bif_dma_r_masked_intr___ext_dma3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:340:#define reg_bif_dma_rw_pin0_cfg___master_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:342:#define reg_bif_dma_rw_pin0_cfg___master_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:344:#define reg_bif_dma_rw_pin0_cfg___slave_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:346:#define reg_bif_dma_rw_pin0_cfg___slave_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:351:#define reg_bif_dma_rw_pin1_cfg___master_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:353:#define reg_bif_dma_rw_pin1_cfg___master_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:355:#define reg_bif_dma_rw_pin1_cfg___slave_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:357:#define reg_bif_dma_rw_pin1_cfg___slave_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:362:#define reg_bif_dma_rw_pin2_cfg___master_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:364:#define reg_bif_dma_rw_pin2_cfg___master_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:366:#define reg_bif_dma_rw_pin2_cfg___slave_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:368:#define reg_bif_dma_rw_pin2_cfg___slave_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:373:#define reg_bif_dma_rw_pin3_cfg___master_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:375:#define reg_bif_dma_rw_pin3_cfg___master_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:377:#define reg_bif_dma_rw_pin3_cfg___slave_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:379:#define reg_bif_dma_rw_pin3_cfg___slave_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:384:#define reg_bif_dma_rw_pin4_cfg___master_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:386:#define reg_bif_dma_rw_pin4_cfg___master_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:388:#define reg_bif_dma_rw_pin4_cfg___slave_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:390:#define reg_bif_dma_rw_pin4_cfg___slave_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:395:#define reg_bif_dma_rw_pin5_cfg___master_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:397:#define reg_bif_dma_rw_pin5_cfg___master_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:399:#define reg_bif_dma_rw_pin5_cfg___slave_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:401:#define reg_bif_dma_rw_pin5_cfg___slave_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:406:#define reg_bif_dma_rw_pin6_cfg___master_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:408:#define reg_bif_dma_rw_pin6_cfg___master_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:410:#define reg_bif_dma_rw_pin6_cfg___slave_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:412:#define reg_bif_dma_rw_pin6_cfg___slave_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:417:#define reg_bif_dma_rw_pin7_cfg___master_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:419:#define reg_bif_dma_rw_pin7_cfg___master_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:421:#define reg_bif_dma_rw_pin7_cfg___slave_ch___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:423:#define reg_bif_dma_rw_pin7_cfg___slave_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:428:#define reg_bif_dma_r_pin_stat___pin0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:431:#define reg_bif_dma_r_pin_stat___pin1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:434:#define reg_bif_dma_r_pin_stat___pin2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:437:#define reg_bif_dma_r_pin_stat___pin3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:440:#define reg_bif_dma_r_pin_stat___pin4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:443:#define reg_bif_dma_r_pin_stat___pin5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:446:#define reg_bif_dma_r_pin_stat___pin6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_dma_defs_asm.h:449:#define reg_bif_dma_r_pin_stat___pin7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:58:#define reg_config_r_bootsel___boot_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:60:#define reg_config_r_bootsel___full_duplex___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:63:#define reg_config_r_bootsel___user___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:66:#define reg_config_r_bootsel___pll___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:69:#define reg_config_r_bootsel___flash_bw___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:75:#define reg_config_rw_clk_ctrl___pll___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:78:#define reg_config_rw_clk_ctrl___cpu___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:81:#define reg_config_rw_clk_ctrl___iop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:84:#define reg_config_rw_clk_ctrl___dma01_eth0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:87:#define reg_config_rw_clk_ctrl___dma23___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:90:#define reg_config_rw_clk_ctrl___dma45___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:93:#define reg_config_rw_clk_ctrl___dma67___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:96:#define reg_config_rw_clk_ctrl___dma89_strcop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:99:#define reg_config_rw_clk_ctrl___bif___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:102:#define reg_config_rw_clk_ctrl___fix_io___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:108:#define reg_config_rw_pad_ctrl___usb_susp___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/config_defs_asm.h:111:#define reg_config_rw_pad_ctrl___phyrst_n___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:58:#define reg_rt_trace_rw_cfg___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:61:#define reg_rt_trace_rw_cfg___mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:64:#define reg_rt_trace_rw_cfg___owner___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:67:#define reg_rt_trace_rw_cfg___wp___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:70:#define reg_rt_trace_rw_cfg___stall___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:73:#define reg_rt_trace_rw_cfg___wp_start___width 7
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:75:#define reg_rt_trace_rw_cfg___wp_stop___width 7
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:80:#define reg_rt_trace_rw_tap_ctrl___ack_data___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:83:#define reg_rt_trace_rw_tap_ctrl___ack_guru___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:89:#define reg_rt_trace_r_tap_stat___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:92:#define reg_rt_trace_r_tap_stat___empty___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:101:#define reg_rt_trace_rw_tap_hdata___op___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/rt_trace_defs_asm.h:103:#define reg_rt_trace_rw_tap_hdata___sub_op___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:58:#define reg_ata_rw_ctrl0___pio_hold___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:60:#define reg_ata_rw_ctrl0___pio_strb___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:62:#define reg_ata_rw_ctrl0___pio_setup___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:64:#define reg_ata_rw_ctrl0___dma_hold___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:66:#define reg_ata_rw_ctrl0___dma_strb___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:68:#define reg_ata_rw_ctrl0___rst___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:71:#define reg_ata_rw_ctrl0___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:77:#define reg_ata_rw_ctrl1___udma_tcyc___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:79:#define reg_ata_rw_ctrl1___udma_tdvs___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:84:#define reg_ata_rw_ctrl2___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:86:#define reg_ata_rw_ctrl2___dma_size___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:89:#define reg_ata_rw_ctrl2___multi___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:92:#define reg_ata_rw_ctrl2___hsh___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:94:#define reg_ata_rw_ctrl2___trf_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:97:#define reg_ata_rw_ctrl2___rw___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:100:#define reg_ata_rw_ctrl2___addr___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:102:#define reg_ata_rw_ctrl2___cs0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:105:#define reg_ata_rw_ctrl2___cs1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:108:#define reg_ata_rw_ctrl2___sel___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:113:#define reg_ata_rs_stat_data___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:115:#define reg_ata_rs_stat_data___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:118:#define reg_ata_rs_stat_data___busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:124:#define reg_ata_r_stat_data___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:126:#define reg_ata_r_stat_data___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:129:#define reg_ata_r_stat_data___busy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:135:#define reg_ata_rw_trf_cnt___cnt___width 17
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:140:#define reg_ata_r_stat_misc___crc___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:145:#define reg_ata_rw_intr_mask___bus0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:148:#define reg_ata_rw_intr_mask___bus1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:151:#define reg_ata_rw_intr_mask___bus2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:154:#define reg_ata_rw_intr_mask___bus3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:160:#define reg_ata_rw_ack_intr___bus0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:163:#define reg_ata_rw_ack_intr___bus1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:166:#define reg_ata_rw_ack_intr___bus2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:169:#define reg_ata_rw_ack_intr___bus3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:175:#define reg_ata_r_intr___bus0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:178:#define reg_ata_r_intr___bus1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:181:#define reg_ata_r_intr___bus2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:184:#define reg_ata_r_intr___bus3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:190:#define reg_ata_r_masked_intr___bus0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:193:#define reg_ata_r_masked_intr___bus1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:196:#define reg_ata_r_masked_intr___bus2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ata_defs_asm.h:199:#define reg_ata_r_masked_intr___bus3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:58:#define reg_ser_rw_tr_ctrl___base_freq___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:60:#define reg_ser_rw_tr_ctrl___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:63:#define reg_ser_rw_tr_ctrl___par___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:65:#define reg_ser_rw_tr_ctrl___par_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:68:#define reg_ser_rw_tr_ctrl___data_bits___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:71:#define reg_ser_rw_tr_ctrl___stop_bits___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:74:#define reg_ser_rw_tr_ctrl___stop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:77:#define reg_ser_rw_tr_ctrl___rts_delay___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:79:#define reg_ser_rw_tr_ctrl___rts_setup___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:82:#define reg_ser_rw_tr_ctrl___auto_rts___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:85:#define reg_ser_rw_tr_ctrl___txd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:88:#define reg_ser_rw_tr_ctrl___auto_cts___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:94:#define reg_ser_rw_tr_dma_en___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:100:#define reg_ser_rw_rec_ctrl___base_freq___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:102:#define reg_ser_rw_rec_ctrl___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:105:#define reg_ser_rw_rec_ctrl___par___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:107:#define reg_ser_rw_rec_ctrl___par_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:110:#define reg_ser_rw_rec_ctrl___data_bits___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:113:#define reg_ser_rw_rec_ctrl___dma_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:116:#define reg_ser_rw_rec_ctrl___dma_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:119:#define reg_ser_rw_rec_ctrl___sampling___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:122:#define reg_ser_rw_rec_ctrl___timeout___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:124:#define reg_ser_rw_rec_ctrl___auto_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:127:#define reg_ser_rw_rec_ctrl___half_duplex___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:130:#define reg_ser_rw_rec_ctrl___rts_n___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:133:#define reg_ser_rw_rec_ctrl___loopback___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:139:#define reg_ser_rw_tr_baud_div___div___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:144:#define reg_ser_rw_rec_baud_div___div___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:149:#define reg_ser_rw_xoff___chr___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:151:#define reg_ser_rw_xoff___automatic___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:157:#define reg_ser_rw_xoff_clr___clr___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:163:#define reg_ser_rw_dout___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:168:#define reg_ser_rs_stat_din___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:170:#define reg_ser_rs_stat_din___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:173:#define reg_ser_rs_stat_din___framing_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:176:#define reg_ser_rs_stat_din___par_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:179:#define reg_ser_rs_stat_din___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:182:#define reg_ser_rs_stat_din___rec_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:185:#define reg_ser_rs_stat_din___rxd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:188:#define reg_ser_rs_stat_din___tr_idle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:191:#define reg_ser_rs_stat_din___tr_empty___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:194:#define reg_ser_rs_stat_din___tr_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:197:#define reg_ser_rs_stat_din___cts_n___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:200:#define reg_ser_rs_stat_din___xoff_detect___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:203:#define reg_ser_rs_stat_din___rts_n___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:206:#define reg_ser_rs_stat_din___txd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:212:#define reg_ser_r_stat_din___data___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:214:#define reg_ser_r_stat_din___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:217:#define reg_ser_r_stat_din___framing_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:220:#define reg_ser_r_stat_din___par_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:223:#define reg_ser_r_stat_din___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:226:#define reg_ser_r_stat_din___rec_err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:229:#define reg_ser_r_stat_din___rxd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:232:#define reg_ser_r_stat_din___tr_idle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:235:#define reg_ser_r_stat_din___tr_empty___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:238:#define reg_ser_r_stat_din___tr_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:241:#define reg_ser_r_stat_din___cts_n___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:244:#define reg_ser_r_stat_din___xoff_detect___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:247:#define reg_ser_r_stat_din___rts_n___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:250:#define reg_ser_r_stat_din___txd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:256:#define reg_ser_rw_rec_eop___set___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:262:#define reg_ser_rw_intr_mask___tr_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:265:#define reg_ser_rw_intr_mask___tr_empty___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:268:#define reg_ser_rw_intr_mask___tr_idle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:271:#define reg_ser_rw_intr_mask___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:277:#define reg_ser_rw_ack_intr___tr_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:280:#define reg_ser_rw_ack_intr___tr_empty___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:283:#define reg_ser_rw_ack_intr___tr_idle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:286:#define reg_ser_rw_ack_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:292:#define reg_ser_r_intr___tr_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:295:#define reg_ser_r_intr___tr_empty___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:298:#define reg_ser_r_intr___tr_idle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:301:#define reg_ser_r_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:307:#define reg_ser_r_masked_intr___tr_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:310:#define reg_ser_r_masked_intr___tr_empty___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:313:#define reg_ser_r_masked_intr___tr_idle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/ser_defs_asm.h:316:#define reg_ser_r_masked_intr___dav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:58:#define reg_bif_core_rw_grp1_cfg___lw___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:60:#define reg_bif_core_rw_grp1_cfg___ew___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:62:#define reg_bif_core_rw_grp1_cfg___zw___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:64:#define reg_bif_core_rw_grp1_cfg___aw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:66:#define reg_bif_core_rw_grp1_cfg___dw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:68:#define reg_bif_core_rw_grp1_cfg___ewb___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:70:#define reg_bif_core_rw_grp1_cfg___bw___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:73:#define reg_bif_core_rw_grp1_cfg___wr_extend___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:76:#define reg_bif_core_rw_grp1_cfg___erc_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:79:#define reg_bif_core_rw_grp1_cfg___mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:85:#define reg_bif_core_rw_grp2_cfg___lw___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:87:#define reg_bif_core_rw_grp2_cfg___ew___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:89:#define reg_bif_core_rw_grp2_cfg___zw___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:91:#define reg_bif_core_rw_grp2_cfg___aw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:93:#define reg_bif_core_rw_grp2_cfg___dw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:95:#define reg_bif_core_rw_grp2_cfg___ewb___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:97:#define reg_bif_core_rw_grp2_cfg___bw___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:100:#define reg_bif_core_rw_grp2_cfg___wr_extend___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:103:#define reg_bif_core_rw_grp2_cfg___erc_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:106:#define reg_bif_core_rw_grp2_cfg___mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:112:#define reg_bif_core_rw_grp3_cfg___lw___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:114:#define reg_bif_core_rw_grp3_cfg___ew___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:116:#define reg_bif_core_rw_grp3_cfg___zw___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:118:#define reg_bif_core_rw_grp3_cfg___aw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:120:#define reg_bif_core_rw_grp3_cfg___dw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:122:#define reg_bif_core_rw_grp3_cfg___ewb___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:124:#define reg_bif_core_rw_grp3_cfg___bw___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:127:#define reg_bif_core_rw_grp3_cfg___wr_extend___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:130:#define reg_bif_core_rw_grp3_cfg___erc_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:133:#define reg_bif_core_rw_grp3_cfg___mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:136:#define reg_bif_core_rw_grp3_cfg___gated_csp0___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:138:#define reg_bif_core_rw_grp3_cfg___gated_csp1___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:140:#define reg_bif_core_rw_grp3_cfg___gated_csp2___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:142:#define reg_bif_core_rw_grp3_cfg___gated_csp3___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:147:#define reg_bif_core_rw_grp4_cfg___lw___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:149:#define reg_bif_core_rw_grp4_cfg___ew___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:151:#define reg_bif_core_rw_grp4_cfg___zw___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:153:#define reg_bif_core_rw_grp4_cfg___aw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:155:#define reg_bif_core_rw_grp4_cfg___dw___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:157:#define reg_bif_core_rw_grp4_cfg___ewb___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:159:#define reg_bif_core_rw_grp4_cfg___bw___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:162:#define reg_bif_core_rw_grp4_cfg___wr_extend___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:165:#define reg_bif_core_rw_grp4_cfg___erc_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:168:#define reg_bif_core_rw_grp4_cfg___mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:171:#define reg_bif_core_rw_grp4_cfg___gated_csp4___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:173:#define reg_bif_core_rw_grp4_cfg___gated_csp5___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:175:#define reg_bif_core_rw_grp4_cfg___gated_csp6___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:180:#define reg_bif_core_rw_sdram_cfg_grp0___bank_sel___width 5
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:182:#define reg_bif_core_rw_sdram_cfg_grp0___ca___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:184:#define reg_bif_core_rw_sdram_cfg_grp0___type___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:187:#define reg_bif_core_rw_sdram_cfg_grp0___bw___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:190:#define reg_bif_core_rw_sdram_cfg_grp0___sh___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:192:#define reg_bif_core_rw_sdram_cfg_grp0___wmm___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:195:#define reg_bif_core_rw_sdram_cfg_grp0___sh16___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:198:#define reg_bif_core_rw_sdram_cfg_grp0___grp_sel___width 5
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:203:#define reg_bif_core_rw_sdram_cfg_grp1___bank_sel___width 5
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:205:#define reg_bif_core_rw_sdram_cfg_grp1___ca___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:207:#define reg_bif_core_rw_sdram_cfg_grp1___type___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:210:#define reg_bif_core_rw_sdram_cfg_grp1___bw___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:213:#define reg_bif_core_rw_sdram_cfg_grp1___sh___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:215:#define reg_bif_core_rw_sdram_cfg_grp1___wmm___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:218:#define reg_bif_core_rw_sdram_cfg_grp1___sh16___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:224:#define reg_bif_core_rw_sdram_timing___cl___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:226:#define reg_bif_core_rw_sdram_timing___rcd___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:228:#define reg_bif_core_rw_sdram_timing___rp___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:230:#define reg_bif_core_rw_sdram_timing___rc___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:232:#define reg_bif_core_rw_sdram_timing___dpl___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:234:#define reg_bif_core_rw_sdram_timing___pde___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:237:#define reg_bif_core_rw_sdram_timing___ref___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:239:#define reg_bif_core_rw_sdram_timing___cpd___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:242:#define reg_bif_core_rw_sdram_timing___sdcke___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:245:#define reg_bif_core_rw_sdram_timing___sdclk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:251:#define reg_bif_core_rw_sdram_cmd___cmd___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:253:#define reg_bif_core_rw_sdram_cmd___mrs_data___width 15
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:258:#define reg_bif_core_rs_sdram_ref_stat___ok___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_core_defs_asm.h:264:#define reg_bif_core_r_sdram_ref_stat___ok___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:58:#define reg_sser_rw_cfg___clk_div___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:60:#define reg_sser_rw_cfg___base_freq___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:62:#define reg_sser_rw_cfg___gate_clk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:65:#define reg_sser_rw_cfg___clkgate_ctrl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:68:#define reg_sser_rw_cfg___clkgate_in___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:71:#define reg_sser_rw_cfg___clk_dir___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:74:#define reg_sser_rw_cfg___clk_od_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:77:#define reg_sser_rw_cfg___out_clk_pol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:80:#define reg_sser_rw_cfg___out_clk_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:82:#define reg_sser_rw_cfg___clk_in_sel___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:85:#define reg_sser_rw_cfg___hold_pol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:88:#define reg_sser_rw_cfg___prepare___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:91:#define reg_sser_rw_cfg___en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:97:#define reg_sser_rw_frm_cfg___wordrate___width 10
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:99:#define reg_sser_rw_frm_cfg___rec_delay___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:101:#define reg_sser_rw_frm_cfg___tr_delay___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:103:#define reg_sser_rw_frm_cfg___early_wend___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:106:#define reg_sser_rw_frm_cfg___level___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:108:#define reg_sser_rw_frm_cfg___type___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:111:#define reg_sser_rw_frm_cfg___clk_pol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:114:#define reg_sser_rw_frm_cfg___fr_in_rxclk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:117:#define reg_sser_rw_frm_cfg___clk_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:120:#define reg_sser_rw_frm_cfg___out_off___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:123:#define reg_sser_rw_frm_cfg___out_on___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:126:#define reg_sser_rw_frm_cfg___frame_pin_dir___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:129:#define reg_sser_rw_frm_cfg___frame_pin_use___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:131:#define reg_sser_rw_frm_cfg___status_pin_dir___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:134:#define reg_sser_rw_frm_cfg___status_pin_use___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:139:#define reg_sser_rw_tr_cfg___tr_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:142:#define reg_sser_rw_tr_cfg___stop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:145:#define reg_sser_rw_tr_cfg___urun_stop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:148:#define reg_sser_rw_tr_cfg___eop_stop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:151:#define reg_sser_rw_tr_cfg___sample_size___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:153:#define reg_sser_rw_tr_cfg___sh_dir___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:156:#define reg_sser_rw_tr_cfg___clk_pol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:159:#define reg_sser_rw_tr_cfg___clk_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:162:#define reg_sser_rw_tr_cfg___use_dma___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:165:#define reg_sser_rw_tr_cfg___mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:167:#define reg_sser_rw_tr_cfg___frm_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:170:#define reg_sser_rw_tr_cfg___use60958___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:173:#define reg_sser_rw_tr_cfg___iec60958_ckdiv___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:175:#define reg_sser_rw_tr_cfg___rate_ctrl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:178:#define reg_sser_rw_tr_cfg___use_md___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:181:#define reg_sser_rw_tr_cfg___dual_i2s___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:184:#define reg_sser_rw_tr_cfg___data_pin_use___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:186:#define reg_sser_rw_tr_cfg___od_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:189:#define reg_sser_rw_tr_cfg___bulk_wspace___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:194:#define reg_sser_rw_rec_cfg___rec_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:197:#define reg_sser_rw_rec_cfg___force_eop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:200:#define reg_sser_rw_rec_cfg___stop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:203:#define reg_sser_rw_rec_cfg___orun_stop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:206:#define reg_sser_rw_rec_cfg___eop_stop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:209:#define reg_sser_rw_rec_cfg___sample_size___width 6
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:211:#define reg_sser_rw_rec_cfg___sh_dir___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:214:#define reg_sser_rw_rec_cfg___clk_pol___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:217:#define reg_sser_rw_rec_cfg___clk_src___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:220:#define reg_sser_rw_rec_cfg___use_dma___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:223:#define reg_sser_rw_rec_cfg___mode___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:225:#define reg_sser_rw_rec_cfg___frm_src___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:227:#define reg_sser_rw_rec_cfg___use60958___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:230:#define reg_sser_rw_rec_cfg___iec60958_ui_len___width 5
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:232:#define reg_sser_rw_rec_cfg___slave2_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:235:#define reg_sser_rw_rec_cfg___slave3_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:238:#define reg_sser_rw_rec_cfg___fifo_thr___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:243:#define reg_sser_rw_tr_data___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:245:#define reg_sser_rw_tr_data___md___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:251:#define reg_sser_r_rec_data___data___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:253:#define reg_sser_r_rec_data___md___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:256:#define reg_sser_r_rec_data___ext_clk___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:259:#define reg_sser_r_rec_data___status_in___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:262:#define reg_sser_r_rec_data___frame_in___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:265:#define reg_sser_r_rec_data___din___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:268:#define reg_sser_r_rec_data___data_in___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:271:#define reg_sser_r_rec_data___clk_in___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:277:#define reg_sser_rw_extra___clkoff_cycles___width 20
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:279:#define reg_sser_rw_extra___clkoff_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:282:#define reg_sser_rw_extra___clkon_en___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:285:#define reg_sser_rw_extra___dout_delay___width 5
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:290:#define reg_sser_rw_intr_mask___trdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:293:#define reg_sser_rw_intr_mask___rdav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:296:#define reg_sser_rw_intr_mask___tidle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:299:#define reg_sser_rw_intr_mask___rstop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:302:#define reg_sser_rw_intr_mask___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:305:#define reg_sser_rw_intr_mask___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:308:#define reg_sser_rw_intr_mask___md_rec___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:311:#define reg_sser_rw_intr_mask___md_sent___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:314:#define reg_sser_rw_intr_mask___r958err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:320:#define reg_sser_rw_ack_intr___trdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:323:#define reg_sser_rw_ack_intr___rdav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:326:#define reg_sser_rw_ack_intr___tidle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:329:#define reg_sser_rw_ack_intr___rstop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:332:#define reg_sser_rw_ack_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:335:#define reg_sser_rw_ack_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:338:#define reg_sser_rw_ack_intr___md_rec___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:341:#define reg_sser_rw_ack_intr___md_sent___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:344:#define reg_sser_rw_ack_intr___r958err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:350:#define reg_sser_r_intr___trdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:353:#define reg_sser_r_intr___rdav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:356:#define reg_sser_r_intr___tidle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:359:#define reg_sser_r_intr___rstop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:362:#define reg_sser_r_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:365:#define reg_sser_r_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:368:#define reg_sser_r_intr___md_rec___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:371:#define reg_sser_r_intr___md_sent___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:374:#define reg_sser_r_intr___r958err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:380:#define reg_sser_r_masked_intr___trdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:383:#define reg_sser_r_masked_intr___rdav___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:386:#define reg_sser_r_masked_intr___tidle___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:389:#define reg_sser_r_masked_intr___rstop___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:392:#define reg_sser_r_masked_intr___urun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:395:#define reg_sser_r_masked_intr___orun___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:398:#define reg_sser_r_masked_intr___md_rec___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:401:#define reg_sser_r_masked_intr___md_sent___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/sser_defs_asm.h:404:#define reg_sser_r_masked_intr___r958err___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:58:#define reg_mmu_rw_mm_cfg___seg_0___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:61:#define reg_mmu_rw_mm_cfg___seg_1___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:64:#define reg_mmu_rw_mm_cfg___seg_2___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:67:#define reg_mmu_rw_mm_cfg___seg_3___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:70:#define reg_mmu_rw_mm_cfg___seg_4___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:73:#define reg_mmu_rw_mm_cfg___seg_5___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:76:#define reg_mmu_rw_mm_cfg___seg_6___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:79:#define reg_mmu_rw_mm_cfg___seg_7___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:82:#define reg_mmu_rw_mm_cfg___seg_8___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:85:#define reg_mmu_rw_mm_cfg___seg_9___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:88:#define reg_mmu_rw_mm_cfg___seg_a___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:91:#define reg_mmu_rw_mm_cfg___seg_b___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:94:#define reg_mmu_rw_mm_cfg___seg_c___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:97:#define reg_mmu_rw_mm_cfg___seg_d___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:100:#define reg_mmu_rw_mm_cfg___seg_e___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:103:#define reg_mmu_rw_mm_cfg___seg_f___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:106:#define reg_mmu_rw_mm_cfg___inv___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:109:#define reg_mmu_rw_mm_cfg___ex___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:112:#define reg_mmu_rw_mm_cfg___acc___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:115:#define reg_mmu_rw_mm_cfg___we___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:121:#define reg_mmu_rw_mm_kbase_lo___base_0___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:123:#define reg_mmu_rw_mm_kbase_lo___base_1___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:125:#define reg_mmu_rw_mm_kbase_lo___base_2___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:127:#define reg_mmu_rw_mm_kbase_lo___base_3___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:129:#define reg_mmu_rw_mm_kbase_lo___base_4___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:131:#define reg_mmu_rw_mm_kbase_lo___base_5___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:133:#define reg_mmu_rw_mm_kbase_lo___base_6___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:135:#define reg_mmu_rw_mm_kbase_lo___base_7___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:140:#define reg_mmu_rw_mm_kbase_hi___base_8___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:142:#define reg_mmu_rw_mm_kbase_hi___base_9___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:144:#define reg_mmu_rw_mm_kbase_hi___base_a___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:146:#define reg_mmu_rw_mm_kbase_hi___base_b___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:148:#define reg_mmu_rw_mm_kbase_hi___base_c___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:150:#define reg_mmu_rw_mm_kbase_hi___base_d___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:152:#define reg_mmu_rw_mm_kbase_hi___base_e___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:154:#define reg_mmu_rw_mm_kbase_hi___base_f___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:159:#define reg_mmu_r_mm_cause___pid___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:161:#define reg_mmu_r_mm_cause___op___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:163:#define reg_mmu_r_mm_cause___vpn___width 19
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:168:#define reg_mmu_rw_mm_tlb_sel___idx___width 4
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:170:#define reg_mmu_rw_mm_tlb_sel___set___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:175:#define reg_mmu_rw_mm_tlb_lo___x___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:178:#define reg_mmu_rw_mm_tlb_lo___w___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:181:#define reg_mmu_rw_mm_tlb_lo___k___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:184:#define reg_mmu_rw_mm_tlb_lo___v___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:187:#define reg_mmu_rw_mm_tlb_lo___g___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:190:#define reg_mmu_rw_mm_tlb_lo___pfn___width 19
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:195:#define reg_mmu_rw_mm_tlb_hi___pid___width 8
./arch/cris/include/arch-v32/arch/hwregs/asm/mmu_defs_asm.h:197:#define reg_mmu_rw_mm_tlb_hi___vpn___width 19
./arch/cris/include/arch-v32/arch/hwregs/asm/irq_nmi_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/irq_nmi_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/irq_nmi_defs_asm.h:58:#define reg_irq_nmi_rw_cmd___delay___width 16
./arch/cris/include/arch-v32/arch/hwregs/asm/irq_nmi_defs_asm.h:60:#define reg_irq_nmi_rw_cmd___op___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:31:  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:32:#define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb)
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:58:#define reg_bif_slave_rw_slave_cfg___slave_id___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:60:#define reg_bif_slave_rw_slave_cfg___use_slave_id___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:63:#define reg_bif_slave_rw_slave_cfg___boot_rdy___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:66:#define reg_bif_slave_rw_slave_cfg___loopback___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:69:#define reg_bif_slave_rw_slave_cfg___dis___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:75:#define reg_bif_slave_r_slave_mode___ch0_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:78:#define reg_bif_slave_r_slave_mode___ch1_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:81:#define reg_bif_slave_r_slave_mode___ch2_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:84:#define reg_bif_slave_r_slave_mode___ch3_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:90:#define reg_bif_slave_rw_ch0_cfg___rd_hold___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:92:#define reg_bif_slave_rw_ch0_cfg___access_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:95:#define reg_bif_slave_rw_ch0_cfg___access_ctrl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:98:#define reg_bif_slave_rw_ch0_cfg___data_cs___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:103:#define reg_bif_slave_rw_ch1_cfg___rd_hold___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:105:#define reg_bif_slave_rw_ch1_cfg___access_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:108:#define reg_bif_slave_rw_ch1_cfg___access_ctrl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:111:#define reg_bif_slave_rw_ch1_cfg___data_cs___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:116:#define reg_bif_slave_rw_ch2_cfg___rd_hold___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:118:#define reg_bif_slave_rw_ch2_cfg___access_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:121:#define reg_bif_slave_rw_ch2_cfg___access_ctrl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:124:#define reg_bif_slave_rw_ch2_cfg___data_cs___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:129:#define reg_bif_slave_rw_ch3_cfg___rd_hold___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:131:#define reg_bif_slave_rw_ch3_cfg___access_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:134:#define reg_bif_slave_rw_ch3_cfg___access_ctrl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:137:#define reg_bif_slave_rw_ch3_cfg___data_cs___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:142:#define reg_bif_slave_rw_arb_cfg___brin_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:145:#define reg_bif_slave_rw_arb_cfg___brout_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:147:#define reg_bif_slave_rw_arb_cfg___bg_mode___width 3
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:149:#define reg_bif_slave_rw_arb_cfg___release___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:151:#define reg_bif_slave_rw_arb_cfg___acquire___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:154:#define reg_bif_slave_rw_arb_cfg___settle_time___width 2
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:156:#define reg_bif_slave_rw_arb_cfg___dram_ctrl___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:162:#define reg_bif_slave_r_arb_stat___init_mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:165:#define reg_bif_slave_r_arb_stat___mode___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:168:#define reg_bif_slave_r_arb_stat___brin___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:171:#define reg_bif_slave_r_arb_stat___brout___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:174:#define reg_bif_slave_r_arb_stat___bg___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:180:#define reg_bif_slave_rw_intr_mask___bus_release___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:183:#define reg_bif_slave_rw_intr_mask___bus_acquire___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:189:#define reg_bif_slave_rw_ack_intr___bus_release___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:192:#define reg_bif_slave_rw_ack_intr___bus_acquire___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:198:#define reg_bif_slave_r_intr___bus_release___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:201:#define reg_bif_slave_r_intr___bus_acquire___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:207:#define reg_bif_slave_r_masked_intr___bus_release___width 1
./arch/cris/include/arch-v32/arch/hwregs/asm/bif_slave_defs_asm.h:210:#define reg_bif_slave_r_masked_intr___bus_acquire___width 1
./arch/cris/include/arch-v10/arch/sv_addr_ag.h:27:   Note that this macro doesn't work when field width is 32 bits. */
./arch/cris/include/arch-v10/arch/sv_addr_ag.h:60:/* IO_WIDTH returns the width, in bits, of a bitfield. */
./arch/h8300/include/asm/io.h:101:static inline int h8300_buswidth(unsigned int addr)
./arch/h8300/include/asm/io.h:112:	if(h8300_buswidth(addr) && (addr & 1)) {
./arch/h8300/include/asm/io.h:159:	if(h8300_buswidth(addr)) {
./arch/h8300/include/asm/io.h:213:#define inb(addr)    ((h8300_buswidth(addr))?readw((addr) & ~1) & 0xff:readb(addr))
./arch/h8300/include/asm/io.h:216:#define outb(x,addr) ((void)((h8300_buswidth(addr) && \
./arch/sh/include/mach-se/mach/mrshpc.h:24:		/* common mode & bus width 16bit SWAP = 1*/
./arch/sh/include/mach-se/mach/mrshpc.h:27:		/* common mode & bus width 16bit SWAP = 0*/
./arch/sh/include/mach-se/mach/mrshpc.h:33:		/* attribute mode & bus width 16bit SWAP = 1*/
./arch/sh/include/mach-se/mach/mrshpc.h:36:		/* attribute mode & bus width 16bit SWAP = 0*/
./arch/sh/include/mach-se/mach/mrshpc.h:43:		__raw_writew(0x0a00, MRSHPC_IOWCR2); /* bus width 16bit SWAP = 1*/
./arch/sh/include/mach-se/mach/mrshpc.h:45:		__raw_writew(0x0200, MRSHPC_IOWCR2); /* bus width 16bit SWAP = 0*/
./arch/sh/include/asm/hd64461.h:76:#define	HD64461_LDHNSR		HD64461_IO_OFFSET(0x1016)	/* Specify output start position + width of CL1 */
./arch/sh/include/asm/io_trapped.h:14:	unsigned int minimum_bus_width;
./arch/m68k/include/asm/MC68EZ328.h:184:#define PCTRL_WIDTH_MASK	0x1f	/* CPU Clock bursts width */
./arch/m68k/include/asm/MC68VZ328.h:187:#define PCTRL_WIDTH_MASK	0x1f	/* CPU Clock bursts width */
./arch/m68k/include/asm/atarihw.h:189:  u_short scn_width;
./arch/m68k/include/asm/atarihw.h:250:#define f030_linewidth ((u_short*)      0xffff820e)
./arch/m68k/include/asm/MC68328.h:221:#define PCTRL_WIDTH_MASK	0x1f	/* CPU Clock bursts width */
./arch/m68k/include/asm/mcfdma.h:36:#define	MCFDMA_DCR_BWC_MASK  	0x0E00		/* Bandwidth ctl mask */
./arch/m68k/include/asm/mcfdma.h:37:#define MCFDMA_DCR_BWC_512      0x0200          /* Bandwidth:   512 Bytes */
./arch/m68k/include/asm/mcfdma.h:38:#define MCFDMA_DCR_BWC_1024     0x0400          /* Bandwidth:  1024 Bytes */
./arch/m68k/include/asm/mcfdma.h:39:#define MCFDMA_DCR_BWC_2048     0x0600          /* Bandwidth:  2048 Bytes */
./arch/m68k/include/asm/mcfdma.h:40:#define MCFDMA_DCR_BWC_4096     0x0800          /* Bandwidth:  4096 Bytes */
./arch/m68k/include/asm/mcfdma.h:41:#define MCFDMA_DCR_BWC_8192     0x0a00          /* Bandwidth:  8192 Bytes */
./arch/m68k/include/asm/mcfdma.h:42:#define MCFDMA_DCR_BWC_16384    0x0c00          /* Bandwidth: 16384 Bytes */
./arch/m68k/include/asm/mcfdma.h:43:#define MCFDMA_DCR_BWC_32768    0x0e00          /* Bandwidth: 32768 Bytes */
./arch/m68k/include/asm/m68360_quicc.h:360: *  tab-width: 4
./arch/m68k/include/asm/fbio.h:52:        int     fb_width;       /* pixels */
./arch/m68k/include/asm/fbio.h:176:        int     mdi_width;      /* width */
./arch/m68k/platform/68EZ328/bootlogo.h:1:#define splash_width 640
./arch/m68k/platform/68328/bootlogo.h:1:#define bootlogo_width 160
./arch/m68k/platform/68VZ328/bootlogo.h:1:#define splash_width 640
./arch/unicore32/include/mach/regs-unigfx.h:100: * width height reg UGE_WIDHEIGHT
./arch/sparc/kernel/pci_impl.h:126:	u32				msix_data_width;
./arch/sparc/include/asm/sunbpp.h:26:#define P_HCR_DSW       0x7f00      /* Data strobe width (in ticks) */
./arch/sparc/include/asm/fbio.h:52:        int     fb_width;       /* pixels */
./arch/sparc/include/asm/fbio.h:176:        int     mdi_width;      /* width */
./arch/mn10300/include/asm/busctl-regs.h:93:#define SBCNTRL1_ASW		0x00f00000	/* address strobe width */
./arch/mn10300/include/asm/busctl-regs.h:106:#define SBCNTRL2_BW		0x04000000	/* bus width */
./arch/mn10300/include/asm/pio-regs.h:125:#define P2MD_0_BOOTBW		0x0003	/* boot bus width selector mode */
./arch/mn10300/unit-asb2364/include/unit/timex.h:43:/* Check bit width of MTM interval value that sets base register */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:32:#define FCOMMAND_BW_8BIT	0x00		/* 8bit bus width */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:33:#define FCOMMAND_BW_16BIT	0x40		/* 16bit bus width */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:89:#define FPWS_PWS1W_2CLK		0x00000000 /* write pulse width 1clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:90:#define FPWS_PWS1W_3CLK		0x01000000 /* write pulse width 2clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:91:#define FPWS_PWS1W_4CLK		0x02000000 /* write pulse width 4clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:92:#define FPWS_PWS1W_5CLK		0x03000000 /* write pulse width 5clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:93:#define FPWS_PWS1W_6CLK		0x04000000 /* write pulse width 6clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:94:#define FPWS_PWS1W_7CLK		0x05000000 /* write pulse width 7clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:95:#define FPWS_PWS1W_8CLK		0x06000000 /* write pulse width 8clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:96:#define FPWS_PWS1R_3CLK		0x00010000 /* read pulse width 3clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:97:#define FPWS_PWS1R_4CLK		0x00020000 /* read pulse width 4clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:98:#define FPWS_PWS1R_5CLK		0x00030000 /* read pulse width 5clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:99:#define FPWS_PWS1R_6CLK		0x00040000 /* read pulse width 6clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:100:#define FPWS_PWS1R_7CLK		0x00050000 /* read pulse width 7clock */
./arch/mn10300/proc-mn2ws0050/include/proc/nand-regs.h:101:#define FPWS_PWS1R_8CLK		0x00060000 /* read pulse width 8clock */
./arch/x86/include/asm/perf_event_p4.h:69: * config field is 64bit width and consists of
./arch/x86/include/asm/calling.h:17:      bit more complex: up to 128 bits width we return small structures
./arch/x86/include/asm/perf_event.h:71:		unsigned int bit_width:8;
./arch/x86/include/asm/perf_event.h:93:		unsigned int bit_width_fixed:8;
./arch/x86/include/asm/perf_event.h:103:	int		bit_width_gp;
./arch/x86/include/asm/perf_event.h:104:	int		bit_width_fixed;
./arch/x86/boot/vesa.h:45:	u8 char_width;		/* 22 */
./arch/x86/mm/pf_in.h:35:unsigned int get_ins_mem_width(unsigned long ins_addr);
./arch/xtensa/include/asm/processor.h:73:/* WSBITS and WBBITS are the width of the WINDOWSTART and WINDOWBASE
./arch/xtensa/include/asm/processor.h:76:#define WSBITS  (XCHAL_NUM_AREGS / 4)      /* width of WINDOWSTART in bits */
./arch/xtensa/include/asm/processor.h:77:#define WBBITS  (XCHAL_NUM_AREGS_LOG2 - 2) /* width of WINDOWBASE in bits */
./arch/xtensa/include/asm/cacheasm.h:34:	.macro	__loop_cache_all ar at insn size line_width
./arch/xtensa/include/asm/cacheasm.h:38:	__loopi	\ar, \at, \size, (4 << (\line_width))
./arch/xtensa/include/asm/cacheasm.h:39:	\insn	\ar, 0 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:40:	\insn	\ar, 1 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:41:	\insn	\ar, 2 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:42:	\insn	\ar, 3 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:43:	__endla	\ar, \at, 4 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:48:	.macro	__loop_cache_range ar as at insn line_width
./arch/xtensa/include/asm/cacheasm.h:50:	extui	\at, \ar, 0, \line_width
./arch/xtensa/include/asm/cacheasm.h:53:	__loops	\ar, \as, \at, \line_width
./arch/xtensa/include/asm/cacheasm.h:55:	__endla	\ar, \at, (1 << (\line_width))
./arch/xtensa/include/asm/cacheasm.h:60:	.macro	__loop_cache_page ar at insn line_width
./arch/xtensa/include/asm/cacheasm.h:62:	__loopi	\ar, \at, PAGE_SIZE, 4 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:63:	\insn	\ar, 0 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:64:	\insn	\ar, 1 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:65:	\insn	\ar, 2 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:66:	\insn	\ar, 3 << (\line_width)
./arch/xtensa/include/asm/cacheasm.h:67:	__endla	\ar, \at, 4 << (\line_width)
./arch/xtensa/variants/s6000/include/variant/tie.h:76: *	bitsz = number of significant bits (regfile width, or ur/sr mask bits)
./arch/xtensa/variants/s6000/include/variant/core.h:80:#define XCHAL_INST_FETCH_WIDTH		8	/* instr-fetch width in bytes */
./arch/xtensa/variants/s6000/include/variant/core.h:81:#define XCHAL_DATA_WIDTH		16	/* data width in bytes */
./arch/xtensa/variants/s6000/include/variant/core.h:146:/*  If present, cache size in bytes == (ways * 2^(linewidth + setwidth)).  */
./arch/xtensa/variants/s6000/include/variant/dmac.h:240:	int bandwidthconserve,  /* <0: disable, 0..1: select */
./arch/xtensa/variants/s6000/include/variant/dmac.h:257:		(((bandwidthconserve > 0) ? 1 : 0) << S6_DMA_CHNCTRL_BWCONSEL) |
./arch/xtensa/variants/s6000/include/variant/dmac.h:258:		(((bandwidthconserve < 0) ? 0 : 1) << S6_DMA_CHNCTRL_BWCONENA) |
./arch/xtensa/variants/s6000/include/variant/dmac.h:303:	int bandwidthconserve,
./arch/xtensa/variants/s6000/include/variant/dmac.h:327:			bandwidthconserve, lowwmark, timestamp, enable);
./arch/xtensa/variants/fsf/include/variant/core.h:79:#define XCHAL_INST_FETCH_WIDTH		4	/* instr-fetch width in bytes */
./arch/xtensa/variants/fsf/include/variant/core.h:80:#define XCHAL_DATA_WIDTH		4	/* data width in bytes */
./arch/xtensa/variants/fsf/include/variant/core.h:140:/*  If present, cache size in bytes == (ways * 2^(linewidth + setwidth)).  */
./arch/xtensa/variants/dc232b/include/variant/tie.h:73: *	bitsz = number of significant bits (regfile width, or ur/sr mask bits)
./arch/xtensa/variants/dc232b/include/variant/core.h:80:#define XCHAL_INST_FETCH_WIDTH		4	/* instr-fetch width in bytes */
./arch/xtensa/variants/dc232b/include/variant/core.h:81:#define XCHAL_DATA_WIDTH		4	/* data width in bytes */
./arch/xtensa/variants/dc232b/include/variant/core.h:147:/*  If present, cache size in bytes == (ways * 2^(linewidth + setwidth)).  */
./arch/ia64/sn/include/xtalk/xbow.h:200:#define XB_CTRL_BNDWDTH_ALLOC_IE	0x00000100	/* bandwidth alloc */
./arch/ia64/include/asm/sn/shubio.h:1358: * bandwidth.                                                           *
./arch/ia64/include/asm/paravirt_patch.h:140: * tab-width: 8
./arch/ia64/include/asm/signal.h:93: * registers is CPU model dependent, but given that the width of
./arch/ia64/include/asm/pal.h:1367:				width		: 8,
./arch/avr32/mach-at32ap/include/mach/smc.h:63:	/* Bus width in bytes */
./arch/avr32/mach-at32ap/include/mach/smc.h:64:	u8		bus_width;
./arch/parisc/include/asm/pdc.h:403:		tc_aid  : 5,	/* ITLB: width of access ids of processor (encoded!) */
./arch/parisc/include/asm/pdc.h:404:		tc_pad1 : 8;	/* ITLB: width of space-registers (encoded) */
./arch/parisc/include/asm/pdc.h:511:	int width;
./arch/parisc/include/asm/pdc.h:647:void set_firmware_width(void);
./arch/parisc/include/asm/pdc.h:648:void set_firmware_width_unlocked(void);
./arch/parisc/include/asm/grfioctl.h:82:	unsigned int	dwidth, dlength;/* x and y sizes */
./arch/parisc/include/asm/grfioctl.h:83:	unsigned int	width, length;	/* total x and total y size */
./arch/parisc/math-emu/dbl_float.h:56: * included in the shift.  Here we need to generate two double width
./arch/mips/include/asm/jazzdma.h:88:#define R4030_MODE_WIDTH_8       (1<<3)	/* device data bus width */
./arch/mips/include/asm/sn/ioc3.h:481:#define INT_OUT_MIN_TICKS 3	/* min period is width of pulse in "ticks" */
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:329:		uint64_t width:1;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:488:		uint64_t width:1;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:499:		uint64_t width:1;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:510:		uint64_t width:1;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:521:		uint64_t width:1;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:549:		uint64_t width:1;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:561:		uint64_t width:1;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:585:		uint64_t width:1;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:790:		uint64_t bus_width:3;
./arch/mips/include/asm/octeon/cvmx-mio-defs.h:888:		uint64_t bus_width:3;
./arch/mips/include/asm/octeon/cvmx-npei-defs.h:545:		uint64_t qlm0_link_width:1;
./arch/mips/include/asm/octeon/cvmx-pip.h:103:	/* RGM+SPI 1 = partially received packet (buffering/bandwidth
./arch/mips/include/asm/octeon/cvmx-sriox-defs.h:571:		uint64_t pt_width:2;
./arch/mips/include/asm/octeon/cvmx-sriox-defs.h:582:		uint64_t pt_width:2;
./arch/mips/include/asm/octeon/cvmx-wqe.h:246:		 *       received, but internal buffering / bandwidth
./arch/mips/include/asm/mach-jz4740/jz4740_fb.h:38:* width: width of the lcd display in mm
./arch/mips/include/asm/mach-jz4740/jz4740_fb.h:47:	unsigned int width;
./arch/mips/include/asm/mach-jz4740/dma.h:36:enum jz4740_dma_width {
./arch/mips/include/asm/mach-jz4740/dma.h:61:	enum jz4740_dma_width src_width;
./arch/mips/include/asm/mach-jz4740/dma.h:62:	enum jz4740_dma_width dst_width;
./arch/mips/include/asm/mach-powertv/ioremap.h:48: * compute the width of the offset element of the conversion tables so
./arch/mips/include/asm/txx9/rbtx4939.h:136:	unsigned int width;
./arch/mips/include/asm/txx9/ndfmc.h:20:	unsigned int spw;		/* strobe pulse width in nanosecond */
./arch/mips/include/asm/txx9/dmac.h:40: * @reg_width: peripheral register width
./arch/mips/include/asm/txx9/dmac.h:45:	unsigned int	reg_width;
./arch/mips/include/asm/nile4.h:253:extern void nile4_set_pdar(u32 pdar, u32 phys, u32 size, int width,
./arch/mips/include/asm/processor.h:124:	/* The width of watchlo is 32 in a 32 bit kernel and 64 in a
./arch/mips/include/asm/mach-au1x00/au1xxx_dbdma.h:228:/* Source/Destination transfer width. */
./arch/mips/include/asm/mach-au1x00/au1xxx_dbdma.h:311:	u32	dev_devwidth;
./arch/mips/include/asm/mach-au1x00/au1xxx_dbdma.h:354:/* Set the device width of an in/out FIFO. */
./arch/mips/include/asm/mach-au1x00/au1xxx_dbdma.h:355:u32 au1xxx_dbdma_set_devwidth(u32 chanid, int bits);
./arch/mips/include/asm/mach-au1x00/au1550nd.h:13:	int devwidth;	/* 0 = 8bit device, 1 = 16bit device */
./arch/mips/include/asm/mach-au1x00/au1000_dma.h:263:	 * transfer size, device FIFO width, and coherency settings.
./arch/mips/include/asm/jazz.h:162:	unsigned int mem_bus_width : 1;
./arch/mips/include/asm/jazz.h:172:	unsigned int mem_bus_width : 1;
./arch/mips/alchemy/devboards/platform.h:18:int __init db1x_register_norflash(unsigned long size, int width,
./arch/arm/mach-pnx4008/include/mach/dma.h:91:	int dwidth;
./arch/arm/mach-pnx4008/include/mach/dma.h:92:	int swidth;
./arch/arm/mach-s3c2410/include/mach/fb.h:31:	unsigned short width;
./arch/arm/mach-s3c2410/include/mach/regs-mem.h:20:/* bus width, and wait state control */
./arch/arm/mach-s3c2410/include/mach/regs-mem.h:157:/* CAS pulse width */
./arch/arm/mach-s3c2410/include/mach/gpio-fns.h:69: *          width of filter (0 through 63)
./arch/arm/mach-davinci/include/mach/edma.h:165:enum fifo_width {
./arch/arm/mach-davinci/include/mach/edma.h:215:				enum address_mode mode, enum fifo_width);
./arch/arm/mach-davinci/include/mach/edma.h:217:				 enum address_mode mode, enum fifo_width);
./arch/arm/mach-ixp2000/include/mach/ixp2000-regs.h:335: * ADC values.  Defines data and address bus widths.
./arch/arm/include/asm/hardware/pl330.h:56:	unsigned int	data_bus_width:10; /* In number of bits */
./arch/arm/include/asm/mach/flash.h:24:	unsigned int	width;
./arch/arm/include/asm/mach/mmc.h:121:        unsigned long mmc_bus_width;
./arch/arm/include/asm/setup.h:93:	__u16		lfb_width;
./arch/arm/plat-mxc/include/mach/mxc_nand.h:26:	unsigned int width;	/* data bus width in bytes */
./arch/arm/plat-mxc/include/mach/ipu.h:128:	unsigned short		in_width;
./arch/arm/plat-mxc/include/mach/ipu.h:131:	unsigned short		out_width;
./arch/arm/mach-sa1100/include/mach/SA-1100.h:1441:#define MDCNFG_SA1110_DWID0	0x00000008	/* DRAM bus width 0/1        */
./arch/arm/mach-sa1100/include/mach/SA-1100.h:1452:#define MDCNFG_SA1110_DWID2	0x00080000	/* DRAM bus width 0/1        */
./arch/arm/mach-sa1100/include/mach/SA-1101.h:219:#define SKDCR_PLLRSH	     Fld(3,22)	/* PLL bandwidth control */
./arch/arm/mach-pxa/include/mach/pxafb.h:27: * bits 4 - 9 : for bus width
./arch/arm/mach-pxa/include/mach/pxafb.h:98:	 * 3. same to {rd,wr}_pulse_width
./arch/arm/mach-pxa/include/mach/pxafb.h:106:	unsigned	wr_pulse_width;	/* L_PCLK_WR pulse width */
./arch/arm/mach-pxa/include/mach/pxafb.h:107:	unsigned	rd_pulse_width;	/* L_FCLK_RD pulse width */
./arch/arm/mach-ep93xx/include/mach/platform.h:32:void ep93xx_register_flash(unsigned int width,
./arch/arm/plat-omap/include/plat/vrfb.h:41:extern void omap_vrfb_adjust_size(u16 *width, u16 *height,
./arch/arm/plat-omap/include/plat/vrfb.h:43:extern u32 omap_vrfb_min_phys_size(u16 width, u16 height, u8 bytespp);
./arch/arm/plat-omap/include/plat/vrfb.h:44:extern u16 omap_vrfb_max_height(u32 phys_size, u16 width, u8 bytespp);
./arch/arm/plat-omap/include/plat/vrfb.h:46:		u16 width, u16 height,
./arch/arm/plat-omap/include/plat/vrfb.h:54:static inline void omap_vrfb_adjust_size(u16 *width, u16 *height,
./arch/arm/plat-omap/include/plat/vrfb.h:56:static inline u32 omap_vrfb_min_phys_size(u16 width, u16 height, u8 bytespp)
./arch/arm/plat-omap/include/plat/vrfb.h:58:static inline u16 omap_vrfb_max_height(u32 phys_size, u16 width, u8 bytespp)
./arch/arm/plat-omap/include/plat/vrfb.h:61:		u16 width, u16 height, unsigned bytespp, bool yuv_mode) {}
./arch/arm/plat-omap/include/plat/omap_hwmod.h:229: * @width: OCP data width
./arch/arm/plat-omap/include/plat/omap_hwmod.h:247:	u8				width;
./arch/arm/plat-omap/include/plat/gpmc.h:158:int gpmc_enable_hwecc(int cs, int mode, int dev_width, int ecc_size);
./arch/arm/plat-omap/include/plat/gpio.h:162:	int bank_width;		/* GPIO bank width */
./arch/arm/plat-omap/include/plat/gpio.h:198:	int bank_width;		/* GPIO bank width */
./arch/arm/mach-rpc/include/mach/acornfb.h:13:#define acornfb_bandwidth(var) ((var)->pixclock * 8 / (var)->bits_per_pixel)
./arch/arm/mach-rpc/include/mach/acornfb.h:24:	 * Limits below are taken from RISC OS bandwidthlimit file
./arch/arm/mach-rpc/include/mach/acornfb.h:35:	return acornfb_bandwidth(var) >= limit;
./arch/arm/mach-rpc/include/mach/acornfb.h:122:		unsigned long bandwidth = acornfb_bandwidth(var);
./arch/arm/mach-rpc/include/mach/acornfb.h:124:		/* Encode bandwidth as VIDC20 setting */
./arch/arm/mach-rpc/include/mach/acornfb.h:125:		if (bandwidth > 33334)		/* < 30.0MB/s */
./arch/arm/mach-rpc/include/mach/acornfb.h:127:		else if (bandwidth > 26666)	/* < 37.5MB/s */
./arch/arm/mach-rpc/include/mach/acornfb.h:129:		else if (bandwidth > 22222)	/* < 45.0MB/s */
./arch/arm/plat-orion/include/plat/orion_nand.h:21:	u8 width;	/* buswidth */
./arch/arm/mach-at91/include/mach/at_hdmac.h:33: * @reg_width: peripheral register width
./arch/arm/mach-mxs/include/mach/mxsfb.h:22:#define STMLCDIF_8BIT 1	/** pixel data bus to the display is of 8 bit width */
./arch/arm/mach-mxs/include/mach/mxsfb.h:23:#define STMLCDIF_16BIT 0 /** pixel data bus to the display is of 16 bit width */
./arch/arm/mach-mxs/include/mach/mxsfb.h:24:#define STMLCDIF_18BIT 2 /** pixel data bus to the display is of 18 bit width */
./arch/arm/mach-mxs/include/mach/mxsfb.h:25:#define STMLCDIF_24BIT 3 /** pixel data bus to the display is of 24 bit width */
./arch/arm/mach-mxs/include/mach/mxsfb.h:37:	unsigned ld_intf_width;	/* refer STMLCDIF_* macros */
./arch/arm/mach-msm/include/mach/qdsp6v2_1x/apr_audio.h:189:	u16	bitwidth;	/* 16,24,32 */
./arch/arm/mach-msm/include/mach/qdsp6v2_1x/apr_audio.h:210:	u16	bitwidth;	/* 16,24,32 */
./arch/arm/mach-msm/include/mach/msm_fb.h:30:	int width;	
./arch/arm/mach-msm/include/mach/msm_fb.h:109:	unsigned int hsync_pulse_width;	
./arch/arm/mach-msm/include/mach/msm_fb.h:113:	unsigned int vsync_pulse_width;	
./arch/arm/mach-msm/msm_bus/msm_bus_bimc.h:18:	uint32_t addr_width;
./arch/arm/mach-msm/msm_bus/msm_bus_bimc.h:19:	uint32_t data_width;
./arch/arm/mach-msm/msm_bus/msm_bus_bimc.h:39:	uint32_t data_width;
./arch/arm/mach-msm/msm_bus/msm_bus_core.h:74:	unsigned int buswidth;
./arch/arm/plat-samsung/include/plat/sdhci.h:43: * @max_width: The maximum number of data bits supported.
./arch/arm/plat-samsung/include/plat/sdhci.h:60: * @cfg_gpio: Configure the GPIO for a specific card bit-width
./arch/arm/plat-samsung/include/plat/sdhci.h:67:	unsigned int	max_width;
./arch/arm/plat-samsung/include/plat/sdhci.h:81:	void	(*cfg_gpio)(struct platform_device *dev, int width);
./arch/arm/plat-samsung/include/plat/fb-s3c2410.h:29:	unsigned short width;
./arch/arm/plat-samsung/include/plat/gpio-fns.h:63: *          width of filter (0 through 63)
./arch/arm/plat-samsung/include/plat/dma-ops.h:32:	enum dma_slave_buswidth width;
./arch/arm/mach-tegra/include/mach/dma.h:121:	unsigned long source_bus_width;
./arch/arm/mach-tegra/include/mach/dma.h:122:	unsigned long dest_bus_width;
./arch/arm/mach-s3c24xx/include/mach/regs-mem.h:20:/* bus width, and wait state control */
./arch/arm/plat-nomadik/include/plat/ste_dma40.h:20: * Size is in the units of addr-widths (1,2,4,8 bytes)
./arch/arm/plat-nomadik/include/plat/ste_dma40.h:73:enum stedma40_periph_data_width {
./arch/arm/plat-nomadik/include/plat/ste_dma40.h:92: * @data_width: Data width of the src/dst hardware
./arch/arm/plat-nomadik/include/plat/ste_dma40.h:98:	enum stedma40_periph_data_width data_width;
./arch/arm/mach-s3c64xx/include/mach/dma.h:98:	unsigned char		 hw_width;
./arch/arm/mach-w90x900/include/mach/fb.h:47:	unsigned short width;
./arch/arm/plat-pxa/include/plat/pxa3xx_nand.h:13:	unsigned int	tRP;  /* ND_nRE pulse width */
./arch/arm/plat-pxa/include/plat/pxa3xx_nand.h:37:	unsigned int	flash_width;	/* Width of Flash memory (DWIDTH_M) */
./arch/arm/plat-pxa/include/plat/pxa3xx_nand.h:38:	unsigned int	dfc_width;	/* Width of flash controller(DWIDTH_C) */
./arch/arm/plat-pxa/include/plat/dma.h:49:#define DCMD_WIDTH1	(1 << 14)	/* 1 byte width */
./arch/arm/plat-pxa/include/plat/dma.h:50:#define DCMD_WIDTH2	(2 << 14)	/* 2 byte width (HalfWord) */
./arch/arm/plat-pxa/include/plat/dma.h:51:#define DCMD_WIDTH4	(3 << 14)	/* 4 byte width (Word) */
./arch/arm/mach-bcmring/include/mach/memory_settings.h:24:#define HW_CFG_NAND_tWP   (4 << 11)	/* Write pulse width cycle (n+1)   0-31 (25 ns) */
./arch/arm/mach-bcmring/include/mach/memory_settings.h:40:#define HW_CFG_NOR_TWP       (6 << 11)	/* Write pulse width cycle (n+1)                            (35ns)     */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:83:*  @brief   Get next available transaction width
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:86:*  @return  On success  : Next available transaction width
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:93:static inline dmacHw_TRANSACTION_WIDTH_e dmacHw_GetNextTrWidth(dmacHw_TRANSACTION_WIDTH_e tw	/*   [ IN ] Current transaction width */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:118:static inline int dmacHw_GetTrWidthInBytes(dmacHw_TRANSACTION_WIDTH_e tw	/*   [ IN ]  Transaction width */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:120:	int width = 1;
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:123:		width = 1;
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:127:		width = 2;
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:131:		width = 4;
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:135:		width = 8;
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:141:	/* Default transaction width */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_priv.h:142:	return width;
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:223:#define dmacHw_REG_CTL_DST_TR_WIDTH_MASK            0x0000000E	/* Destination transaction width mask */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:225:#define dmacHw_REG_CTL_DST_TR_WIDTH_8               0x00000000	/* Destination transaction width 8 bit */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:226:#define dmacHw_REG_CTL_DST_TR_WIDTH_16              0x00000002	/* Destination transaction width 16 bit */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:227:#define dmacHw_REG_CTL_DST_TR_WIDTH_32              0x00000004	/* Destination transaction width 32 bit */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:228:#define dmacHw_REG_CTL_DST_TR_WIDTH_64              0x00000006	/* Destination transaction width 64 bit */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:230:#define dmacHw_REG_CTL_SRC_TR_WIDTH_MASK            0x00000070	/* Source transaction width mask */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:232:#define dmacHw_REG_CTL_SRC_TR_WIDTH_8               0x00000000	/* Source transaction width 8 bit */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:233:#define dmacHw_REG_CTL_SRC_TR_WIDTH_16              0x00000010	/* Source transaction width 16 bit */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:234:#define dmacHw_REG_CTL_SRC_TR_WIDTH_32              0x00000020	/* Source transaction width 32 bit */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:235:#define dmacHw_REG_CTL_SRC_TR_WIDTH_64              0x00000030	/* Source transaction width 64 bit */
./arch/arm/mach-bcmring/include/mach/csp/dmacHw_reg.h:343:#define dmacHw_REG_COMP_PARAM_DATA_WIDTH            0x00006000	/* Data transfer width */
./arch/arm/mach-bcmring/include/mach/dma.h:158:	/* Note: With a contiuous bandwidth of 1 Gb/sec, it would take 584 years to overflow */
./arch/arm/mach-bcmring/include/mach/dma.h:381:*   DMA parameters such as transfer width, and whether this is a memory-to-memory
./arch/arm/mach-bcmring/include/mach/reg_umi.h:121:/* Write pulse width cycle (n+1) */
./arch/arm/mach-bcmring/include/mach/reg_umi.h:174:/* Write pulse width cycle (n+1) */
./arch/arm/mach-bcmring/include/csp/dmacHw.h:142:	dmacHw_CONTROLLER_ATTRIB_CHANNEL_BUS_WIDTH,	/* Channel Data bus width */
./arch/arm/mach-bcmring/include/csp/dmacHw.h:171:	dmacHw_TRANSACTION_WIDTH_e srcMaxTransactionWidth;	/* Source transaction width   */
./arch/arm/mach-bcmring/include/csp/dmacHw.h:172:	dmacHw_TRANSACTION_WIDTH_e dstMaxTransactionWidth;	/* Destination transaction width */
./arch/arm/mach-bcmring/include/csp/dmacHw.h:173:	dmacHw_BURST_WIDTH_e srcMaxBurstWidth;	/* Source burst width */
./arch/arm/mach-bcmring/include/csp/dmacHw.h:174:	dmacHw_BURST_WIDTH_e dstMaxBurstWidth;	/* Destination burst width */
./arch/blackfin/include/asm/nand.h:31:	unsigned short		data_width;
./arch/blackfin/include/asm/gptimers.h:175:void     set_gptimer_pwidth(unsigned int timer_id, uint32_t width);
./arch/blackfin/include/asm/gptimers.h:176:uint32_t get_gptimer_pwidth(unsigned int timer_id);
./arch/blackfin/include/asm/gptimers.h:219:	u32 width;
./arch/blackfin/include/asm/dma.h:161:		    char intr_mode, char dma_mode, char width, char syncmode)
./arch/blackfin/include/asm/dma.h:163:	return (direction << 1) | (width << 2) | (dma_mode << 4) |
./arch/blackfin/mach-bf548/include/mach/defBF542.h:441:#define                  TEOC_REG  0xff00     /* Selects DIOR/DIOW pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF542.h:446:#define                T2_REG_PIO  0xff0      /* DIOR/DIOW pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF542.h:455:#define                        TD  0xff       /* DIOR/DIOW asserted pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF542.h:460:#define                       TKW  0xff       /* Selects DIOW negated pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF542.h:461:#define                       TKR  0xff00     /* Selects DIOR negated pulsewidth */
./arch/blackfin/mach-bf548/include/mach/bf54x-lq043.h:23:	int		width;
./arch/blackfin/mach-bf548/include/mach/defBF547.h:722:#define                  TEOC_REG  0xff00     /* Selects DIOR/DIOW pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF547.h:727:#define                T2_REG_PIO  0xff0      /* DIOR/DIOW pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF547.h:736:#define                        TD  0xff       /* DIOR/DIOW asserted pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF547.h:741:#define                       TKW  0xff       /* Selects DIOW negated pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF547.h:742:#define                       TKR  0xff00     /* Selects DIOR negated pulsewidth */
./arch/blackfin/mach-bf548/include/mach/defBF54x_base.h:1725:#define               DDRDATWIDTH  0x3000     /* DDR data width */
./arch/blackfin/mach-bf548/include/mach/defBF54x_base.h:1727:#define               DDRDEVWIDTH  0x30000    /* DDR device width */
./arch/blackfin/mach-bf548/include/mach/defBF54x_base.h:1734:#define DDR_DATWIDTH		0x2000		/* DDR data width */
./arch/blackfin/mach-bf538/include/mach/defBF538.h:1736:#define	EBCAW_8			0x00000000 /* SDRAM external bank column address width = 8 bits */
./arch/blackfin/mach-bf538/include/mach/defBF538.h:1737:#define	EBCAW_9			0x00000010 /* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf538/include/mach/defBF538.h:1738:#define	EBCAW_10		0x00000020 /* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf538/include/mach/defBF538.h:1739:#define	EBCAW_11		0x00000030 /* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf533/include/mach/defBF532.h:817:#define EBCAW_8			0x00000000	/* SDRAM external bank column address width = 8 bits */
./arch/blackfin/mach-bf533/include/mach/defBF532.h:818:#define EBCAW_9			0x00000010	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf533/include/mach/defBF532.h:819:#define EBCAW_10			0x00000020	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf533/include/mach/defBF532.h:820:#define EBCAW_11			0x00000030	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1359:#define EB0_CAW_8			0x00000000	/* SDRAM external bank column address width = 8 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1360:#define EB0_CAW_9			0x00000010	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1361:#define EB0_CAW_10			0x00000020	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1362:#define EB0_CAW_11			0x00000030	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1369:#define EB1__CAW_8			0x00000000	/* SDRAM external bank column address width = 8 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1370:#define EB1__CAW_9			0x00001000	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1371:#define EB1__CAW_10			0x00002000	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1372:#define EB1__CAW_11			0x00003000	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1379:#define EB2__CAW_8			0x00000000	/* SDRAM external bank column address width = 8 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1380:#define EB2__CAW_9			0x00100000	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1381:#define EB2__CAW_10			0x00200000	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1382:#define EB2__CAW_11			0x00300000	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1389:#define EB3__CAW_8			0x00000000	/* SDRAM external bank column address width = 8 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1390:#define EB3__CAW_9			0x10000000	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1391:#define EB3__CAW_10			0x20000000	/* SDRAM external bank column address width = 9 bits */
./arch/blackfin/mach-bf561/include/mach/defBF561.h:1392:#define EB3__CAW_11			0x30000000	/* SDRAM external bank column address width = 9 bits */
./arch/alpha/include/asm/io.h:81:	/* Crop to the physical address width of the processor.  */
./arch/powerpc/include/asm/fsl_lbc.h:248:	int width;
./arch/powerpc/include/asm/ps3gpu.h:71:				  u64 ioif_offset, u64 sync_width, u64 pitch)
./arch/powerpc/include/asm/ps3gpu.h:75:					 ddr_offset, ioif_offset, sync_width,
./arch/powerpc/include/asm/btext.h:11:extern void btext_update_display(unsigned long phys, int width, int height,
./arch/powerpc/include/asm/btext.h:13:extern void btext_setup_display(int width, int height, int depth, int pitch,
./arch/powerpc/include/asm/ps3av.h:561:	u16 width;		/* in: width in pixel */
./arch/powerpc/boot/redboot.h:36:    int            bi_flashwidth; /* Width (8,16,32,64) */
./arch/tile/include/asm/smp.h:51:#define smp_width		(smp_topology.width)
./arch/tile/include/asm/smp.h:56:	return cpu % smp_width;
./arch/tile/include/asm/smp.h:60:	return cpu / smp_width;
./arch/tile/include/asm/smp.h:64:	return y * smp_width + x;
./arch/tile/include/asm/smp.h:92:#define smp_width		1
./arch/tile/include/asm/smp.h:116:	return HV_LOTAR_X(lotar) + (HV_LOTAR_Y(lotar) * smp_width);
./arch/tile/include/asm/memprof.h:16: * bandwidth is being consumed at each memory controller.  The
./arch/tile/include/hv/hypervisor.h:789:  int width;
./arch/tile/include/hv/hypervisor.h:2141:/** The width of a LOTAR's x or y bitfield. */
./net/batman-adv/types.h:154:	atomic_t gw_bandwidth;		/* gw bandwidth */
./net/batman-adv/main.h:221: * more then 2**(bitwidth(x)-1)-1.
./net/batman-adv/gateway_common.h:35:void gw_bandwidth_to_kbit(uint8_t gw_class, int *down, int *up);
./net/batman-adv/gateway_common.h:36:ssize_t gw_bandwidth_set(struct net_device *net_dev, char *buff, size_t count);
./sound/pci/azt3328.h:339:/* helper macro to align I/O port ranges to 32bit I/O width */
./sound/soc/tegra/tegra_pcm.h:39:	unsigned long width;
./sound/core/oss/pcm_plugin.h:59:	int src_width;			/* sample width in bits */
./sound/core/oss/pcm_plugin.h:60:	int dst_width;			/* sample width in bits */
./sound/ppc/snd_ps3.h:51:	uint32_t avs_audio_width;
./sound/firewire/iso-resources.h:10: * struct fw_iso_resources - manages channel/bandwidth allocation
./sound/firewire/iso-resources.h:15: * bandwidth) for one isochronous stream.
./sound/firewire/iso-resources.h:23:	unsigned int bandwidth; /* in bandwidth units, without overhead */
./sound/firewire/iso-resources.h:24:	unsigned int bandwidth_overhead;
