int fimc_prepare_addr ( struct fimc_ctx * ctx , struct vb2_buffer * vb , struct fimc_frame * frame , struct fimc_addr * addr ) { int ret = 0 ; u32 pix_size ; pix_size = frame -> width * frame -> height ; dbg ( "memplanes= %d, colplanes= %d, pix_size= %d" , frame -> fmt -> memplanes , frame -> fmt -> colplanes , pix_size ) ; addr -> y = vb2_dma_contig_plane_dma_addr ( vb , 0 ) ; if ( frame -> fmt -> memplanes == 1 ) { switch ( frame -> fmt -> colplanes ) { case 1 : addr -> cb = 0 ; addr -> cr = 0 ; break ; case 2 : addr -> cb = ( u32 ) ( addr -> y + pix_size ) ; addr -> cr = 0 ; break ; case 3 : addr -> cb = ( u32 ) ( addr -> y + pix_size ) ; if ( FIMC_FMT_YCBCR420 == frame -> fmt -> color ) { addr -> cr = ( u32 ) ( addr -> cb + ( pix_size >> 2 ) ) ; } else { addr -> cr = ( u32 ) ( addr -> cb + ( pix_size >> 1 ) ) ; } break ; default : return - EINVAL ; } } if ( ! frame -> fmt -> mdataplanes ) { if ( frame -> fmt -> memplanes >= 2 ) { addr -> cb = vb2_dma_contig_plane_dma_addr ( vb , 1 ) ; } if ( frame -> fmt -> memplanes == 3 ) { addr -> cr = vb2_dma_contig_plane_dma_addr ( vb , 2 ) ; } } dbg ( "DMA ADDR: y= 0x%X  cb= 0x%X cr= 0x%X ret= %d" , addr -> y , addr -> cb , addr -> cr , ret ) ; return ret ; } 