##-----------------------------------------------------------------------------
##
## (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
## Project    : Series-7 Integrated Block for PCI Express
## File       : xilinx_pcie_7x_ep_x8g2_VC707.xdc
## Version    : 3.0
#
###############################################################################
# User Configuration 
# Link Width   - x8
# Link Speed   - gen2
# Family       - virtex7
# Part         - xc7vx485t
# Package      - ffg1761
# Speed grade  - -2
# PCIe Block   - X1Y0
###############################################################################
#
###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################

###############################################################################
# User Physical Constraints
###############################################################################


###############################################################################
# Pinout and Related I/O Constraints
###############################################################################

#
# SYS reset (input) signal.  The sys_reset_n signal should be
# obtained from the PCI Express interface if possible.  For
# slot based form factors, a system reset signal is usually
# present on the connector.  For cable based form factors, a
# system reset signal may not be available.  In this case, the
# system reset signal must be generated locally by some form of
# supervisory circuit.  You may change the IOSTANDARD and LOC
# to suit your requirements and VCCO voltage banking rules.
# Some 7 series devices do not have 3.3 V I/Os available.
# Therefore the appropriate level shift is required to operate
# with these devices that contain only 1.8 V banks.
#

###############################################################################
# Physical Constraints
###############################################################################
#
# SYS clock 100 MHz (input) signal. The sys_clk_p and sys_clk_n
# signals are the PCI Express reference clock. Virtex-7 GT
# Transceiver architecture requires the use of a dedicated clock
# resources (FPGA input pins) associated with each GT Transceiver.
# To use these pins an IBUFDS primitive (refclk_ibuf) is
# instantiated in user's design.
# Please refer to the Virtex-7 GT Transceiver User Guide
# (UG) for guidelines regarding clock resource selection.
#

#set_property IOSTANDARD LVCMOS18 [get_ports RST_N_sys_rst_n]
#set_property PULLUP true [get_ports RST_N_sys_rst_n]
#set_property LOC AV35 [get_ports RST_N_sys_rst_n]

set_property IOSTANDARD LVCMOS18 [get_ports RST_N_pcie_rst_n]
set_property PULLUP true [get_ports RST_N_pcie_rst_n]
set_property LOC AV35 [get_ports RST_N_pcie_rst_n]
set_false_path -from [get_ports RST_N_pcie_rst_n]

set_property IOSTANDARD DIFF_SSTL15 [get_ports CLK_pcie_clk_*]
set_property LOC AB7 [get_ports CLK_pcie_clk_n]
set_property LOC AB8 [get_ports CLK_pcie_clk_p]

set_property IOSTANDARD DIFF_SSTL15 [get_ports CLK_sys_clk_*]
set_property LOC E18 [get_ports CLK_sys_clk_n]
set_property LOC E19 [get_ports CLK_sys_clk_p]

set_property IOSTANDARD LVCMOS18 [get_ports CLK_emcclk]
#set_property LOC AP37 [get_ports CLK_emcclk]

set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Type1 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN div-1 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]


##New
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property CONFIG_MODE BPI16 [current_design]
set_property CFGBVS GND [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]


set_property IOSTANDARD LVCMOS18 [get_ports led[0]]
set_property IOSTANDARD LVCMOS18 [get_ports led[1]]
set_property IOSTANDARD LVCMOS18 [get_ports led[2]]


set_property IOSTANDARD LVCMOS18 [get_ports led[3]]

set_property LOC AM39 [get_ports led[0]]
set_property LOC AN39 [get_ports led[1]]
set_property LOC AR37 [get_ports led[2]]
# USER CLK HEART BEAT = led_3
set_property LOC AT37 [get_ports led[3]]

set_property LOC IBUFDS_GTE2_X1Y5 [get_cells -hier refclk_ibuf]




###############################################################################
# Timing Constraints
###############################################################################
#
create_clock -name sys_clk -period 10 [get_pins -hier refclk_ibuf/O]
#

create_generated_clock -name pcie_clk_125mhz [get_pins -hier -filter {NAME =~ *pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0}]
create_generated_clock -name pcie_clk_250mhz [get_pins -hier -filter {NAME =~ *pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1}]

create_generated_clock -name pcie_clk_125mhz_mux \ 
                        -source [get_pins -hier pclk_i1_bufgctrl.pclk_i1/I0] \
                        -divide_by 1 \
                        [get_pins -hier pclk_i1_bufgctrl.pclk_i1/O]
#
create_generated_clock -name pcie_clk_250mhz_mux \ 
                        -source [get_pins -hier pclk_i1_bufgctrl.pclk_i1/I1] \
                        -divide_by 1 -add -master_clock [get_clocks -of [get_pins -hier pclk_i1_bufgctrl.pclk_i1/I1]] \
                        [get_pins -hier pclk_i1_bufgctrl.pclk_i1/O]
#
set_clock_groups -name pcieclkmux -physically_exclusive -group clk_125mhz_mux -group clk_250mhz_mux



# PCIe Lane 0
set_property LOC GTXE2_CHANNEL_X1Y11 [get_cells -hierarchical -regexp {.*pipe_lane\[0\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 1
set_property LOC GTXE2_CHANNEL_X1Y10 [get_cells -hierarchical -regexp {.*pipe_lane\[1\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 2
set_property LOC GTXE2_CHANNEL_X1Y9 [get_cells -hierarchical -regexp {.*pipe_lane\[2\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 3
set_property LOC GTXE2_CHANNEL_X1Y8 [get_cells -hierarchical -regexp {.*pipe_lane\[3\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 4
set_property LOC GTXE2_CHANNEL_X1Y7 [get_cells -hierarchical -regexp {.*pipe_lane\[4\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 5
set_property LOC GTXE2_CHANNEL_X1Y6 [get_cells -hierarchical -regexp {.*pipe_lane\[5\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 6
set_property LOC GTXE2_CHANNEL_X1Y5 [get_cells -hierarchical -regexp {.*pipe_lane\[6\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 7
set_property LOC GTXE2_CHANNEL_X1Y4 [get_cells -hierarchical -regexp {.*pipe_lane\[7\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]

set_property LOC PCIE_X1Y0 [get_cells -hierarchical -regexp {.*pcie_7x_i/pcie_block_i}]


set_property LOC Y4   [get_ports { pcie_pins_rxp_i[0] }]
set_property LOC AA6  [get_ports { pcie_pins_rxp_i[1] }]
set_property LOC AB4  [get_ports { pcie_pins_rxp_i[2] }]
set_property LOC AC6  [get_ports { pcie_pins_rxp_i[3] }]
set_property LOC AD4  [get_ports { pcie_pins_rxp_i[4] }]
set_property LOC AE6  [get_ports { pcie_pins_rxp_i[5] }]
set_property LOC AF4  [get_ports { pcie_pins_rxp_i[6] }]
set_property LOC AG6  [get_ports { pcie_pins_rxp_i[7] }]

set_property LOC Y3   [get_ports { pcie_pins_rxn_i[0] }]
set_property LOC AA5  [get_ports { pcie_pins_rxn_i[1] }]
set_property LOC AB3  [get_ports { pcie_pins_rxn_i[2] }]
set_property LOC AC5  [get_ports { pcie_pins_rxn_i[3] }]
set_property LOC AD3  [get_ports { pcie_pins_rxn_i[4] }]
set_property LOC AE5  [get_ports { pcie_pins_rxn_i[5] }]
set_property LOC AF3  [get_ports { pcie_pins_rxn_i[6] }]
set_property LOC AG5  [get_ports { pcie_pins_rxn_i[7] }]

set_property LOC W2   [get_ports { pcie_pins_TXP[0] }]
set_property LOC AA2  [get_ports { pcie_pins_TXP[1] }]
set_property LOC AC2  [get_ports { pcie_pins_TXP[2] }]
set_property LOC AE2  [get_ports { pcie_pins_TXP[3] }]
set_property LOC AG2  [get_ports { pcie_pins_TXP[4] }]
set_property LOC AH4  [get_ports { pcie_pins_TXP[5] }]
set_property LOC AJ2  [get_ports { pcie_pins_TXP[6] }]
set_property LOC AK4  [get_ports { pcie_pins_TXP[7] }]

set_property LOC W1   [get_ports { pcie_pins_TXN[0] }]
set_property LOC AA1  [get_ports { pcie_pins_TXN[1] }]
set_property LOC AC1  [get_ports { pcie_pins_TXN[2] }]
set_property LOC AE1  [get_ports { pcie_pins_TXN[3] }]
set_property LOC AG1  [get_ports { pcie_pins_TXN[4] }]
set_property LOC AH3  [get_ports { pcie_pins_TXN[5] }]
set_property LOC AJ1  [get_ports { pcie_pins_TXN[6] }]
set_property LOC AK3  [get_ports { pcie_pins_TXN[7] }]


set_false_path -from [get_ports RST_N_sys_rst_n]

set_clock_groups -asynchronous -group {sys_clk} -group {userclk2}
set_clock_groups -asynchronous -group {pcie_clk_125mhz} -group {userclk2}
set_clock_groups -asynchronous -group {pcie_clk_250mhz} -group {userclk2}

#set_false_path -to [get_pins -hier {pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0}]
#set_false_path -to [get_pins -hier {pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1}]
set_false_path -to [get_pins -hier {pclk_i1_bufgctrl.pclk_i1/S0}]
set_false_path -to [get_pins -hier {pclk_i1_bufgctrl.pclk_i1/S1}]
#

#set_false_path -from [get_cells -hierarchical -regexp {NAME=~rst125*}]
#set_false_path -from [get_cells -hierarchical -regexp {NAME=~rst250*}]
#set_false_path -from [get_cells -hierarchical -regexp {NAME=~*pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg*}]
#set_false_path -from [get_cells -hierarchical -regexp {NAME=~*pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C}]
#set_false_path -from [get_pins -hierarchical -filter {NAME=~*pcie_7x_0_i/inst/inst/user_reset_out_reg/C}]

set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/dEnqPtr*}] -filter {NAME =~ *CLR}]
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/dNotEmptyReg*}] -filter {NAME =~ *CLR}]
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/dGDeqPtr*}] -filter {NAME =~ *CLR}]
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/dGDeqPtr*}] -filter {NAME =~ *PRE}]

set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/sSyncReg*}] -filter {NAME =~ *CLR}]
#set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/sSyncReg*}] -filter {NAME =~ *PRE}]

set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/dSyncReg*}] -filter {NAME =~ *CLR}]
#set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/dSyncReg*}] -filter {NAME =~ *PRE}]

set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/*}] -filter {NAME =~ *CLR}]
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *ioRecvQ/*}] -filter {NAME =~ *PRE}]

#rst125/reset_hold_reg[7]_replica/C
set_false_path -from [get_pins -of_objects [get_cells -hier -filter {NAME=~ *rst125/*}] -filter {NAME=~ *C}]
set_false_path -from [get_pins -hier -filter {NAME =~ *pcie_7x_0_i/inst/inst/user_reset_out_*/C}]

###############################################################################
# End
###############################################################################


