{:input (genetic.crossover/dumb-crossover 1265479514 (genetic.mutation/change-constant-value 1242544905 (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))) (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_8_:missing_9 , \\wire1_:missing_9 , \\wire:missing_edge , wire19_3, wire20_36);\n  wire \\:missing_edge ;\n  input \\wire0_8_:missing_9 ;\n  wire \\wire0_8_:missing_9 ;\n  wire wire10_14;\n  wire \\wire10_:missing_12_26 ;\n  wire \\wire11_:missing_18 ;\n  wire \\wire12_:missing ;\n  wire wire15_3;\n  output wire19_3;\n  wire wire19_3;\n  input \\wire1_:missing_9 ;\n  wire \\wire1_:missing_9 ;\n  output wire20_36;\n  wire wire20_36;\n  wire \\wire21_35_:missing ;\n  wire \\wire22_:missing ;\n  wire wire23_3;\n  wire \\wire23_:missing ;\n  wire \\wire24_:missing ;\n  wire \\wire25_:missing ;\n  wire \\wire26_3_:missing ;\n  wire wire27_3;\n  wire \\wire27_:missing ;\n  wire wire28_3;\n  wire \\wire28_:missing ;\n  wire \\wire29_3_:missing ;\n  wire \\wire29_:missing ;\n  wire wire30_31;\n  wire \\wire31_:missing ;\n  wire wire32_11;\n  wire \\wire32_30_:missing ;\n  wire \\wire32_31_:missing ;\n  wire wire32_36;\n  wire \\wire32_8_:missing ;\n  wire \\wire32_:missing ;\n  wire wire35;\n  wire \\wire3_:missing_16_17 ;\n  wire wire5_13;\n  wire \\wire5_3_:missing ;\n  wire wire6_11;\n  wire \\wire6_:missing ;\n  wire wire7_18;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_32_33_26 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_13 = 2'h1 >> \\wire5_3_:missing ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire3_:missing_16_17 ;\n  assign \\wire23_:missing  = 2'h1 >> wire23_3;\n  assign \\wire24_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire25_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire10_:missing_12_26  = 2'h1 >> \\wire26_3_:missing ;\n  assign \\wire27_:missing  = 2'h1 >> wire27_3;\n  assign \\wire6_:missing  = 2'h1 >> wire6_11;\n  assign \\wire28_:missing  = 2'h1 >> wire28_3;\n  assign \\wire29_:missing  = 2'h1 >> \\wire29_3_:missing ;\n  assign wire30_31 = 4'h6 >> { \\wire32_30_:missing , \\wire32_30_:missing  };\n  assign \\wire31_:missing  = 4'h6 >> { \\wire32_31_:missing , wire30_31 };\n  assign \\wire32_:missing  = 4'h8 >> { \\wire:missing_32_33_26 , \\wire:missing_32_33_26  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_32_33_26 , \\wire:missing_32_33_26  };\n  assign wire7_18 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire8_:missing  = 4'h6 >> { \\wire32_8_:missing , \\wire0_8_:missing_9  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire1_:missing_9 , \\wire0_8_:missing_9  };\n  assign wire10_14 = 4'h2 >> { \\wire10_:missing_12_26 , \\wire10_:missing_12_26  };\n  assign wire6_11 = 4'h6 >> { wire32_11, \\wire11_:missing_18  };\n  assign \\wire12_:missing  = 4'h8 >> { \\wire10_:missing_12_26 , \\wire10_:missing_12_26  };\n  assign \\wire5_3_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire21_35_:missing  = 1'h0;\n  assign \\wire22_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire20_36 = wire32_36;\n  assign wire35 = \\wire21_35_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire11_:missing_18  = wire7_18;\n  assign \\wire:missing_edge  = \\wire3_:missing_16_17 ;\n  assign \\wire:missing_15  = wire15_3;\n  assign \\wire:missing_14  = wire10_14;\n  assign \\wire:missing_edge  = wire5_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:3.1-86.10\" *)\nmodule postsynth(\\wire0_8_:missing_9 , \\wire1_:missing_9 , \\wire:missing_edge , wire19_3, wire20_36);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:5.9-5.28\" *)\n  input \\wire0_8_:missing_9 ;\n  wire \\wire0_8_:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:9.8-9.27\" *)\n  wire \\wire11_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:12.10-12.18\" *)\n  output wire19_3;\n  wire wire19_3;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:14.9-14.26\" *)\n  input \\wire1_:missing_9 ;\n  wire \\wire1_:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:16.10-16.19\" *)\n  output wire20_36;\n  wire wire20_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:18.8-18.27\" *)\n  wire \\wire21_35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:19.8-19.24\" *)\n  wire \\wire22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:22.8-22.24\" *)\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:23.8-23.24\" *)\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:36.8-36.17\" *)\n  wire wire32_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:39.8-39.14\" *)\n  wire wire35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:40.8-40.29\" *)\n  wire \\wire3_:missing_16_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:41.8-41.16\" *)\n  wire wire5_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:42.8-42.25\" *)\n  wire \\wire5_3_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:45.8-45.16\" *)\n  wire wire7_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/97B941E2.v:50.10-50.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire11_:missing_18  = 1'h0;\n  assign wire19_3 = 1'hx;\n  assign wire20_36 = 1'hx;\n  assign \\wire21_35_:missing  = 1'h0;\n  assign \\wire22_:missing  = 1'h1;\n  assign \\wire24_:missing  = 1'h0;\n  assign \\wire25_:missing  = 1'h0;\n  assign wire32_36 = 1'hx;\n  assign wire35 = 1'h0;\n  assign \\wire3_:missing_16_17  = 1'h1;\n  assign wire5_13 = 1'h1;\n  assign \\wire5_3_:missing  = 1'h1;\n  assign wire7_18 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:00:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr/src/top.v'.\nSBY  3:00:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] Copy '/tmp/fuzzmount2DDF5D8C/97B941E2.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr/src/97B941E2.v'.\nSBY  3:00:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] Copy '/tmp/fuzzmount2DDF5D8C/97B941E2.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr/src/97B941E2.post.v'.\nSBY  3:00:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] engine_0: abc pdr\nSBY  3:00:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:00:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/97B941E2.v:65$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/97B941E2.v:65$36.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:00:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/97B941E2.v:68$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/97B941E2.v:68$39.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:00:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] base: Warning: Wire presynth.\\wire20_36 is used but has no driver.\nSBY  3:00:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] base: Warning: Wire presynth.\\wire19_3 is used but has no driver.\nSBY  3:00:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] base: finished (returncode=0)\nSBY  3:00:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:00:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] aig: Warning: Wire presynth.\\wire20_36 is used but has no driver.\nSBY  3:00:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] aig: Warning: Wire presynth.\\wire19_3 is used but has no driver.\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] aig: finished (returncode=0)\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] engine_0: Warning: The network has no constraints.\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] engine_0: finished (returncode=0)\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] engine_0: Status returned by engine: FAIL\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr'.\nSBY  3:00:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqxe7h5dr] DONE (FAIL, rc=2)\n", :err ""}}}