Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: L:/Application/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 73584962560a4b06b71b478ab20fffe9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Dual_core_mcu_tb_behav xil_defaultlib.Dual_core_mcu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'fifo_advanced_module' does not have a parameter named SEND_PACKET [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:685]
WARNING: [VRFC 10-2861] module 'fifo_advanced_module' does not have a parameter named RECEIVE_PACKET [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:686]
WARNING: [VRFC 10-2861] module 'fifo_advanced_module' does not have a parameter named SEND_PACKET [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:724]
WARNING: [VRFC 10-2861] module 'fifo_advanced_module' does not have a parameter named RECEIVE_PACKET [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:725]
WARNING: [VRFC 10-2861] module 'uart_peripheral' does not have a parameter named SLEEP_MODE [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:765]
WARNING: [VRFC 10-2861] module 'uart_peripheral' does not have a parameter named SLEEP_MODE [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:795]
WARNING: [VRFC 10-2861] module 'uart_peripheral' does not have a parameter named SLEEP_MODE [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv:101]
WARNING: [VRFC 10-2861] module 'uart_peripheral' does not have a parameter named SLEEP_MODE [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv:117]
WARNING: [VRFC 10-2861] module 'uart_peripheral' does not have a parameter named RX_FLAG_CONFIG [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'debug_1' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:420]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'debug_2' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:473]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'amount_byte_snd_big' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:697]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 'data_snd_big' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:698]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'amount_byte_snd_big' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:736]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 'data_snd_big' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:737]
WARNING: [VRFC 10-5021] port 'RX' is not connected on this instance [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv:99]
WARNING: [VRFC 10-5021] port 'rd_access' is not connected on this instance [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:360]
WARNING: [VRFC 10-5021] port 'rd_access' is not connected on this instance [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:422]
WARNING: [VRFC 10-5021] port 'main_program_state' is not connected on this instance [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:508]
WARNING: [VRFC 10-5021] port 'rd_ins' is not connected on this instance [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:614]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v" Line 1. Module Sync_primitive_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v" Line 1. Module Sync_primitive_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Dual_core_mcu_v
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.waiting_module(END_COUNTER=12500...
Compiling module xil_defaultlib.Processor(MAIN_RPOCESSOR=1'b1,FI...
Compiling module xil_defaultlib.Processor(MAIN_RPOCESSOR=1'b0,FI...
Compiling module xil_defaultlib.Sync_primitive_default
Compiling module xil_defaultlib.Registers_management_default
Compiling module xil_defaultlib.LIFO_module(DATA_WIDTH=12,LIFO_D...
Compiling module xil_defaultlib.Multi_processor_manager_default
Compiling module xil_defaultlib.ram(DUAL_READ_HANDLER=1'b1,RESER...
Compiling module xil_defaultlib.ram_pm(ADDR_DEPTH=1024,RESERVED_...
Compiling module xil_defaultlib.fifo_module(WIDTH=1,SLEEP_MODE=1...
Compiling module xil_defaultlib.Interrupt_controller
Compiling module xil_defaultlib.timer_INT_handler_default
Compiling module xil_defaultlib.waiting_module(END_COUNTER=20)
Compiling module xil_defaultlib.external_INT_handler_default
Compiling module xil_defaultlib.waiting_module(END_COUNTER=10000...
Compiling module xil_defaultlib.fifo_advanced_module(FINISH_RECE...
Compiling module xil_defaultlib.waiting_module(END_COUNTER=50000...
Compiling module xil_defaultlib.fifo_advanced_module_default
Compiling module xil_defaultlib.TX_controller_default
Compiling module xil_defaultlib.RX_controller_default
Compiling module xil_defaultlib.baudrate_generator(INTERNAL_CLOC...
Compiling module xil_defaultlib.baudrate_generator(INTERNAL_CLOC...
Compiling module xil_defaultlib.fifo_module(DEPTH=64)
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=9...
Compiling module xil_defaultlib.fifo_module_default
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=9...
Compiling module xil_defaultlib.Dual_core_mcu(INTERNAL_CLOCK=960...
Compiling module xil_defaultlib.fifo_module(DEPTH=65536)
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=9...
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=9...
Compiling module xil_defaultlib.Dual_core_mcu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dual_core_mcu_tb_behav
