INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/centient_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centient_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/score_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sim_1/new/tb_centient.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_centient
