Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov 26 22:06:01 2016
| Host         : QH-20151017YOIZ running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab7_2_control_sets_placed.rpt
| Design       : lab7_2
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    17 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           11 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+-----------------------------+------------------+----------------+
|            Clock Signal           | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+-----------------------------+------------------+----------------+
|  FSM_sequential_ns_reg[2]_i_2_n_0 |               |                             |                1 |              3 |
|  clk1/out[0]                      |               | FSM_sequential_s[2]_i_1_n_0 |                2 |              3 |
|  S_reg[2]_i_2_n_0                 |               |                             |                3 |              6 |
|  CLK_IBUF_BUFG                    |               |                             |                7 |             27 |
+-----------------------------------+---------------+-----------------------------+------------------+----------------+


