|project
res => IR24:inst3.reset
res => BuffReg16:RZ.reset
res => BuffReg16:RA.reset
res => registerFile:inst8.Reset
res => BuffReg16:RY.reset
res => BuffReg16:RM.reset
res => BuffReg16:RB_inst.reset
res => InstructionAddressGenerator:inst1.aclr
res => Reg16:PS.reset
res => ControlUnit:inst2.reset
res => Reg16:inst4.reset
clk => IR24:inst3.Clock
clk => MemoryInterface:no.clock
clk => BuffReg16:RZ.Clock
clk => BuffReg16:RA.Clock
clk => registerFile:inst8.Clock
clk => BuffReg16:RY.Clock
clk => IO_MemoryInterface:inst12.clock
clk => BuffReg16:RM.Clock
clk => BuffReg16:RB_inst.Clock
clk => InstructionAddressGenerator:inst1.clock
clk => Reg16:PS.Clock
clk => ControlUnit:inst2.clock
clk => Reg16:inst4.Clock
key[0] => inst17[0].IN0
key[1] => inst17[1].IN0
key[2] => inst17[2].IN0
key[3] => inst17[3].IN0
sw[0] => IO_MemoryInterface:inst12.SW[0]
sw[1] => IO_MemoryInterface:inst12.SW[1]
sw[2] => IO_MemoryInterface:inst12.SW[2]
sw[3] => IO_MemoryInterface:inst12.SW[3]
sw[4] => IO_MemoryInterface:inst12.SW[4]
sw[5] => IO_MemoryInterface:inst12.SW[5]
sw[6] => IO_MemoryInterface:inst12.SW[6]
sw[7] => IO_MemoryInterface:inst12.SW[7]
sw[8] => IO_MemoryInterface:inst12.SW[8]
sw[9] => IO_MemoryInterface:inst12.SW[9]


|project|ControlUnit:inst2
opCode[0] => process_0.IN0
opCode[0] => process_0.IN1
opCode[0] => process_0.IN1
opCode[0] => process_0.IN1
opCode[0] => process_0.IN0
opCode[0] => process_0.IN0
opCode[0] => process_0.IN1
opCode[0] => process_0.IN1
opCode[0] => process_0.IN1
opCode[0] => process_0.IN1
opCode[0] => process_0.IN1
opCode[0] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[2] => process_0.IN0
opCode[2] => process_0.IN0
opCode[2] => process_0.IN0
opCode[3] => process_0.IN1
opCode[3] => process_0.IN1
opCode[3] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[0] => process_0.IN1
Cond[1] => process_0.IN1
Cond[1] => process_0.IN1
Cond[1] => process_0.IN1
Cond[1] => process_0.IN1
Cond[1] => process_0.IN1
Cond[1] => process_0.IN1
Cond[1] => process_0.IN1
Cond[1] => process_0.IN1
Cond[2] => process_0.IN0
Cond[2] => process_0.IN0
Cond[2] => process_0.IN0
Cond[2] => process_0.IN0
Cond[3] => process_0.IN1
Cond[3] => process_0.IN1
Cond[3] => process_0.IN1
Cond[3] => process_0.IN1
opx[0] => Equal4.IN2
opx[0] => Equal5.IN0
opx[0] => Equal6.IN2
opx[0] => Equal7.IN1
opx[0] => Equal8.IN2
opx[1] => Equal4.IN1
opx[1] => Equal5.IN2
opx[1] => Equal6.IN0
opx[1] => Equal7.IN0
opx[1] => Equal8.IN1
opx[2] => Equal4.IN0
opx[2] => Equal5.IN1
opx[2] => Equal6.IN1
opx[2] => Equal7.IN2
opx[2] => Equal8.IN0
s => s_out.DATAB
s => s_out.DATAB
s => s_out.DATAB
s => s_out.DATAB
s => s_out.DATAB
n => cond_enable.OUTPUTSELECT
n => process_0.IN0
n => process_0.IN0
n => cond_enable.OUTPUTSELECT
n => process_0.IN0
c => cond_enable.OUTPUTSELECT
c => process_0.IN0
c => cond_enable.OUTPUTSELECT
c => process_0.IN0
v => cond_enable.OUTPUTSELECT
v => process_0.IN1
v => process_0.IN0
v => cond_enable.OUTPUTSELECT
v => process_0.IN1
v => process_0.IN1
v => process_0.IN0
z => process_0.IN1
z => process_0.IN1
z => cond_enable.DATAB
z => cond_enable.OUTPUTSELECT
z => process_0.IN1
z => process_0.IN1
z => process_0.IN1
z => process_0.IN1
mfc => process_0.IN1
mfc => pc_enable.DATAB
clock => s_out~reg0.CLK
clock => inc_select~reg0.CLK
clock => pc_enable~reg0.CLK
clock => pc_select~reg0.CLK
clock => mem_write~reg0.CLK
clock => mem_read~reg0.CLK
clock => ma_select~reg0.CLK
clock => ir_enable~reg0.CLK
clock => extend[0]~reg0.CLK
clock => extend[1]~reg0.CLK
clock => b_inv~reg0.CLK
clock => a_inv~reg0.CLK
clock => b_select~reg0.CLK
clock => rf_write~reg0.CLK
clock => y_select[0]~reg0.CLK
clock => y_select[1]~reg0.CLK
clock => c_select[0]~reg0.CLK
clock => c_select[1]~reg0.CLK
clock => alu_op[0]~reg0.CLK
clock => alu_op[1]~reg0.CLK
clock => wmfc.CLK
clock => stage[0].CLK
clock => stage[1].CLK
clock => stage[2].CLK
clock => stage[3].CLK
clock => stage[4].CLK
clock => stage[5].CLK
clock => stage[6].CLK
clock => stage[7].CLK
clock => stage[8].CLK
clock => stage[9].CLK
clock => stage[10].CLK
clock => stage[11].CLK
clock => stage[12].CLK
clock => stage[13].CLK
clock => stage[14].CLK
clock => stage[15].CLK
clock => stage[16].CLK
clock => stage[17].CLK
clock => stage[18].CLK
clock => stage[19].CLK
clock => stage[20].CLK
clock => stage[21].CLK
clock => stage[22].CLK
clock => stage[23].CLK
clock => stage[24].CLK
clock => stage[25].CLK
clock => stage[26].CLK
clock => stage[27].CLK
clock => stage[28].CLK
clock => stage[29].CLK
clock => stage[30].CLK
clock => stage[31].CLK
clock => cond_enable.CLK
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT


|project|IR24:inst3
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
data[16] => output[16]~reg0.DATAIN
data[17] => output[17]~reg0.DATAIN
data[18] => output[18]~reg0.DATAIN
data[19] => output[19]~reg0.DATAIN
data[20] => output[20]~reg0.DATAIN
data[21] => output[21]~reg0.DATAIN
data[22] => output[22]~reg0.DATAIN
data[23] => output[23]~reg0.DATAIN
enable => output[23]~reg0.ENA
enable => output[22]~reg0.ENA
enable => output[21]~reg0.ENA
enable => output[20]~reg0.ENA
enable => output[19]~reg0.ENA
enable => output[18]~reg0.ENA
enable => output[17]~reg0.ENA
enable => output[16]~reg0.ENA
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
reset => output[16]~reg0.ACLR
reset => output[17]~reg0.ACLR
reset => output[18]~reg0.ACLR
reset => output[19]~reg0.ACLR
reset => output[20]~reg0.ACLR
reset => output[21]~reg0.ACLR
reset => output[22]~reg0.ACLR
reset => output[23]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
Clock => output[16]~reg0.CLK
Clock => output[17]~reg0.CLK
Clock => output[18]~reg0.CLK
Clock => output[19]~reg0.CLK
Clock => output[20]~reg0.CLK
Clock => output[21]~reg0.CLK
Clock => output[22]~reg0.CLK
Clock => output[23]~reg0.CLK


|project|MemoryInterface:no
MEM_write => MainMemory:inst.wren
clock => inst1.IN0
Address[0] => MainMemory:inst.address[0]
Address[1] => MainMemory:inst.address[1]
Address[2] => MainMemory:inst.address[2]
Address[3] => MainMemory:inst.address[3]
Address[4] => MainMemory:inst.address[4]
Address[5] => MainMemory:inst.address[5]
Address[6] => MainMemory:inst.address[6]
Address[7] => MainMemory:inst.address[7]
Address[8] => MainMemory:inst.address[8]
Address[9] => MainMemory:inst.address[9]
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
DataIn[0] => MainMemory:inst.data[0]
DataIn[1] => MainMemory:inst.data[1]
DataIn[2] => MainMemory:inst.data[2]
DataIn[3] => MainMemory:inst.data[3]
DataIn[4] => MainMemory:inst.data[4]
DataIn[5] => MainMemory:inst.data[5]
DataIn[6] => MainMemory:inst.data[6]
DataIn[7] => MainMemory:inst.data[7]
DataIn[8] => MainMemory:inst.data[8]
DataIn[9] => MainMemory:inst.data[9]
DataIn[10] => MainMemory:inst.data[10]
DataIn[11] => MainMemory:inst.data[11]
DataIn[12] => MainMemory:inst.data[12]
DataIn[13] => MainMemory:inst.data[13]
DataIn[14] => MainMemory:inst.data[14]
DataIn[15] => MainMemory:inst.data[15]
DataIn[16] => MainMemory:inst.data[16]
DataIn[17] => MainMemory:inst.data[17]
DataIn[18] => MainMemory:inst.data[18]
DataIn[19] => MainMemory:inst.data[19]
DataIn[20] => MainMemory:inst.data[20]
DataIn[21] => MainMemory:inst.data[21]
DataIn[22] => MainMemory:inst.data[22]
DataIn[23] => MainMemory:inst.data[23]
MEM_read => ~NO_FANOUT~


|project|MemoryInterface:no|Const:inst3


|project|MemoryInterface:no|Const:inst3|lpm_constant:lpm_constant_component


|project|MemoryInterface:no|MainMemory:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
wren => altsyncram:altsyncram_component.wren_a


|project|MemoryInterface:no|MainMemory:inst|altsyncram:altsyncram_component
wren_a => altsyncram_efg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_efg1:auto_generated.data_a[0]
data_a[1] => altsyncram_efg1:auto_generated.data_a[1]
data_a[2] => altsyncram_efg1:auto_generated.data_a[2]
data_a[3] => altsyncram_efg1:auto_generated.data_a[3]
data_a[4] => altsyncram_efg1:auto_generated.data_a[4]
data_a[5] => altsyncram_efg1:auto_generated.data_a[5]
data_a[6] => altsyncram_efg1:auto_generated.data_a[6]
data_a[7] => altsyncram_efg1:auto_generated.data_a[7]
data_a[8] => altsyncram_efg1:auto_generated.data_a[8]
data_a[9] => altsyncram_efg1:auto_generated.data_a[9]
data_a[10] => altsyncram_efg1:auto_generated.data_a[10]
data_a[11] => altsyncram_efg1:auto_generated.data_a[11]
data_a[12] => altsyncram_efg1:auto_generated.data_a[12]
data_a[13] => altsyncram_efg1:auto_generated.data_a[13]
data_a[14] => altsyncram_efg1:auto_generated.data_a[14]
data_a[15] => altsyncram_efg1:auto_generated.data_a[15]
data_a[16] => altsyncram_efg1:auto_generated.data_a[16]
data_a[17] => altsyncram_efg1:auto_generated.data_a[17]
data_a[18] => altsyncram_efg1:auto_generated.data_a[18]
data_a[19] => altsyncram_efg1:auto_generated.data_a[19]
data_a[20] => altsyncram_efg1:auto_generated.data_a[20]
data_a[21] => altsyncram_efg1:auto_generated.data_a[21]
data_a[22] => altsyncram_efg1:auto_generated.data_a[22]
data_a[23] => altsyncram_efg1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_efg1:auto_generated.address_a[0]
address_a[1] => altsyncram_efg1:auto_generated.address_a[1]
address_a[2] => altsyncram_efg1:auto_generated.address_a[2]
address_a[3] => altsyncram_efg1:auto_generated.address_a[3]
address_a[4] => altsyncram_efg1:auto_generated.address_a[4]
address_a[5] => altsyncram_efg1:auto_generated.address_a[5]
address_a[6] => altsyncram_efg1:auto_generated.address_a[6]
address_a[7] => altsyncram_efg1:auto_generated.address_a[7]
address_a[8] => altsyncram_efg1:auto_generated.address_a[8]
address_a[9] => altsyncram_efg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|project|MemoryInterface:no|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_efg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|project|mux_ma:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
sel => LPM_MUX:LPM_MUX_component.SEL[0]


|project|mux_ma:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|project|mux_ma:inst6|LPM_MUX:LPM_MUX_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|project|BuffReg16:RZ
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|alu:inst9
a[0] => bit16multi2to1:multa.a[0]
a[0] => bit16multi2to1:multa.b[0]
a[1] => bit16multi2to1:multa.a[1]
a[1] => bit16multi2to1:multa.b[1]
a[2] => bit16multi2to1:multa.a[2]
a[2] => bit16multi2to1:multa.b[2]
a[3] => bit16multi2to1:multa.a[3]
a[3] => bit16multi2to1:multa.b[3]
a[4] => bit16multi2to1:multa.a[4]
a[4] => bit16multi2to1:multa.b[4]
a[5] => bit16multi2to1:multa.a[5]
a[5] => bit16multi2to1:multa.b[5]
a[6] => bit16multi2to1:multa.a[6]
a[6] => bit16multi2to1:multa.b[6]
a[7] => bit16multi2to1:multa.a[7]
a[7] => bit16multi2to1:multa.b[7]
a[8] => bit16multi2to1:multa.a[8]
a[8] => bit16multi2to1:multa.b[8]
a[9] => bit16multi2to1:multa.a[9]
a[9] => bit16multi2to1:multa.b[9]
a[10] => bit16multi2to1:multa.a[10]
a[10] => bit16multi2to1:multa.b[10]
a[11] => bit16multi2to1:multa.a[11]
a[11] => bit16multi2to1:multa.b[11]
a[12] => bit16multi2to1:multa.a[12]
a[12] => bit16multi2to1:multa.b[12]
a[13] => bit16multi2to1:multa.a[13]
a[13] => bit16multi2to1:multa.b[13]
a[14] => bit16multi2to1:multa.a[14]
a[14] => bit16multi2to1:multa.b[14]
a[15] => bit16multi2to1:multa.a[15]
a[15] => bit16multi2to1:multa.b[15]
b[0] => bit16multi2to1:multb.a[0]
b[0] => bit16multi2to1:multb.b[0]
b[1] => bit16multi2to1:multb.a[1]
b[1] => bit16multi2to1:multb.b[1]
b[2] => bit16multi2to1:multb.a[2]
b[2] => bit16multi2to1:multb.b[2]
b[3] => bit16multi2to1:multb.a[3]
b[3] => bit16multi2to1:multb.b[3]
b[4] => bit16multi2to1:multb.a[4]
b[4] => bit16multi2to1:multb.b[4]
b[5] => bit16multi2to1:multb.a[5]
b[5] => bit16multi2to1:multb.b[5]
b[6] => bit16multi2to1:multb.a[6]
b[6] => bit16multi2to1:multb.b[6]
b[7] => bit16multi2to1:multb.a[7]
b[7] => bit16multi2to1:multb.b[7]
b[8] => bit16multi2to1:multb.a[8]
b[8] => bit16multi2to1:multb.b[8]
b[9] => bit16multi2to1:multb.a[9]
b[9] => bit16multi2to1:multb.b[9]
b[10] => bit16multi2to1:multb.a[10]
b[10] => bit16multi2to1:multb.b[10]
b[11] => bit16multi2to1:multb.a[11]
b[11] => bit16multi2to1:multb.b[11]
b[12] => bit16multi2to1:multb.a[12]
b[12] => bit16multi2to1:multb.b[12]
b[13] => bit16multi2to1:multb.a[13]
b[13] => bit16multi2to1:multb.b[13]
b[14] => bit16multi2to1:multb.a[14]
b[14] => bit16multi2to1:multb.b[14]
b[15] => bit16multi2to1:multb.a[15]
b[15] => bit16multi2to1:multb.b[15]
alu_op[0] => bit16multi4to1:multfin.s[0]
alu_op[1] => bit16multi4to1:multfin.s[1]
a_inv => inv.IN0
a_inv => bit16multi2to1:multa.s
b_inv => inv.IN1
b_inv => bit16multi2to1:multb.s


|project|alu:inst9|bit16multi2to1:multa
a[0] => multi2to1:mult0.a
a[1] => multi2to1:mult1.a
a[2] => multi2to1:mult2.a
a[3] => multi2to1:mult3.a
a[4] => multi2to1:mult4.a
a[5] => multi2to1:mult5.a
a[6] => multi2to1:mult6.a
a[7] => multi2to1:mult7.a
a[8] => multi2to1:mult8.a
a[9] => multi2to1:mult9.a
a[10] => multi2to1:mult10.a
a[11] => multi2to1:mult11.a
a[12] => multi2to1:mult12.a
a[13] => multi2to1:mult13.a
a[14] => multi2to1:mult14.a
a[15] => multi2to1:mult15.a
b[0] => multi2to1:mult0.b
b[1] => multi2to1:mult1.b
b[2] => multi2to1:mult2.b
b[3] => multi2to1:mult3.b
b[4] => multi2to1:mult4.b
b[5] => multi2to1:mult5.b
b[6] => multi2to1:mult6.b
b[7] => multi2to1:mult7.b
b[8] => multi2to1:mult8.b
b[9] => multi2to1:mult9.b
b[10] => multi2to1:mult10.b
b[11] => multi2to1:mult11.b
b[12] => multi2to1:mult12.b
b[13] => multi2to1:mult13.b
b[14] => multi2to1:mult14.b
b[15] => multi2to1:mult15.b
s => multi2to1:mult0.s
s => multi2to1:mult1.s
s => multi2to1:mult2.s
s => multi2to1:mult3.s
s => multi2to1:mult4.s
s => multi2to1:mult5.s
s => multi2to1:mult6.s
s => multi2to1:mult7.s
s => multi2to1:mult8.s
s => multi2to1:mult9.s
s => multi2to1:mult10.s
s => multi2to1:mult11.s
s => multi2to1:mult12.s
s => multi2to1:mult13.s
s => multi2to1:mult14.s
s => multi2to1:mult15.s


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult0
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult1
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult2
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult3
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult4
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult5
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult6
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult7
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult8
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult9
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult10
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult11
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult12
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult13
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult14
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult15
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb
a[0] => multi2to1:mult0.a
a[1] => multi2to1:mult1.a
a[2] => multi2to1:mult2.a
a[3] => multi2to1:mult3.a
a[4] => multi2to1:mult4.a
a[5] => multi2to1:mult5.a
a[6] => multi2to1:mult6.a
a[7] => multi2to1:mult7.a
a[8] => multi2to1:mult8.a
a[9] => multi2to1:mult9.a
a[10] => multi2to1:mult10.a
a[11] => multi2to1:mult11.a
a[12] => multi2to1:mult12.a
a[13] => multi2to1:mult13.a
a[14] => multi2to1:mult14.a
a[15] => multi2to1:mult15.a
b[0] => multi2to1:mult0.b
b[1] => multi2to1:mult1.b
b[2] => multi2to1:mult2.b
b[3] => multi2to1:mult3.b
b[4] => multi2to1:mult4.b
b[5] => multi2to1:mult5.b
b[6] => multi2to1:mult6.b
b[7] => multi2to1:mult7.b
b[8] => multi2to1:mult8.b
b[9] => multi2to1:mult9.b
b[10] => multi2to1:mult10.b
b[11] => multi2to1:mult11.b
b[12] => multi2to1:mult12.b
b[13] => multi2to1:mult13.b
b[14] => multi2to1:mult14.b
b[15] => multi2to1:mult15.b
s => multi2to1:mult0.s
s => multi2to1:mult1.s
s => multi2to1:mult2.s
s => multi2to1:mult3.s
s => multi2to1:mult4.s
s => multi2to1:mult5.s
s => multi2to1:mult6.s
s => multi2to1:mult7.s
s => multi2to1:mult8.s
s => multi2to1:mult9.s
s => multi2to1:mult10.s
s => multi2to1:mult11.s
s => multi2to1:mult12.s
s => multi2to1:mult13.s
s => multi2to1:mult14.s
s => multi2to1:mult15.s


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult0
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult1
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult2
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult3
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult4
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult5
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult6
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult7
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult8
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult9
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult10
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult11
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult12
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult13
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult14
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult15
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|alu:inst9|bit16add:FA
cin => bitAdder:add0.cin
a[0] => bitAdder:add0.a
a[1] => bitAdder:add1.a
a[2] => bitAdder:add2.a
a[3] => bitAdder:add3.a
a[4] => bitAdder:add4.a
a[5] => bitAdder:add5.a
a[6] => bitAdder:add6.a
a[7] => bitAdder:add7.a
a[8] => bitAdder:add8.a
a[9] => bitAdder:add9.a
a[10] => bitAdder:add10.a
a[11] => bitAdder:add11.a
a[12] => bitAdder:add12.a
a[13] => bitAdder:add13.a
a[14] => bitAdder:add14.a
a[15] => bitAdder:add15.a
b[0] => bitAdder:add0.b
b[1] => bitAdder:add1.b
b[2] => bitAdder:add2.b
b[3] => bitAdder:add3.b
b[4] => bitAdder:add4.b
b[5] => bitAdder:add5.b
b[6] => bitAdder:add6.b
b[7] => bitAdder:add7.b
b[8] => bitAdder:add8.b
b[9] => bitAdder:add9.b
b[10] => bitAdder:add10.b
b[11] => bitAdder:add11.b
b[12] => bitAdder:add12.b
b[13] => bitAdder:add13.b
b[14] => bitAdder:add14.b
b[15] => bitAdder:add15.b


|project|alu:inst9|bit16add:FA|bitAdder:add0
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add1
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add2
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add3
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add4
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add5
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add6
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add7
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add8
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add9
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add10
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add11
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add12
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add13
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add14
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|bit16add:FA|bitAdder:add15
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1


|project|alu:inst9|variousLogic:flags
s[0] => x.IN0
s[1] => x.IN1
s[2] => x.IN1
s[3] => x.IN1
s[4] => x.IN1
s[5] => x.IN1
s[6] => x.IN1
s[7] => x.IN1
s[8] => x.IN1
s[9] => x.IN1
s[10] => x.IN1
s[11] => x.IN1
s[12] => x.IN1
s[13] => x.IN1
s[14] => x.IN1
s[15] => x.IN1
s[15] => outN.DATAIN
in15carryout => outV.IN0
in15carryout => outC.DATAIN
in14carryout => outV.IN1


|project|alu:inst9|bit16and:and1
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1


|project|alu:inst9|bit16or:or1
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1


|project|alu:inst9|bit16xor:xor1
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1


|project|alu:inst9|bit16multi4to1:multfin
in0[0] => multi4to1:mult0.in0
in0[1] => multi4to1:mult1.in0
in0[2] => multi4to1:mult2.in0
in0[3] => multi4to1:mult3.in0
in0[4] => multi4to1:mult4.in0
in0[5] => multi4to1:mult5.in0
in0[6] => multi4to1:mult6.in0
in0[7] => multi4to1:mult7.in0
in0[8] => multi4to1:mult8.in0
in0[9] => multi4to1:mult9.in0
in0[10] => multi4to1:mult10.in0
in0[11] => multi4to1:mult11.in0
in0[12] => multi4to1:mult12.in0
in0[13] => multi4to1:mult13.in0
in0[14] => multi4to1:mult14.in0
in0[15] => multi4to1:mult15.in0
in1[0] => multi4to1:mult0.in1
in1[1] => multi4to1:mult1.in1
in1[2] => multi4to1:mult2.in1
in1[3] => multi4to1:mult3.in1
in1[4] => multi4to1:mult4.in1
in1[5] => multi4to1:mult5.in1
in1[6] => multi4to1:mult6.in1
in1[7] => multi4to1:mult7.in1
in1[8] => multi4to1:mult8.in1
in1[9] => multi4to1:mult9.in1
in1[10] => multi4to1:mult10.in1
in1[11] => multi4to1:mult11.in1
in1[12] => multi4to1:mult12.in1
in1[13] => multi4to1:mult13.in1
in1[14] => multi4to1:mult14.in1
in1[15] => multi4to1:mult15.in1
in2[0] => multi4to1:mult0.in2
in2[1] => multi4to1:mult1.in2
in2[2] => multi4to1:mult2.in2
in2[3] => multi4to1:mult3.in2
in2[4] => multi4to1:mult4.in2
in2[5] => multi4to1:mult5.in2
in2[6] => multi4to1:mult6.in2
in2[7] => multi4to1:mult7.in2
in2[8] => multi4to1:mult8.in2
in2[9] => multi4to1:mult9.in2
in2[10] => multi4to1:mult10.in2
in2[11] => multi4to1:mult11.in2
in2[12] => multi4to1:mult12.in2
in2[13] => multi4to1:mult13.in2
in2[14] => multi4to1:mult14.in2
in2[15] => multi4to1:mult15.in2
in3[0] => multi4to1:mult0.in3
in3[1] => multi4to1:mult1.in3
in3[2] => multi4to1:mult2.in3
in3[3] => multi4to1:mult3.in3
in3[4] => multi4to1:mult4.in3
in3[5] => multi4to1:mult5.in3
in3[6] => multi4to1:mult6.in3
in3[7] => multi4to1:mult7.in3
in3[8] => multi4to1:mult8.in3
in3[9] => multi4to1:mult9.in3
in3[10] => multi4to1:mult10.in3
in3[11] => multi4to1:mult11.in3
in3[12] => multi4to1:mult12.in3
in3[13] => multi4to1:mult13.in3
in3[14] => multi4to1:mult14.in3
in3[15] => multi4to1:mult15.in3
s[0] => multi4to1:mult0.s[0]
s[0] => multi4to1:mult1.s[0]
s[0] => multi4to1:mult2.s[0]
s[0] => multi4to1:mult3.s[0]
s[0] => multi4to1:mult4.s[0]
s[0] => multi4to1:mult5.s[0]
s[0] => multi4to1:mult6.s[0]
s[0] => multi4to1:mult7.s[0]
s[0] => multi4to1:mult8.s[0]
s[0] => multi4to1:mult9.s[0]
s[0] => multi4to1:mult10.s[0]
s[0] => multi4to1:mult11.s[0]
s[0] => multi4to1:mult12.s[0]
s[0] => multi4to1:mult13.s[0]
s[0] => multi4to1:mult14.s[0]
s[0] => multi4to1:mult15.s[0]
s[1] => multi4to1:mult0.s[1]
s[1] => multi4to1:mult1.s[1]
s[1] => multi4to1:mult2.s[1]
s[1] => multi4to1:mult3.s[1]
s[1] => multi4to1:mult4.s[1]
s[1] => multi4to1:mult5.s[1]
s[1] => multi4to1:mult6.s[1]
s[1] => multi4to1:mult7.s[1]
s[1] => multi4to1:mult8.s[1]
s[1] => multi4to1:mult9.s[1]
s[1] => multi4to1:mult10.s[1]
s[1] => multi4to1:mult11.s[1]
s[1] => multi4to1:mult12.s[1]
s[1] => multi4to1:mult13.s[1]
s[1] => multi4to1:mult14.s[1]
s[1] => multi4to1:mult15.s[1]


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult0
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult1
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult2
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult3
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult4
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult5
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult6
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult7
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult8
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult9
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult10
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult11
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult12
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult13
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult14
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult15
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4


|project|BuffReg16:RA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8
DataD[0] => Reg16:reg1.data[0]
DataD[0] => Reg16:reg2.data[0]
DataD[0] => Reg16:reg3.data[0]
DataD[0] => Reg16:reg4.data[0]
DataD[0] => Reg16:reg5.data[0]
DataD[0] => Reg16:reg6.data[0]
DataD[0] => Reg16:reg7.data[0]
DataD[0] => Reg16:reg8.data[0]
DataD[0] => Reg16:reg9.data[0]
DataD[0] => Reg16:reg10.data[0]
DataD[0] => Reg16:reg11.data[0]
DataD[0] => Reg16:reg12.data[0]
DataD[0] => Reg16:reg13.data[0]
DataD[0] => Reg16:reg14.data[0]
DataD[0] => Reg16:reg15.data[0]
DataD[1] => Reg16:reg1.data[1]
DataD[1] => Reg16:reg2.data[1]
DataD[1] => Reg16:reg3.data[1]
DataD[1] => Reg16:reg4.data[1]
DataD[1] => Reg16:reg5.data[1]
DataD[1] => Reg16:reg6.data[1]
DataD[1] => Reg16:reg7.data[1]
DataD[1] => Reg16:reg8.data[1]
DataD[1] => Reg16:reg9.data[1]
DataD[1] => Reg16:reg10.data[1]
DataD[1] => Reg16:reg11.data[1]
DataD[1] => Reg16:reg12.data[1]
DataD[1] => Reg16:reg13.data[1]
DataD[1] => Reg16:reg14.data[1]
DataD[1] => Reg16:reg15.data[1]
DataD[2] => Reg16:reg1.data[2]
DataD[2] => Reg16:reg2.data[2]
DataD[2] => Reg16:reg3.data[2]
DataD[2] => Reg16:reg4.data[2]
DataD[2] => Reg16:reg5.data[2]
DataD[2] => Reg16:reg6.data[2]
DataD[2] => Reg16:reg7.data[2]
DataD[2] => Reg16:reg8.data[2]
DataD[2] => Reg16:reg9.data[2]
DataD[2] => Reg16:reg10.data[2]
DataD[2] => Reg16:reg11.data[2]
DataD[2] => Reg16:reg12.data[2]
DataD[2] => Reg16:reg13.data[2]
DataD[2] => Reg16:reg14.data[2]
DataD[2] => Reg16:reg15.data[2]
DataD[3] => Reg16:reg1.data[3]
DataD[3] => Reg16:reg2.data[3]
DataD[3] => Reg16:reg3.data[3]
DataD[3] => Reg16:reg4.data[3]
DataD[3] => Reg16:reg5.data[3]
DataD[3] => Reg16:reg6.data[3]
DataD[3] => Reg16:reg7.data[3]
DataD[3] => Reg16:reg8.data[3]
DataD[3] => Reg16:reg9.data[3]
DataD[3] => Reg16:reg10.data[3]
DataD[3] => Reg16:reg11.data[3]
DataD[3] => Reg16:reg12.data[3]
DataD[3] => Reg16:reg13.data[3]
DataD[3] => Reg16:reg14.data[3]
DataD[3] => Reg16:reg15.data[3]
DataD[4] => Reg16:reg1.data[4]
DataD[4] => Reg16:reg2.data[4]
DataD[4] => Reg16:reg3.data[4]
DataD[4] => Reg16:reg4.data[4]
DataD[4] => Reg16:reg5.data[4]
DataD[4] => Reg16:reg6.data[4]
DataD[4] => Reg16:reg7.data[4]
DataD[4] => Reg16:reg8.data[4]
DataD[4] => Reg16:reg9.data[4]
DataD[4] => Reg16:reg10.data[4]
DataD[4] => Reg16:reg11.data[4]
DataD[4] => Reg16:reg12.data[4]
DataD[4] => Reg16:reg13.data[4]
DataD[4] => Reg16:reg14.data[4]
DataD[4] => Reg16:reg15.data[4]
DataD[5] => Reg16:reg1.data[5]
DataD[5] => Reg16:reg2.data[5]
DataD[5] => Reg16:reg3.data[5]
DataD[5] => Reg16:reg4.data[5]
DataD[5] => Reg16:reg5.data[5]
DataD[5] => Reg16:reg6.data[5]
DataD[5] => Reg16:reg7.data[5]
DataD[5] => Reg16:reg8.data[5]
DataD[5] => Reg16:reg9.data[5]
DataD[5] => Reg16:reg10.data[5]
DataD[5] => Reg16:reg11.data[5]
DataD[5] => Reg16:reg12.data[5]
DataD[5] => Reg16:reg13.data[5]
DataD[5] => Reg16:reg14.data[5]
DataD[5] => Reg16:reg15.data[5]
DataD[6] => Reg16:reg1.data[6]
DataD[6] => Reg16:reg2.data[6]
DataD[6] => Reg16:reg3.data[6]
DataD[6] => Reg16:reg4.data[6]
DataD[6] => Reg16:reg5.data[6]
DataD[6] => Reg16:reg6.data[6]
DataD[6] => Reg16:reg7.data[6]
DataD[6] => Reg16:reg8.data[6]
DataD[6] => Reg16:reg9.data[6]
DataD[6] => Reg16:reg10.data[6]
DataD[6] => Reg16:reg11.data[6]
DataD[6] => Reg16:reg12.data[6]
DataD[6] => Reg16:reg13.data[6]
DataD[6] => Reg16:reg14.data[6]
DataD[6] => Reg16:reg15.data[6]
DataD[7] => Reg16:reg1.data[7]
DataD[7] => Reg16:reg2.data[7]
DataD[7] => Reg16:reg3.data[7]
DataD[7] => Reg16:reg4.data[7]
DataD[7] => Reg16:reg5.data[7]
DataD[7] => Reg16:reg6.data[7]
DataD[7] => Reg16:reg7.data[7]
DataD[7] => Reg16:reg8.data[7]
DataD[7] => Reg16:reg9.data[7]
DataD[7] => Reg16:reg10.data[7]
DataD[7] => Reg16:reg11.data[7]
DataD[7] => Reg16:reg12.data[7]
DataD[7] => Reg16:reg13.data[7]
DataD[7] => Reg16:reg14.data[7]
DataD[7] => Reg16:reg15.data[7]
DataD[8] => Reg16:reg1.data[8]
DataD[8] => Reg16:reg2.data[8]
DataD[8] => Reg16:reg3.data[8]
DataD[8] => Reg16:reg4.data[8]
DataD[8] => Reg16:reg5.data[8]
DataD[8] => Reg16:reg6.data[8]
DataD[8] => Reg16:reg7.data[8]
DataD[8] => Reg16:reg8.data[8]
DataD[8] => Reg16:reg9.data[8]
DataD[8] => Reg16:reg10.data[8]
DataD[8] => Reg16:reg11.data[8]
DataD[8] => Reg16:reg12.data[8]
DataD[8] => Reg16:reg13.data[8]
DataD[8] => Reg16:reg14.data[8]
DataD[8] => Reg16:reg15.data[8]
DataD[9] => Reg16:reg1.data[9]
DataD[9] => Reg16:reg2.data[9]
DataD[9] => Reg16:reg3.data[9]
DataD[9] => Reg16:reg4.data[9]
DataD[9] => Reg16:reg5.data[9]
DataD[9] => Reg16:reg6.data[9]
DataD[9] => Reg16:reg7.data[9]
DataD[9] => Reg16:reg8.data[9]
DataD[9] => Reg16:reg9.data[9]
DataD[9] => Reg16:reg10.data[9]
DataD[9] => Reg16:reg11.data[9]
DataD[9] => Reg16:reg12.data[9]
DataD[9] => Reg16:reg13.data[9]
DataD[9] => Reg16:reg14.data[9]
DataD[9] => Reg16:reg15.data[9]
DataD[10] => Reg16:reg1.data[10]
DataD[10] => Reg16:reg2.data[10]
DataD[10] => Reg16:reg3.data[10]
DataD[10] => Reg16:reg4.data[10]
DataD[10] => Reg16:reg5.data[10]
DataD[10] => Reg16:reg6.data[10]
DataD[10] => Reg16:reg7.data[10]
DataD[10] => Reg16:reg8.data[10]
DataD[10] => Reg16:reg9.data[10]
DataD[10] => Reg16:reg10.data[10]
DataD[10] => Reg16:reg11.data[10]
DataD[10] => Reg16:reg12.data[10]
DataD[10] => Reg16:reg13.data[10]
DataD[10] => Reg16:reg14.data[10]
DataD[10] => Reg16:reg15.data[10]
DataD[11] => Reg16:reg1.data[11]
DataD[11] => Reg16:reg2.data[11]
DataD[11] => Reg16:reg3.data[11]
DataD[11] => Reg16:reg4.data[11]
DataD[11] => Reg16:reg5.data[11]
DataD[11] => Reg16:reg6.data[11]
DataD[11] => Reg16:reg7.data[11]
DataD[11] => Reg16:reg8.data[11]
DataD[11] => Reg16:reg9.data[11]
DataD[11] => Reg16:reg10.data[11]
DataD[11] => Reg16:reg11.data[11]
DataD[11] => Reg16:reg12.data[11]
DataD[11] => Reg16:reg13.data[11]
DataD[11] => Reg16:reg14.data[11]
DataD[11] => Reg16:reg15.data[11]
DataD[12] => Reg16:reg1.data[12]
DataD[12] => Reg16:reg2.data[12]
DataD[12] => Reg16:reg3.data[12]
DataD[12] => Reg16:reg4.data[12]
DataD[12] => Reg16:reg5.data[12]
DataD[12] => Reg16:reg6.data[12]
DataD[12] => Reg16:reg7.data[12]
DataD[12] => Reg16:reg8.data[12]
DataD[12] => Reg16:reg9.data[12]
DataD[12] => Reg16:reg10.data[12]
DataD[12] => Reg16:reg11.data[12]
DataD[12] => Reg16:reg12.data[12]
DataD[12] => Reg16:reg13.data[12]
DataD[12] => Reg16:reg14.data[12]
DataD[12] => Reg16:reg15.data[12]
DataD[13] => Reg16:reg1.data[13]
DataD[13] => Reg16:reg2.data[13]
DataD[13] => Reg16:reg3.data[13]
DataD[13] => Reg16:reg4.data[13]
DataD[13] => Reg16:reg5.data[13]
DataD[13] => Reg16:reg6.data[13]
DataD[13] => Reg16:reg7.data[13]
DataD[13] => Reg16:reg8.data[13]
DataD[13] => Reg16:reg9.data[13]
DataD[13] => Reg16:reg10.data[13]
DataD[13] => Reg16:reg11.data[13]
DataD[13] => Reg16:reg12.data[13]
DataD[13] => Reg16:reg13.data[13]
DataD[13] => Reg16:reg14.data[13]
DataD[13] => Reg16:reg15.data[13]
DataD[14] => Reg16:reg1.data[14]
DataD[14] => Reg16:reg2.data[14]
DataD[14] => Reg16:reg3.data[14]
DataD[14] => Reg16:reg4.data[14]
DataD[14] => Reg16:reg5.data[14]
DataD[14] => Reg16:reg6.data[14]
DataD[14] => Reg16:reg7.data[14]
DataD[14] => Reg16:reg8.data[14]
DataD[14] => Reg16:reg9.data[14]
DataD[14] => Reg16:reg10.data[14]
DataD[14] => Reg16:reg11.data[14]
DataD[14] => Reg16:reg12.data[14]
DataD[14] => Reg16:reg13.data[14]
DataD[14] => Reg16:reg14.data[14]
DataD[14] => Reg16:reg15.data[14]
DataD[15] => Reg16:reg1.data[15]
DataD[15] => Reg16:reg2.data[15]
DataD[15] => Reg16:reg3.data[15]
DataD[15] => Reg16:reg4.data[15]
DataD[15] => Reg16:reg5.data[15]
DataD[15] => Reg16:reg6.data[15]
DataD[15] => Reg16:reg7.data[15]
DataD[15] => Reg16:reg8.data[15]
DataD[15] => Reg16:reg9.data[15]
DataD[15] => Reg16:reg10.data[15]
DataD[15] => Reg16:reg11.data[15]
DataD[15] => Reg16:reg12.data[15]
DataD[15] => Reg16:reg13.data[15]
DataD[15] => Reg16:reg14.data[15]
DataD[15] => Reg16:reg15.data[15]
RegD[0] => decoder16:decode.Sel[0]
RegD[1] => decoder16:decode.Sel[1]
RegD[2] => decoder16:decode.Sel[2]
RegD[3] => decoder16:decode.Sel[3]
RegT[0] => mux16:mux2.sel[0]
RegT[1] => mux16:mux2.sel[1]
RegT[2] => mux16:mux2.sel[2]
RegT[3] => mux16:mux2.sel[3]
RegS[0] => mux16:mux1.sel[0]
RegS[1] => mux16:mux1.sel[1]
RegS[2] => mux16:mux1.sel[2]
RegS[3] => mux16:mux1.sel[3]
Enable => e1.IN1
Enable => e2.IN1
Enable => e3.IN1
Enable => e4.IN1
Enable => e5.IN1
Enable => e6.IN1
Enable => e7.IN1
Enable => e8.IN1
Enable => e9.IN1
Enable => e10.IN1
Enable => e11.IN1
Enable => e12.IN1
Enable => e13.IN1
Enable => e14.IN1
Enable => e15.IN1
Clock => Reg16:reg1.Clock
Clock => Reg16:reg2.Clock
Clock => Reg16:reg3.Clock
Clock => Reg16:reg4.Clock
Clock => Reg16:reg5.Clock
Clock => Reg16:reg6.Clock
Clock => Reg16:reg7.Clock
Clock => Reg16:reg8.Clock
Clock => Reg16:reg9.Clock
Clock => Reg16:reg10.Clock
Clock => Reg16:reg11.Clock
Clock => Reg16:reg12.Clock
Clock => Reg16:reg13.Clock
Clock => Reg16:reg14.Clock
Clock => Reg16:reg15.Clock
Reset => Reg16:reg1.reset
Reset => Reg16:reg2.reset
Reset => Reg16:reg3.reset
Reset => Reg16:reg4.reset
Reset => Reg16:reg5.reset
Reset => Reg16:reg6.reset
Reset => Reg16:reg7.reset
Reset => Reg16:reg8.reset
Reset => Reg16:reg9.reset
Reset => Reg16:reg10.reset
Reset => Reg16:reg11.reset
Reset => Reg16:reg12.reset
Reset => Reg16:reg13.reset
Reset => Reg16:reg14.reset
Reset => Reg16:reg15.reset


|project|registerFile:inst8|decoder16:decode
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[0] => Mux7.IN19
Sel[0] => Mux8.IN19
Sel[0] => Mux9.IN19
Sel[0] => Mux10.IN19
Sel[0] => Mux11.IN19
Sel[0] => Mux12.IN19
Sel[0] => Mux13.IN19
Sel[0] => Mux14.IN19
Sel[0] => Mux15.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[1] => Mux7.IN18
Sel[1] => Mux8.IN18
Sel[1] => Mux9.IN18
Sel[1] => Mux10.IN18
Sel[1] => Mux11.IN18
Sel[1] => Mux12.IN18
Sel[1] => Mux13.IN18
Sel[1] => Mux14.IN18
Sel[1] => Mux15.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[2] => Mux7.IN17
Sel[2] => Mux8.IN17
Sel[2] => Mux9.IN17
Sel[2] => Mux10.IN17
Sel[2] => Mux11.IN17
Sel[2] => Mux12.IN17
Sel[2] => Mux13.IN17
Sel[2] => Mux14.IN17
Sel[2] => Mux15.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
Sel[3] => Mux7.IN16
Sel[3] => Mux8.IN16
Sel[3] => Mux9.IN16
Sel[3] => Mux10.IN16
Sel[3] => Mux11.IN16
Sel[3] => Mux12.IN16
Sel[3] => Mux13.IN16
Sel[3] => Mux14.IN16
Sel[3] => Mux15.IN16


|project|registerFile:inst8|Reg16:reg1
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg2
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg3
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg4
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg5
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg6
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg7
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg8
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg9
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg10
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg11
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg12
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg13
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg14
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|Reg16:reg15
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|registerFile:inst8|mux16:mux1
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
d8[0] => Mux15.IN8
d8[1] => Mux14.IN8
d8[2] => Mux13.IN8
d8[3] => Mux12.IN8
d8[4] => Mux11.IN8
d8[5] => Mux10.IN8
d8[6] => Mux9.IN8
d8[7] => Mux8.IN8
d8[8] => Mux7.IN8
d8[9] => Mux6.IN8
d8[10] => Mux5.IN8
d8[11] => Mux4.IN8
d8[12] => Mux3.IN8
d8[13] => Mux2.IN8
d8[14] => Mux1.IN8
d8[15] => Mux0.IN8
d9[0] => Mux15.IN9
d9[1] => Mux14.IN9
d9[2] => Mux13.IN9
d9[3] => Mux12.IN9
d9[4] => Mux11.IN9
d9[5] => Mux10.IN9
d9[6] => Mux9.IN9
d9[7] => Mux8.IN9
d9[8] => Mux7.IN9
d9[9] => Mux6.IN9
d9[10] => Mux5.IN9
d9[11] => Mux4.IN9
d9[12] => Mux3.IN9
d9[13] => Mux2.IN9
d9[14] => Mux1.IN9
d9[15] => Mux0.IN9
dA[0] => Mux15.IN10
dA[1] => Mux14.IN10
dA[2] => Mux13.IN10
dA[3] => Mux12.IN10
dA[4] => Mux11.IN10
dA[5] => Mux10.IN10
dA[6] => Mux9.IN10
dA[7] => Mux8.IN10
dA[8] => Mux7.IN10
dA[9] => Mux6.IN10
dA[10] => Mux5.IN10
dA[11] => Mux4.IN10
dA[12] => Mux3.IN10
dA[13] => Mux2.IN10
dA[14] => Mux1.IN10
dA[15] => Mux0.IN10
dB[0] => Mux15.IN11
dB[1] => Mux14.IN11
dB[2] => Mux13.IN11
dB[3] => Mux12.IN11
dB[4] => Mux11.IN11
dB[5] => Mux10.IN11
dB[6] => Mux9.IN11
dB[7] => Mux8.IN11
dB[8] => Mux7.IN11
dB[9] => Mux6.IN11
dB[10] => Mux5.IN11
dB[11] => Mux4.IN11
dB[12] => Mux3.IN11
dB[13] => Mux2.IN11
dB[14] => Mux1.IN11
dB[15] => Mux0.IN11
dC[0] => Mux15.IN12
dC[1] => Mux14.IN12
dC[2] => Mux13.IN12
dC[3] => Mux12.IN12
dC[4] => Mux11.IN12
dC[5] => Mux10.IN12
dC[6] => Mux9.IN12
dC[7] => Mux8.IN12
dC[8] => Mux7.IN12
dC[9] => Mux6.IN12
dC[10] => Mux5.IN12
dC[11] => Mux4.IN12
dC[12] => Mux3.IN12
dC[13] => Mux2.IN12
dC[14] => Mux1.IN12
dC[15] => Mux0.IN12
dD[0] => Mux15.IN13
dD[1] => Mux14.IN13
dD[2] => Mux13.IN13
dD[3] => Mux12.IN13
dD[4] => Mux11.IN13
dD[5] => Mux10.IN13
dD[6] => Mux9.IN13
dD[7] => Mux8.IN13
dD[8] => Mux7.IN13
dD[9] => Mux6.IN13
dD[10] => Mux5.IN13
dD[11] => Mux4.IN13
dD[12] => Mux3.IN13
dD[13] => Mux2.IN13
dD[14] => Mux1.IN13
dD[15] => Mux0.IN13
dE[0] => Mux15.IN14
dE[1] => Mux14.IN14
dE[2] => Mux13.IN14
dE[3] => Mux12.IN14
dE[4] => Mux11.IN14
dE[5] => Mux10.IN14
dE[6] => Mux9.IN14
dE[7] => Mux8.IN14
dE[8] => Mux7.IN14
dE[9] => Mux6.IN14
dE[10] => Mux5.IN14
dE[11] => Mux4.IN14
dE[12] => Mux3.IN14
dE[13] => Mux2.IN14
dE[14] => Mux1.IN14
dE[15] => Mux0.IN14
dF[0] => Mux15.IN15
dF[1] => Mux14.IN15
dF[2] => Mux13.IN15
dF[3] => Mux12.IN15
dF[4] => Mux11.IN15
dF[5] => Mux10.IN15
dF[6] => Mux9.IN15
dF[7] => Mux8.IN15
dF[8] => Mux7.IN15
dF[9] => Mux6.IN15
dF[10] => Mux5.IN15
dF[11] => Mux4.IN15
dF[12] => Mux3.IN15
dF[13] => Mux2.IN15
dF[14] => Mux1.IN15
dF[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16


|project|registerFile:inst8|mux16:mux2
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
d8[0] => Mux15.IN8
d8[1] => Mux14.IN8
d8[2] => Mux13.IN8
d8[3] => Mux12.IN8
d8[4] => Mux11.IN8
d8[5] => Mux10.IN8
d8[6] => Mux9.IN8
d8[7] => Mux8.IN8
d8[8] => Mux7.IN8
d8[9] => Mux6.IN8
d8[10] => Mux5.IN8
d8[11] => Mux4.IN8
d8[12] => Mux3.IN8
d8[13] => Mux2.IN8
d8[14] => Mux1.IN8
d8[15] => Mux0.IN8
d9[0] => Mux15.IN9
d9[1] => Mux14.IN9
d9[2] => Mux13.IN9
d9[3] => Mux12.IN9
d9[4] => Mux11.IN9
d9[5] => Mux10.IN9
d9[6] => Mux9.IN9
d9[7] => Mux8.IN9
d9[8] => Mux7.IN9
d9[9] => Mux6.IN9
d9[10] => Mux5.IN9
d9[11] => Mux4.IN9
d9[12] => Mux3.IN9
d9[13] => Mux2.IN9
d9[14] => Mux1.IN9
d9[15] => Mux0.IN9
dA[0] => Mux15.IN10
dA[1] => Mux14.IN10
dA[2] => Mux13.IN10
dA[3] => Mux12.IN10
dA[4] => Mux11.IN10
dA[5] => Mux10.IN10
dA[6] => Mux9.IN10
dA[7] => Mux8.IN10
dA[8] => Mux7.IN10
dA[9] => Mux6.IN10
dA[10] => Mux5.IN10
dA[11] => Mux4.IN10
dA[12] => Mux3.IN10
dA[13] => Mux2.IN10
dA[14] => Mux1.IN10
dA[15] => Mux0.IN10
dB[0] => Mux15.IN11
dB[1] => Mux14.IN11
dB[2] => Mux13.IN11
dB[3] => Mux12.IN11
dB[4] => Mux11.IN11
dB[5] => Mux10.IN11
dB[6] => Mux9.IN11
dB[7] => Mux8.IN11
dB[8] => Mux7.IN11
dB[9] => Mux6.IN11
dB[10] => Mux5.IN11
dB[11] => Mux4.IN11
dB[12] => Mux3.IN11
dB[13] => Mux2.IN11
dB[14] => Mux1.IN11
dB[15] => Mux0.IN11
dC[0] => Mux15.IN12
dC[1] => Mux14.IN12
dC[2] => Mux13.IN12
dC[3] => Mux12.IN12
dC[4] => Mux11.IN12
dC[5] => Mux10.IN12
dC[6] => Mux9.IN12
dC[7] => Mux8.IN12
dC[8] => Mux7.IN12
dC[9] => Mux6.IN12
dC[10] => Mux5.IN12
dC[11] => Mux4.IN12
dC[12] => Mux3.IN12
dC[13] => Mux2.IN12
dC[14] => Mux1.IN12
dC[15] => Mux0.IN12
dD[0] => Mux15.IN13
dD[1] => Mux14.IN13
dD[2] => Mux13.IN13
dD[3] => Mux12.IN13
dD[4] => Mux11.IN13
dD[5] => Mux10.IN13
dD[6] => Mux9.IN13
dD[7] => Mux8.IN13
dD[8] => Mux7.IN13
dD[9] => Mux6.IN13
dD[10] => Mux5.IN13
dD[11] => Mux4.IN13
dD[12] => Mux3.IN13
dD[13] => Mux2.IN13
dD[14] => Mux1.IN13
dD[15] => Mux0.IN13
dE[0] => Mux15.IN14
dE[1] => Mux14.IN14
dE[2] => Mux13.IN14
dE[3] => Mux12.IN14
dE[4] => Mux11.IN14
dE[5] => Mux10.IN14
dE[6] => Mux9.IN14
dE[7] => Mux8.IN14
dE[8] => Mux7.IN14
dE[9] => Mux6.IN14
dE[10] => Mux5.IN14
dE[11] => Mux4.IN14
dE[12] => Mux3.IN14
dE[13] => Mux2.IN14
dE[14] => Mux1.IN14
dE[15] => Mux0.IN14
dF[0] => Mux15.IN15
dF[1] => Mux14.IN15
dF[2] => Mux13.IN15
dF[3] => Mux12.IN15
dF[4] => Mux11.IN15
dF[5] => Mux10.IN15
dF[6] => Mux9.IN15
dF[7] => Mux8.IN15
dF[8] => Mux7.IN15
dF[9] => Mux6.IN15
dF[10] => Mux5.IN15
dF[11] => Mux4.IN15
dF[12] => Mux3.IN15
dF[13] => Mux2.IN15
dF[14] => Mux1.IN15
dF[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16


|project|BuffReg16:RY
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|muxy:inst
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]


|project|muxy:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_o4e:auto_generated.data[0]
data[0][1] => mux_o4e:auto_generated.data[1]
data[0][2] => mux_o4e:auto_generated.data[2]
data[0][3] => mux_o4e:auto_generated.data[3]
data[0][4] => mux_o4e:auto_generated.data[4]
data[0][5] => mux_o4e:auto_generated.data[5]
data[0][6] => mux_o4e:auto_generated.data[6]
data[0][7] => mux_o4e:auto_generated.data[7]
data[0][8] => mux_o4e:auto_generated.data[8]
data[0][9] => mux_o4e:auto_generated.data[9]
data[0][10] => mux_o4e:auto_generated.data[10]
data[0][11] => mux_o4e:auto_generated.data[11]
data[0][12] => mux_o4e:auto_generated.data[12]
data[0][13] => mux_o4e:auto_generated.data[13]
data[0][14] => mux_o4e:auto_generated.data[14]
data[0][15] => mux_o4e:auto_generated.data[15]
data[1][0] => mux_o4e:auto_generated.data[16]
data[1][1] => mux_o4e:auto_generated.data[17]
data[1][2] => mux_o4e:auto_generated.data[18]
data[1][3] => mux_o4e:auto_generated.data[19]
data[1][4] => mux_o4e:auto_generated.data[20]
data[1][5] => mux_o4e:auto_generated.data[21]
data[1][6] => mux_o4e:auto_generated.data[22]
data[1][7] => mux_o4e:auto_generated.data[23]
data[1][8] => mux_o4e:auto_generated.data[24]
data[1][9] => mux_o4e:auto_generated.data[25]
data[1][10] => mux_o4e:auto_generated.data[26]
data[1][11] => mux_o4e:auto_generated.data[27]
data[1][12] => mux_o4e:auto_generated.data[28]
data[1][13] => mux_o4e:auto_generated.data[29]
data[1][14] => mux_o4e:auto_generated.data[30]
data[1][15] => mux_o4e:auto_generated.data[31]
data[2][0] => mux_o4e:auto_generated.data[32]
data[2][1] => mux_o4e:auto_generated.data[33]
data[2][2] => mux_o4e:auto_generated.data[34]
data[2][3] => mux_o4e:auto_generated.data[35]
data[2][4] => mux_o4e:auto_generated.data[36]
data[2][5] => mux_o4e:auto_generated.data[37]
data[2][6] => mux_o4e:auto_generated.data[38]
data[2][7] => mux_o4e:auto_generated.data[39]
data[2][8] => mux_o4e:auto_generated.data[40]
data[2][9] => mux_o4e:auto_generated.data[41]
data[2][10] => mux_o4e:auto_generated.data[42]
data[2][11] => mux_o4e:auto_generated.data[43]
data[2][12] => mux_o4e:auto_generated.data[44]
data[2][13] => mux_o4e:auto_generated.data[45]
data[2][14] => mux_o4e:auto_generated.data[46]
data[2][15] => mux_o4e:auto_generated.data[47]
sel[0] => mux_o4e:auto_generated.sel[0]
sel[1] => mux_o4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|project|muxy:inst|LPM_MUX:LPM_MUX_component|mux_o4e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data1_wire[0].IN0
data[17] => data1_wire[1].IN0
data[18] => data1_wire[2].IN0
data[19] => data1_wire[3].IN0
data[20] => data1_wire[4].IN0
data[21] => data1_wire[5].IN0
data[22] => data1_wire[6].IN0
data[23] => data1_wire[7].IN0
data[24] => data1_wire[8].IN0
data[25] => data1_wire[9].IN0
data[26] => data1_wire[10].IN0
data[27] => data1_wire[11].IN0
data[28] => data1_wire[12].IN0
data[29] => data1_wire[13].IN0
data[30] => data1_wire[14].IN0
data[31] => data1_wire[15].IN0
data[32] => data2_wire[0].IN0
data[33] => data2_wire[1].IN0
data[34] => data2_wire[2].IN0
data[35] => data2_wire[3].IN0
data[36] => data2_wire[4].IN0
data[37] => data2_wire[5].IN0
data[38] => data2_wire[6].IN0
data[39] => data2_wire[7].IN0
data[40] => data2_wire[8].IN0
data[41] => data2_wire[9].IN0
data[42] => data2_wire[10].IN0
data[43] => data2_wire[11].IN0
data[44] => data2_wire[12].IN0
data[45] => data2_wire[13].IN0
data[46] => data2_wire[14].IN0
data[47] => data2_wire[15].IN0
sel[0] => data0_wire[15].IN0
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|project|MUX2_1:inst15
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]


|project|MUX2_1:inst15|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|project|MUX2_1:inst15|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|project|IO_MemoryInterface:inst12
mem_addr[0] => inst6.IN2
mem_addr[1] => inst7.IN2
mem_addr[2] => ~NO_FANOUT~
mem_addr[3] => MUX2_1:inst.sel
clock => inst1.IN0
KEY[0] => Reg_16:PUSH_BUTTON.data[0]
KEY[1] => Reg_16:PUSH_BUTTON.data[1]
KEY[2] => Reg_16:PUSH_BUTTON.data[2]
KEY[3] => Reg_16:PUSH_BUTTON.data[3]
SW[0] => Reg_16:SWITCHES.data[0]
SW[1] => Reg_16:SWITCHES.data[1]
SW[2] => Reg_16:SWITCHES.data[2]
SW[3] => Reg_16:SWITCHES.data[3]
SW[4] => Reg_16:SWITCHES.data[4]
SW[5] => Reg_16:SWITCHES.data[5]
SW[6] => Reg_16:SWITCHES.data[6]
SW[7] => Reg_16:SWITCHES.data[7]
SW[8] => Reg_16:SWITCHES.data[8]
SW[9] => Reg_16:SWITCHES.data[9]
mem_write => inst7.IN1
mem_write => inst6.IN1
mem_data[0] => Reg_16:HEX_DISPLAY.data[0]
mem_data[0] => Reg_16:LED.data[0]
mem_data[1] => Reg_16:HEX_DISPLAY.data[1]
mem_data[1] => Reg_16:LED.data[1]
mem_data[2] => Reg_16:HEX_DISPLAY.data[2]
mem_data[2] => Reg_16:LED.data[2]
mem_data[3] => Reg_16:HEX_DISPLAY.data[3]
mem_data[3] => Reg_16:LED.data[3]
mem_data[4] => Reg_16:HEX_DISPLAY.data[4]
mem_data[4] => Reg_16:LED.data[4]
mem_data[5] => Reg_16:HEX_DISPLAY.data[5]
mem_data[5] => Reg_16:LED.data[5]
mem_data[6] => Reg_16:HEX_DISPLAY.data[6]
mem_data[6] => Reg_16:LED.data[6]
mem_data[7] => Reg_16:HEX_DISPLAY.data[7]
mem_data[7] => Reg_16:LED.data[7]
mem_data[8] => Reg_16:HEX_DISPLAY.data[8]
mem_data[8] => Reg_16:LED.data[8]
mem_data[9] => Reg_16:HEX_DISPLAY.data[9]
mem_data[9] => Reg_16:LED.data[9]
mem_data[10] => Reg_16:HEX_DISPLAY.data[10]
mem_data[10] => Reg_16:LED.data[10]
mem_data[11] => Reg_16:HEX_DISPLAY.data[11]
mem_data[11] => Reg_16:LED.data[11]
mem_data[12] => Reg_16:HEX_DISPLAY.data[12]
mem_data[12] => Reg_16:LED.data[12]
mem_data[13] => Reg_16:HEX_DISPLAY.data[13]
mem_data[13] => Reg_16:LED.data[13]
mem_data[14] => Reg_16:HEX_DISPLAY.data[14]
mem_data[14] => Reg_16:LED.data[14]
mem_data[15] => Reg_16:HEX_DISPLAY.data[15]
mem_data[15] => Reg_16:LED.data[15]


|project|IO_MemoryInterface:inst12|MUX2_1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]


|project|IO_MemoryInterface:inst12|MUX2_1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|project|IO_MemoryInterface:inst12|MUX2_1:inst|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|project|IO_MemoryInterface:inst12|Reg_16:PUSH_BUTTON
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|project|IO_MemoryInterface:inst12|Reg_16:PUSH_BUTTON|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|project|IO_MemoryInterface:inst12|Reg_16:SWITCHES
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|project|IO_MemoryInterface:inst12|Reg_16:SWITCHES|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|project|IO_MemoryInterface:inst12|Reg_16:HEX_DISPLAY
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|project|IO_MemoryInterface:inst12|Reg_16:HEX_DISPLAY|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|project|IO_MemoryInterface:inst12|Reg_16:LED
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|project|IO_MemoryInterface:inst12|Reg_16:LED|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|project|BuffReg16:RM
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|BuffReg16:RB_inst
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|InstructionAddressGenerator:inst1
clock => PC:inst2.clock
clock => PC_Temp:inst4.clock
PC_enable => PC:inst2.enable
aclr => PC:inst2.aclr
aclr => PC_Temp:inst4.aclr
PC_select => MuxPC:inst3.sel
RA[0] => MuxPC:inst3.data0x[0]
RA[1] => MuxPC:inst3.data0x[1]
RA[2] => MuxPC:inst3.data0x[2]
RA[3] => MuxPC:inst3.data0x[3]
RA[4] => MuxPC:inst3.data0x[4]
RA[5] => MuxPC:inst3.data0x[5]
RA[6] => MuxPC:inst3.data0x[6]
RA[7] => MuxPC:inst3.data0x[7]
RA[8] => MuxPC:inst3.data0x[8]
RA[9] => MuxPC:inst3.data0x[9]
RA[10] => MuxPC:inst3.data0x[10]
RA[11] => MuxPC:inst3.data0x[11]
RA[12] => MuxPC:inst3.data0x[12]
RA[13] => MuxPC:inst3.data0x[13]
RA[14] => MuxPC:inst3.data0x[14]
RA[15] => MuxPC:inst3.data0x[15]
INC_select => MuxINC:inst.sel
Immediate[0] => MuxINC:inst.data1x[0]
Immediate[1] => MuxINC:inst.data1x[1]
Immediate[2] => MuxINC:inst.data1x[2]
Immediate[3] => MuxINC:inst.data1x[3]
Immediate[4] => MuxINC:inst.data1x[4]
Immediate[5] => MuxINC:inst.data1x[5]
Immediate[6] => MuxINC:inst.data1x[6]
Immediate[7] => MuxINC:inst.data1x[7]
Immediate[8] => MuxINC:inst.data1x[8]
Immediate[9] => MuxINC:inst.data1x[9]
Immediate[10] => MuxINC:inst.data1x[10]
Immediate[11] => MuxINC:inst.data1x[11]
Immediate[12] => MuxINC:inst.data1x[12]
Immediate[13] => MuxINC:inst.data1x[13]
Immediate[14] => MuxINC:inst.data1x[14]
Immediate[15] => MuxINC:inst.data1x[15]


|project|InstructionAddressGenerator:inst1|PC:inst2
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable


|project|InstructionAddressGenerator:inst1|PC:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|project|InstructionAddressGenerator:inst1|MuxPC:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]


|project|InstructionAddressGenerator:inst1|MuxPC:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|project|InstructionAddressGenerator:inst1|MuxPC:inst3|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|project|InstructionAddressGenerator:inst1|Adder:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]


|project|InstructionAddressGenerator:inst1|Adder:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|project|InstructionAddressGenerator:inst1|Adder:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1


|project|InstructionAddressGenerator:inst1|MuxINC:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]


|project|InstructionAddressGenerator:inst1|MuxINC:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|project|InstructionAddressGenerator:inst1|MuxINC:inst|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|project|InstructionAddressGenerator:inst1|Const:inst5


|project|InstructionAddressGenerator:inst1|Const:inst5|lpm_constant:lpm_constant_component


|project|InstructionAddressGenerator:inst1|PC_Temp:inst4
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|project|InstructionAddressGenerator:inst1|PC_Temp:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|project|muxc:inst10
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]


|project|muxc:inst10|LPM_MUX:LPM_MUX_component
data[0][0] => mux_53e:auto_generated.data[0]
data[0][1] => mux_53e:auto_generated.data[1]
data[0][2] => mux_53e:auto_generated.data[2]
data[0][3] => mux_53e:auto_generated.data[3]
data[1][0] => mux_53e:auto_generated.data[4]
data[1][1] => mux_53e:auto_generated.data[5]
data[1][2] => mux_53e:auto_generated.data[6]
data[1][3] => mux_53e:auto_generated.data[7]
data[2][0] => mux_53e:auto_generated.data[8]
data[2][1] => mux_53e:auto_generated.data[9]
data[2][2] => mux_53e:auto_generated.data[10]
data[2][3] => mux_53e:auto_generated.data[11]
sel[0] => mux_53e:auto_generated.sel[0]
sel[1] => mux_53e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|project|muxc:inst10|LPM_MUX:LPM_MUX_component|mux_53e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data1_wire[0].IN0
data[5] => data1_wire[1].IN0
data[6] => data1_wire[2].IN0
data[7] => data1_wire[3].IN0
data[8] => data2_wire[0].IN0
data[9] => data2_wire[1].IN0
data[10] => data2_wire[2].IN0
data[11] => data2_wire[3].IN0
sel[0] => data0_wire[3].IN0
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|project|const15:inst11


|project|const15:inst11|lpm_constant:LPM_CONSTANT_component


|project|bit16multi2to1:MuxB
a[0] => multi2to1:mult0.a
a[1] => multi2to1:mult1.a
a[2] => multi2to1:mult2.a
a[3] => multi2to1:mult3.a
a[4] => multi2to1:mult4.a
a[5] => multi2to1:mult5.a
a[6] => multi2to1:mult6.a
a[7] => multi2to1:mult7.a
a[8] => multi2to1:mult8.a
a[9] => multi2to1:mult9.a
a[10] => multi2to1:mult10.a
a[11] => multi2to1:mult11.a
a[12] => multi2to1:mult12.a
a[13] => multi2to1:mult13.a
a[14] => multi2to1:mult14.a
a[15] => multi2to1:mult15.a
b[0] => multi2to1:mult0.b
b[1] => multi2to1:mult1.b
b[2] => multi2to1:mult2.b
b[3] => multi2to1:mult3.b
b[4] => multi2to1:mult4.b
b[5] => multi2to1:mult5.b
b[6] => multi2to1:mult6.b
b[7] => multi2to1:mult7.b
b[8] => multi2to1:mult8.b
b[9] => multi2to1:mult9.b
b[10] => multi2to1:mult10.b
b[11] => multi2to1:mult11.b
b[12] => multi2to1:mult12.b
b[13] => multi2to1:mult13.b
b[14] => multi2to1:mult14.b
b[15] => multi2to1:mult15.b
s => multi2to1:mult0.s
s => multi2to1:mult1.s
s => multi2to1:mult2.s
s => multi2to1:mult3.s
s => multi2to1:mult4.s
s => multi2to1:mult5.s
s => multi2to1:mult6.s
s => multi2to1:mult7.s
s => multi2to1:mult8.s
s => multi2to1:mult9.s
s => multi2to1:mult10.s
s => multi2to1:mult11.s
s => multi2to1:mult12.s
s => multi2to1:mult13.s
s => multi2to1:mult14.s
s => multi2to1:mult15.s


|project|bit16multi2to1:MuxB|multi2to1:mult0
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult1
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult2
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult3
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult4
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult5
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult6
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult7
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult8
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult9
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult10
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult11
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult12
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult13
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult14
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|bit16multi2to1:MuxB|multi2to1:mult15
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT


|project|immediate:inst7
immed[0] => immedEx[0].DATAIN
immed[1] => immedEx[1].DATAIN
immed[2] => immedEx[2].DATAIN
immed[3] => immedEx[3].DATAIN
immed[4] => immedEx[4].DATAIN
immed[5] => immedEx[5].DATAIN
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx[6].DATAIN
extend[0] => Equal0.IN1
extend[1] => Equal0.IN0


|project|Reg16:PS
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|project|Reg16:inst4
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


