//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Wed Mar 26 16:16:44 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v "
// file 1 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v "
// file 2 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v "
// file 3 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v "
// file 4 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh "
// file 5 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v "
// file 6 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v "
// file 7 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v "
// file 8 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v "
// file 9 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v "
// file 10 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v "
// file 11 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v "
// file 12 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v "
// file 13 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v "
// file 14 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v "
// file 15 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v "
// file 16 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v "
// file 17 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v "
// file 18 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v "
// file 19 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std.vhd "
// file 20 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd "
// file 21 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd "
// file 22 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std_textio.vhd "
// file 23 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/numeric.vhd "
// file 24 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/umr_capim.vhd "
// file 25 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/arith.vhd "
// file 26 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/unsigned.vhd "
// file 27 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/hyperents.vhd "
// file 28 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd "
// file 29 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd "
// file 30 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd "
// file 31 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd "
// file 32 "\/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd "
// file 33 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd "
// file 34 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd "
// file 35 "\/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd "
// file 36 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd "
// file 37 "\/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd "
// file 38 "\/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd "
// file 39 "\/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd "
// file 40 "\/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd "
// file 41 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd "
// file 42 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd "
// file 43 "\/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd "
// file 44 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd "
// file 45 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd "
// file 46 "\/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd "
// file 47 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd "
// file 48 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd "
// file 49 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd "
// file 50 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/nlconst.dat "
// file 51 "\/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire LOCK ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1_net ;
wire GL2 ;
wire GL3 ;
// @5:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @5:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @5:23
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @6:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module Filterwheel_sb_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA_0;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2_0 ;
wire GL3_0 ;
// @7:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @7:20
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Filterwheel_sb_CCC_0_FCCC */

module CoreAPB3_Z1_layer0 (
  AMBA_SLAVE_0_PADDRS_net_0,
  Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0
)
;
input [15:12] AMBA_SLAVE_0_PADDRS_net_0 ;
input Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire [0:0] iPSELS_1;
wire GND ;
wire VCC ;
// @16:265
  CFG4 \iPSELS[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[12]),
	.B(iPSELS_1[0]),
	.C(AMBA_SLAVE_0_PADDRS_net_0[13]),
	.D(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.Y(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0)
);
defparam \iPSELS[0] .INIT=16'h0004;
// @16:265
  CFG2 \iPSELS_1_0[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(iPSELS_1[0])
);
defparam \iPSELS_1_0[0] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module CoreResetP_Z2_layer0 (
  shot_i,
  INIT_DONE_c,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  FIC_2_APB_M_PRESET_N,
  shot_i_arst,
  GL0_INST,
  CORERESETP_0_RESET_N_F2M,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
input shot_i ;
output INIT_DONE_c ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input FIC_2_APB_M_PRESET_N ;
input shot_i_arst ;
input GL0_INST ;
output CORERESETP_0_RESET_N_F2M ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire shot_i ;
wire INIT_DONE_c ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire shot_i_arst ;
wire GL0_INST ;
wire CORERESETP_0_RESET_N_F2M ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire [6:0] sm0_state_Z;
wire [5:2] sm0_state_ns_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire sm0_areset_n ;
wire sm0_areset_n_clk_base_Z ;
wire sm0_areset_n_clk_base_0 ;
wire release_sdif0_core_Z ;
wire VCC ;
wire sdif0_areset_n_rcosc_Z ;
wire GND ;
wire sm1_areset_n_clk_base_Z ;
wire sm1_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif3_core_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif2_core_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif1_core_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire sdif3_spll_lock_q2_Z ;
wire CONFIG1_DONE_q1_Z ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire sm0_areset_n_rcosc_Z ;
wire sdif3_areset_n_rcosc_Z ;
wire sdif2_areset_n_rcosc_Z ;
wire sdif1_areset_n_rcosc_Z ;
wire sdif3_areset_n_rcosc_q1_Z ;
wire sdif2_areset_n_rcosc_q1_Z ;
wire sdif1_areset_n_rcosc_q1_Z ;
wire sdif0_areset_n_rcosc_q1_Z ;
wire MSS_HPMS_READY_int_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire sm0_areset_n_rcosc_q1_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire mss_ready_state_Z ;
wire next_sm0_state20_1_Z ;
wire next_sm0_state20_Z ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
  CLKINT sm0_areset_n_clk_base_RNIOB29 (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
// @13:1485
  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1388
  SLE RESET_N_F2M_int (
	.Q(CORERESETP_0_RESET_N_F2M),
	.ADn(VCC),
	.ALn(sm1_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:769
  SLE sm1_areset_n_q1 (
	.Q(sm1_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(shot_i_arst),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:963
  SLE sdif3_spll_lock_q2 (
	.Q(sdif3_spll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:929
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:755
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:755
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(GL0_INST),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:769
  SLE sm1_areset_n_clk_base (
	.Q(sm1_areset_n_clk_base_Z),
	.ADn(VCC),
	.ALn(shot_i_arst),
	.CLK(GL0_INST),
	.D(sm1_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1613
  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1581
  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1549
  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sdif2_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1517
  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sdif1_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:912
  SLE sdif3_areset_n_rcosc_q1 (
	.Q(sdif3_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:912
  SLE sdif3_areset_n_rcosc (
	.Q(sdif3_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif3_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:898
  SLE sdif2_areset_n_rcosc_q1 (
	.Q(sdif2_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:898
  SLE sdif2_areset_n_rcosc (
	.Q(sdif2_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif2_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:884
  SLE sdif1_areset_n_rcosc_q1 (
	.Q(sdif1_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:884
  SLE sdif1_areset_n_rcosc (
	.Q(sdif1_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif1_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:870
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sdif0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:870
  SLE sdif0_areset_n_rcosc (
	.Q(sdif0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:856
  SLE sm0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:856
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_Z[2]),
	.EN(sdif3_spll_lock_q2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE INIT_DONE_int (
	.Q(INIT_DONE_c),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(sm0_state_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1055
  CFG2 next_sm0_state20_1 (
	.A(ddr_settled_clk_base_Z),
	.B(release_sdif0_core_clk_base_Z),
	.Y(next_sm0_state20_1_Z)
);
defparam next_sm0_state20_1.INIT=4'h8;
// @13:1089
  CFG2 \sm0_state_ns_a3[6]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(sm0_state_Z[5]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @13:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @13:641
  CFG3 sdif0_areset_n (
	.A(MSS_HPMS_READY_int_Z),
	.B(POWER_ON_RESET_N),
	.C(shot_i),
	.Y(sm0_areset_n)
);
defparam sdif0_areset_n.INIT=8'h80;
// @13:1089
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[2]),
	.B(sdif3_spll_lock_q2_Z),
	.C(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hF2;
// @13:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
// @13:1055
  CFG4 next_sm0_state20 (
	.A(release_sdif3_core_clk_base_Z),
	.B(release_sdif2_core_clk_base_Z),
	.C(release_sdif1_core_clk_base_Z),
	.D(next_sm0_state20_1_Z),
	.Y(next_sm0_state20_Z)
);
defparam next_sm0_state20.INIT=16'h8000;
// @13:1089
  CFG4 \sm0_state_ns[4]  (
	.A(sm0_state_Z[4]),
	.B(sm0_state_Z[3]),
	.C(next_sm0_state20_Z),
	.D(sdif3_spll_lock_q2_Z),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=16'hCE0A;
// @13:1089
  CFG4 \sm0_state_ns[5]  (
	.A(sm0_state_Z[5]),
	.B(sm0_state_Z[4]),
	.C(sdif3_spll_lock_q2_Z),
	.D(next_sm0_state20_Z),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'hCE0A;
//@17:347
//@17:347
//@17:347
//@17:347
//@17:347
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z2_layer0 */

module Filterwheel_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @9:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
// @9:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @9:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Filterwheel_sb_FABOSC_0_OSC */

module Filterwheel_sb_MSS (
  Main_0_RamBusDataOut_m,
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  CORERESETP_0_RESET_N_F2M,
  LOCK,
  Main_0_RamBusAck_i_m_i,
  MSS_RESET_N_M2F,
  Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES,
  Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  FIC_2_APB_M_PRESET_N
)
;
input [31:0] Main_0_RamBusDataOut_m ;
output [31:0] Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS ;
output [15:0] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input CORERESETP_0_RESET_N_F2M ;
input LOCK ;
input Main_0_RamBusAck_i_m_i ;
output MSS_RESET_N_M2F ;
output Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
output Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output FIC_2_APB_M_PRESET_N ;
wire GL0_INST ;
wire CORERESETP_0_RESET_N_F2M ;
wire LOCK ;
wire Main_0_RamBusAck_i_m_i ;
wire MSS_RESET_N_M2F ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
wire Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire FIC_2_APB_M_PRESET_N ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire NN_1 ;
wire NN_2 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PENABLES ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
//@17:431
// @11:225
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:12], NN_2, NN_1, AMBA_SLAVE_0_PADDRS_net_0[9:0]}),
	.F_HM0_ENABLE(Filterwheel_sb_0_AMBA_SLAVE_0_PENABLES),
	.F_HM0_SEL(Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.F_HM0_WRITE(Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(Main_0_RamBusDataOut_m[31:0]),
	.F_HM0_READY(Main_0_RamBusAck_i_m_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(CORERESETP_0_RESET_N_F2M),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE000000000000010000000000F01C000001FE5FC4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Filterwheel_sb_MSS */

module Filterwheel_sb (
  AMBA_SLAVE_0_PADDRS_net_0,
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS,
  Main_0_RamBusDataOut_m,
  Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES,
  Main_0_RamBusAck_i_m_i,
  shot_i_arst,
  INIT_DONE_c,
  shot_i,
  Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL0,
  DEVRST_N
)
;
output [9:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output [31:0] Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS ;
input [31:0] Main_0_RamBusDataOut_m ;
output Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
input Main_0_RamBusAck_i_m_i ;
input shot_i_arst ;
output INIT_DONE_c ;
input shot_i ;
output Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL0 ;
input DEVRST_N ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
wire Main_0_RamBusAck_i_m_i ;
wire shot_i_arst ;
wire INIT_DONE_c ;
wire shot_i ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL0 ;
wire DEVRST_N ;
wire [15:12] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire POWER_ON_RESET_N ;
wire LOCK ;
wire GL0_INST ;
wire Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire CORERESETP_0_RESET_N_F2M ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_3033 ;
wire N_3034 ;
wire GND ;
wire VCC ;
//@18:412
// @17:461
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @17:187
  Filterwheel_sb_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @17:234
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0_Z[15:12]),
	.Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0)
);
// @17:347
  CoreResetP_Z2_layer0 CORERESETP_0 (
	.shot_i(shot_i),
	.INIT_DONE_c(INIT_DONE_c),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.shot_i_arst(shot_i_arst),
	.GL0_INST(GL0_INST),
	.CORERESETP_0_RESET_N_F2M(CORERESETP_0_RESET_N_F2M),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @17:418
  Filterwheel_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @17:431
  Filterwheel_sb_MSS Filterwheel_sb_MSS_0 (
	.Main_0_RamBusDataOut_m(Main_0_RamBusDataOut_m[31:0]),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0({AMBA_SLAVE_0_PADDRS_net_0_Z[15:12], N_3034, N_3033, AMBA_SLAVE_0_PADDRS_net_0[9:0]}),
	.GL0_INST(GL0_INST),
	.CORERESETP_0_RESET_N_F2M(CORERESETP_0_RESET_N_F2M),
	.LOCK(LOCK),
	.Main_0_RamBusAck_i_m_i(Main_0_RamBusAck_i_m_i),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES(Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES),
	.Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Filterwheel_sb */

module OneShotPorts_work_main_architecture_main_0layer1 (
  shot_i_arst_i,
  Main_0_rst_out_i,
  shot_i_1z,
  shot_i_arst,
  FCCC_C0_0_GL0
)
;
output shot_i_arst_i ;
output Main_0_rst_out_i ;
output shot_i_1z ;
output shot_i_arst ;
input FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire Main_0_rst_out_i ;
wire shot_i_1z ;
wire shot_i_arst ;
wire FCCC_C0_0_GL0 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire ClkDiv_s_237_FCO ;
wire ClkDiv_s_237_S ;
wire ClkDiv_s_237_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @40:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNIOJ31 (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNIIOIE (
	.A(shot_i_1z),
	.Y(Main_0_rst_out_i)
);
defparam shot_i_RNIIOIE.INIT=2'h1;
  CFG1 shot_i_rep_RNIOJ31_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNIOJ31_0.INIT=2'h1;
// @40:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  ARI1 ClkDiv_s_237 (
	.FCO(ClkDiv_s_237_FCO),
	.S(ClkDiv_s_237_S),
	.Y(ClkDiv_s_237_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_237.INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_237_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @40:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[4]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @40:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_Z[7]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @40:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @40:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL0
)
;
output RamBusCE_i ;
input Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE_i ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_1 (
  ReadReq,
  WriteReq,
  RamBusCE_i,
  Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES,
  FCCC_C0_0_GL0
)
;
output ReadReq ;
output WriteReq ;
input RamBusCE_i ;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
input FCCC_C0_0_GL0 ;
wire ReadReq ;
wire WriteReq ;
wire RamBusCE_i ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire RamBusWrnRd_i ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1291
  CFG2 un1_writereq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(WriteReq)
);
defparam un1_writereq.INIT=4'h8;
// @49:1293
  CFG2 un1_readreq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(ReadReq)
);
defparam un1_readreq.INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports */

module IBufP1Ports_0 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_0 */

module IBufP1Ports_1 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_1 */

module IBufP1Ports_2 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_2 */

module IBufP1Ports_3 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_3 */

module IBufP1Ports_4 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  FCCC_C0_0_GL0,
  O_1z
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
input FCCC_C0_0_GL0 ;
output O_1z ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire FCCC_C0_0_GL0 ;
wire O_1z ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(O_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_4 */

module IBufP1Ports_5 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_5 */

module IBufP1Ports_6 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_6 */

module IBufP1Ports_7 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_7 */

module IBufP1Ports_8 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_8 */

module IBufP1Ports_9 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_9 */

module IBufP1Ports_10 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_10 */

module IBufP1Ports_11 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_11 */

module IBufP1Ports_12 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_12 */

module IBufP1Ports_13 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_13 */

module IBufP1Ports_14 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_14 */

module IBufP1Ports_15 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_15 */

module IBufP1Ports_16 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_16 */

module IBufP1Ports_17 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_17 */

module IBufP1Ports_18 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_18 */

module IBufP1Ports_19 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_19 */

module IBufP1Ports_20 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_20 */

module IBufP1Ports_21 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_21 */

module IBufP1Ports_22 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_22 */

module IBufP1Ports_23 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_23 */

module IBufP1Ports_24 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_24 */

module IBufP1Ports_25 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_25 */

module IBufP1Ports_26 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_26 */

module IBufP1Ports_27 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_27 */

module IBufP1Ports_28 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_28 */

module IBufP1Ports_29 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_29 */

module IBufP1Ports_30 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_30 */

module IBufP1Ports_31 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_31 */

module IBufP1Ports_32 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_32 */

module IBufP1Ports_33 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_33 */

module IBufP1Ports_34 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_34 */

module IBufP1Ports_35 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_35 */

module IBufP1Ports_36 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_36 */

module IBufP1Ports_37 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_37 */

module IBufP1Ports_38 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_39 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_39 */

module IBufP1Ports_40 (
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_40 */

module RegisterSpacePorts_10 (
  MotorCurrentStep,
  PosDetB0OffStep,
  PosDet5AOffStep,
  PosDetB2OffStep,
  PosDetHomeBOnStep,
  MonitorAdcSpiDataOut,
  PosDet6AOnStep,
  PosDetB1OffStep,
  PosDet2BOnStep,
  PosDet0BOnStep,
  PosDet7BOnStep,
  PosDetB2OnStep,
  PosDet0AOnStep,
  PosDet5BOffStep,
  PosDetA2OffStep,
  Uart1RxFifoData,
  PosDet4BOnStep,
  PosDet1BOffStep,
  PosDet2BOffStep,
  PosDet7AOffStep,
  PPSCount,
  PosDetHomeBOffStep,
  PosDetA1OnStep,
  PosDet4BOffStep,
  PosDetHomeAOffStep,
  Uart2RxFifoCount,
  Uart0RxFifoCount,
  PPSCounter,
  PosDet7AOnStep,
  PosDet7BOffStep,
  PosDetA0OffStep,
  PosDetA1OffStep,
  PosDetA0OnStep,
  PosDetHomeAOnStep,
  PosDet2AOnStep,
  PosDet0BOffStep,
  PosDetA2OnStep,
  PosDetB1OnStep,
  PosDet4AOnStep,
  PosDet4AOffStep,
  PosDet5AOnStep,
  PosDet5BOnStep,
  PosDet6AOffStep,
  PosDet6BOffStep,
  PosDet6BOnStep,
  UartUsbRxFifoCount,
  UartGpsRxFifoCount,
  PosDet1AOffStep,
  ClkDacReadback,
  PosDet2AOffStep,
  PosDet0AOffStep,
  PosDet3BOnStep,
  PosDet1AOnStep,
  PosDet3AOnStep,
  PosDetB0OnStep,
  PosDet1BOnStep,
  PosDet3BOffStep,
  PosDet3AOffStep,
  UartUsbRxFifoData,
  Uart3RxFifoData,
  Uart0RxFifoData,
  Uart2RxFifoData,
  UartGpsRxFifoData,
  Uart1RxFifoCount,
  Uart3RxFifoCount,
  Main_0_RamBusDataOut_m,
  RamBusAddress_i,
  Address_9,
  Address_1,
  Address_0,
  Address_3,
  Address_7,
  Address_8,
  ClkDacWrite,
  MotorSeekStep,
  MonitorAdcSpiDataIn,
  Uart1TxFifoData,
  Uart0TxFifoData,
  Uart3TxFifoData,
  Uart2TxFifoData,
  UartUsbTxFifoData,
  UartGpsTxFifoData,
  RamDataIn,
  Uart3ClkDivider,
  Uart2ClkDivider,
  Uart1ClkDivider,
  Uart0ClkDivider,
  MotorAMinus,
  Uart0TxFifoEmpty,
  Fault5V_c,
  Uart0TxFifoFull,
  UartUsbRxFifoEmpty,
  MotorAPlus,
  Fault1V_c,
  UartUsbTxFifoEmpty,
  UartGpsTxFifoEmpty,
  Uart3TxFifoEmpty,
  nDrdyMonitorAdc_i,
  Uart2TxFifoEmpty,
  UartGpsRxFifoEmpty,
  Uart3RxFifoEmpty,
  Uart2RxFifoEmpty,
  Uart0RxFifoEmpty,
  Uart1RxFifoEmpty,
  UartUsbRxFifoFull,
  Uart3RxFifoFull,
  Uart2RxFifoFull,
  MonitorAdcSpiXferDone,
  UartGpsTxFifoFull,
  Uart3TxFifoFull,
  Uart2TxFifoFull,
  UartGpsRxFifoFull,
  MotorBMinus,
  UartUsbTxFifoFull,
  PosSenseHomeB_c,
  PosSenseBit2A_c,
  PosSenseBit0B_c,
  Main_0_RamBusAck_i_m_i,
  Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0,
  shot_i,
  PosSenseBit1B_c,
  Fault3V_c,
  PowerCycd_c,
  MotorBPlus,
  PosSenseHomeA_c,
  PosSenseBit0A_c,
  PosSenseBit1A_c,
  PosSenseBit2B_c,
  Uart1TxFifoEmpty,
  Uart0RxFifoFull,
  Uart1TxFifoFull,
  Uart1RxFifoFull,
  PPSDetected,
  O,
  ResetSteps_i_1z,
  PosLEDEnB_c,
  PosLEDEnA_c,
  MotorEnable,
  Oe3_c,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  ReadUartUsb_1z,
  ReadUartGps_1z,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  MonitorAdcReset_1z,
  PPSCountReset_1z,
  ReadReq,
  WriteReq,
  WriteUart0_1z,
  WriteUart1_1z,
  WriteUart2_1z,
  WriteUart3_1z,
  WriteUartGps_1z,
  WriteUartUsb_1z,
  nFaultClr1V_c,
  nFaultClr3V_c,
  nFaultClr5V_c,
  nPowerCycClr_c,
  MonitorAdcSpiXferStart_1z,
  Uart0FifoReset_1z,
  Uart1FifoReset_1z,
  Uart2FifoReset_1z,
  Uart3FifoReset_1z,
  UartGpsFifoReset_1z,
  UartUsbFifoReset_1z,
  WriteClkDac_1z,
  PosDet7BOnStep_0_sqmuxa_i,
  ResetSteps_i_RNIDTSH_1z,
  PPSCountReset_arst_i,
  ResetSteps_i_arst_i,
  MonitorAdcSpiFrameEnable_i_1z,
  shot_i_arst_i,
  Main_0_rst_out_i,
  FCCC_C0_0_GL0
)
;
input [15:0] MotorCurrentStep ;
input [15:0] PosDetB0OffStep ;
input [15:0] PosDet5AOffStep ;
input [15:0] PosDetB2OffStep ;
input [15:0] PosDetHomeBOnStep ;
input [7:0] MonitorAdcSpiDataOut ;
input [15:0] PosDet6AOnStep ;
input [15:0] PosDetB1OffStep ;
input [15:0] PosDet2BOnStep ;
input [15:0] PosDet0BOnStep ;
input [15:0] PosDet7BOnStep ;
input [15:0] PosDetB2OnStep ;
input [15:0] PosDet0AOnStep ;
input [15:0] PosDet5BOffStep ;
input [15:0] PosDetA2OffStep ;
input [7:0] Uart1RxFifoData ;
input [15:0] PosDet4BOnStep ;
input [15:0] PosDet1BOffStep ;
input [15:0] PosDet2BOffStep ;
input [15:0] PosDet7AOffStep ;
input [31:0] PPSCount ;
input [15:0] PosDetHomeBOffStep ;
input [15:0] PosDetA1OnStep ;
input [15:0] PosDet4BOffStep ;
input [15:0] PosDetHomeAOffStep ;
input [9:0] Uart2RxFifoCount ;
input [9:0] Uart0RxFifoCount ;
input [31:0] PPSCounter ;
input [15:0] PosDet7AOnStep ;
input [15:0] PosDet7BOffStep ;
input [15:0] PosDetA0OffStep ;
input [15:0] PosDetA1OffStep ;
input [15:0] PosDetA0OnStep ;
input [15:0] PosDetHomeAOnStep ;
input [15:0] PosDet2AOnStep ;
input [15:0] PosDet0BOffStep ;
input [15:0] PosDetA2OnStep ;
input [15:0] PosDetB1OnStep ;
input [15:0] PosDet4AOnStep ;
input [15:0] PosDet4AOffStep ;
input [15:0] PosDet5AOnStep ;
input [15:0] PosDet5BOnStep ;
input [15:0] PosDet6AOffStep ;
input [15:0] PosDet6BOffStep ;
input [15:0] PosDet6BOnStep ;
input [9:0] UartUsbRxFifoCount ;
input [9:0] UartGpsRxFifoCount ;
input [15:0] PosDet1AOffStep ;
input [15:0] ClkDacReadback ;
input [15:0] PosDet2AOffStep ;
input [15:0] PosDet0AOffStep ;
input [15:0] PosDet3BOnStep ;
input [15:0] PosDet1AOnStep ;
input [15:0] PosDet3AOnStep ;
input [15:0] PosDetB0OnStep ;
input [15:0] PosDet1BOnStep ;
input [15:0] PosDet3BOffStep ;
input [15:0] PosDet3AOffStep ;
input [7:0] UartUsbRxFifoData ;
input [7:0] Uart3RxFifoData ;
input [7:0] Uart0RxFifoData ;
input [7:0] Uart2RxFifoData ;
input [7:0] UartGpsRxFifoData ;
input [9:0] Uart1RxFifoCount ;
input [9:0] Uart3RxFifoCount ;
output [31:0] Main_0_RamBusDataOut_m ;
input [6:4] RamBusAddress_i ;
input Address_9 ;
input Address_1 ;
input Address_0 ;
input Address_3 ;
input Address_7 ;
input Address_8 ;
output [15:0] ClkDacWrite ;
output [15:0] MotorSeekStep ;
output [7:0] MonitorAdcSpiDataIn ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart3TxFifoData ;
output [7:0] Uart2TxFifoData ;
output [7:0] UartUsbTxFifoData ;
output [7:0] UartGpsTxFifoData ;
input [31:0] RamDataIn ;
output [7:0] Uart3ClkDivider ;
output [7:0] Uart2ClkDivider ;
output [7:0] Uart1ClkDivider ;
output [7:0] Uart0ClkDivider ;
input MotorAMinus ;
input Uart0TxFifoEmpty ;
input Fault5V_c ;
input Uart0TxFifoFull ;
input UartUsbRxFifoEmpty ;
input MotorAPlus ;
input Fault1V_c ;
input UartUsbTxFifoEmpty ;
input UartGpsTxFifoEmpty ;
input Uart3TxFifoEmpty ;
input nDrdyMonitorAdc_i ;
input Uart2TxFifoEmpty ;
input UartGpsRxFifoEmpty ;
input Uart3RxFifoEmpty ;
input Uart2RxFifoEmpty ;
input Uart0RxFifoEmpty ;
input Uart1RxFifoEmpty ;
input UartUsbRxFifoFull ;
input Uart3RxFifoFull ;
input Uart2RxFifoFull ;
input MonitorAdcSpiXferDone ;
input UartGpsTxFifoFull ;
input Uart3TxFifoFull ;
input Uart2TxFifoFull ;
input UartGpsRxFifoFull ;
input MotorBMinus ;
input UartUsbTxFifoFull ;
input PosSenseHomeB_c ;
input PosSenseBit2A_c ;
input PosSenseBit0B_c ;
output Main_0_RamBusAck_i_m_i ;
input Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
input shot_i ;
input PosSenseBit1B_c ;
input Fault3V_c ;
input PowerCycd_c ;
input MotorBPlus ;
input PosSenseHomeA_c ;
input PosSenseBit0A_c ;
input PosSenseBit1A_c ;
input PosSenseBit2B_c ;
input Uart1TxFifoEmpty ;
input Uart0RxFifoFull ;
input Uart1TxFifoFull ;
input Uart1RxFifoFull ;
input PPSDetected ;
input O ;
output ResetSteps_i_1z ;
output PosLEDEnB_c ;
output PosLEDEnA_c ;
output MotorEnable ;
output Oe3_c ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output ReadUartUsb_1z ;
output ReadUartGps_1z ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output MonitorAdcReset_1z ;
output PPSCountReset_1z ;
input ReadReq ;
input WriteReq ;
output WriteUart0_1z ;
output WriteUart1_1z ;
output WriteUart2_1z ;
output WriteUart3_1z ;
output WriteUartGps_1z ;
output WriteUartUsb_1z ;
output nFaultClr1V_c ;
output nFaultClr3V_c ;
output nFaultClr5V_c ;
output nPowerCycClr_c ;
output MonitorAdcSpiXferStart_1z ;
output Uart0FifoReset_1z ;
output Uart1FifoReset_1z ;
output Uart2FifoReset_1z ;
output Uart3FifoReset_1z ;
output UartGpsFifoReset_1z ;
output UartUsbFifoReset_1z ;
output WriteClkDac_1z ;
output PosDet7BOnStep_0_sqmuxa_i ;
output ResetSteps_i_RNIDTSH_1z ;
output PPSCountReset_arst_i ;
output ResetSteps_i_arst_i ;
output MonitorAdcSpiFrameEnable_i_1z ;
input shot_i_arst_i ;
input Main_0_rst_out_i ;
input FCCC_C0_0_GL0 ;
wire Address_9 ;
wire Address_1 ;
wire Address_0 ;
wire Address_3 ;
wire Address_7 ;
wire Address_8 ;
wire MotorAMinus ;
wire Uart0TxFifoEmpty ;
wire Fault5V_c ;
wire Uart0TxFifoFull ;
wire UartUsbRxFifoEmpty ;
wire MotorAPlus ;
wire Fault1V_c ;
wire UartUsbTxFifoEmpty ;
wire UartGpsTxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire nDrdyMonitorAdc_i ;
wire Uart2TxFifoEmpty ;
wire UartGpsRxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire UartUsbRxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart2RxFifoFull ;
wire MonitorAdcSpiXferDone ;
wire UartGpsTxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart2TxFifoFull ;
wire UartGpsRxFifoFull ;
wire MotorBMinus ;
wire UartUsbTxFifoFull ;
wire PosSenseHomeB_c ;
wire PosSenseBit2A_c ;
wire PosSenseBit0B_c ;
wire Main_0_RamBusAck_i_m_i ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire shot_i ;
wire PosSenseBit1B_c ;
wire Fault3V_c ;
wire PowerCycd_c ;
wire MotorBPlus ;
wire PosSenseHomeA_c ;
wire PosSenseBit0A_c ;
wire PosSenseBit1A_c ;
wire PosSenseBit2B_c ;
wire Uart1TxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart1TxFifoFull ;
wire Uart1RxFifoFull ;
wire PPSDetected ;
wire O ;
wire ResetSteps_i_1z ;
wire PosLEDEnB_c ;
wire PosLEDEnA_c ;
wire MotorEnable ;
wire Oe3_c ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire ReadUartUsb_1z ;
wire ReadUartGps_1z ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire MonitorAdcReset_1z ;
wire PPSCountReset_1z ;
wire ReadReq ;
wire WriteReq ;
wire WriteUart0_1z ;
wire WriteUart1_1z ;
wire WriteUart2_1z ;
wire WriteUart3_1z ;
wire WriteUartGps_1z ;
wire WriteUartUsb_1z ;
wire nFaultClr1V_c ;
wire nFaultClr3V_c ;
wire nFaultClr5V_c ;
wire nPowerCycClr_c ;
wire MonitorAdcSpiXferStart_1z ;
wire Uart0FifoReset_1z ;
wire Uart1FifoReset_1z ;
wire Uart2FifoReset_1z ;
wire Uart3FifoReset_1z ;
wire UartGpsFifoReset_1z ;
wire UartUsbFifoReset_1z ;
wire WriteClkDac_1z ;
wire PosDet7BOnStep_0_sqmuxa_i ;
wire ResetSteps_i_RNIDTSH_1z ;
wire PPSCountReset_arst_i ;
wire ResetSteps_i_arst_i ;
wire MonitorAdcSpiFrameEnable_i_1z ;
wire shot_i_arst_i ;
wire Main_0_rst_out_i ;
wire FCCC_C0_0_GL0 ;
wire [4:0] MonitorAdcChannelReadIndex_i_Z;
wire [31:0] Main_0_RamBusDataOut;
wire [3:1] un1_serialnumber_0_iv_i;
wire [26:0] un1_serialnumber_1_iv_Z;
wire [30:5] un1_serialnumber_0_iv_Z;
wire [31:16] un1_serialnumber_1_iv_i_Z;
wire [15:4] un1_serialnumber_1_iv_i;
wire [13:11] un1_serialnumber;
wire [29:29] un1_serialnumber_0_iv_i_Z;
wire [29:29] un1_serialnumber_0_iv_i_1_Z;
wire [23:23] un1_serialnumber_1_iv_i_4_Z;
wire [15:0] un1_serialnumber_1_iv_4_Z;
wire [15:0] un1_serialnumber_1_iv_10_Z;
wire [7:6] un1_serialnumber_1_iv_58_1_Z;
wire [15:6] un1_serialnumber_1_iv_56_1_Z;
wire [15:0] un1_serialnumber_1_iv_25_Z;
wire [15:6] un1_serialnumber_1_iv_56_Z;
wire [15:0] un1_serialnumber_1_iv_24_Z;
wire [26:0] un1_serialnumber_1_iv_2_Z;
wire [15:0] un1_serialnumber_1_iv_23_Z;
wire [12:3] un1_serialnumber_0_iv_28_Z;
wire [3:3] un1_serialnumber_0_iv_61_1_Z;
wire [3:3] un1_serialnumber_0_iv_61_Z;
wire [3:3] un1_serialnumber_0_iv_4_0_Z;
wire [24:1] un1_serialnumber_0_iv_3_Z;
wire [24:2] un1_serialnumber_0_iv_2_Z;
wire [11:1] un1_serialnumber_0_iv_31_Z;
wire [11:5] un1_serialnumber_0_iv_43_Z;
wire [11:1] un1_serialnumber_0_iv_52_1_Z;
wire [11:1] un1_serialnumber_0_iv_52_Z;
wire [6:2] Uart0RxFifoCount_m;
wire [22:1] un1_serialnumber_0_iv_4_Z;
wire [22:22] un1_serialnumber_0_iv_4_0;
wire [22:5] un1_serialnumber_0_iv_1_0_Z;
wire [22:22] un1_serialnumber_0_iv_6_1_Z;
wire [30:1] un1_serialnumber_0_iv_0_Z;
wire [15:0] un1_serialnumber_1_iv_18_Z;
wire [4:4] un1_serialnumber_1_iv_54_1_Z;
wire [15:0] un1_serialnumber_1_iv_54_Z;
wire [15:0] un1_serialnumber_1_iv_16_Z;
wire [15:0] un1_serialnumber_1_iv_17_Z;
wire [15:0] un1_serialnumber_1_iv_66_Z;
wire [15:13] un1_serialnumber_1_iv_57_Z;
wire [15:4] un1_serialnumber_1_iv_i_1;
wire [15:0] un1_serialnumber_1_iv_55_Z;
wire [15:0] un1_serialnumber_1_iv_59_Z;
wire [15:0] un1_serialnumber_1_iv_60_Z;
wire [15:0] un1_serialnumber_1_iv_58_Z;
wire [9:1] un1_serialnumber_0_iv_50_Z;
wire [9:9] un1_serialnumber_0_iv_1_1_1_Z;
wire [11:1] un1_serialnumber_0_iv_23_Z;
wire [12:3] un1_serialnumber_0_iv_41_Z;
wire [12:9] un1_serialnumber_0_iv_1_1_Z;
wire [11:1] un1_serialnumber_0_iv_26_Z;
wire [12:1] un1_serialnumber_0_iv_25_Z;
wire [15:6] un1_serialnumber_1_iv_55_1_Z;
wire [15:0] un1_serialnumber_1_iv_12_Z;
wire [15:7] un1_serialnumber_1_iv_11_Z;
wire [12:1] un1_serialnumber_0_iv_19_Z;
wire [1:1] un1_serialnumber_0_iv_65_1_Z;
wire [3:1] un1_serialnumber_0_iv_59_Z;
wire [1:1] un1_serialnumber_0_iv_65_Z;
wire [12:1] un1_serialnumber_0_iv_16_Z;
wire [12:1] un1_serialnumber_0_iv_18_Z;
wire [10:10] un1_serialnumber_1_iv_42_1_Z;
wire [15:0] un1_serialnumber_1_iv_22_Z;
wire [13:8] un1_serialnumber_1_iv_42_Z;
wire [10:10] un1_serialnumber_1_iv_1_1;
wire [15:6] un1_serialnumber_1_iv_49_Z;
wire [10:10] un1_serialnumber_1_iv_1_0_Z;
wire [10:10] un1_serialnumber_1_iv_43_Z;
wire [13:10] un1_serialnumber_1_iv_44_Z;
wire [10:10] un1_serialnumber_1_iv_45_Z;
wire [6:0] un1_serialnumber_1_iv_38_Z;
wire [13:4] un1_serialnumber_1_iv_51_Z;
wire [4:4] un1_serialnumber_1_iv_i_1_1;
wire [13:4] un1_serialnumber_1_iv_50_Z;
wire [15:4] un1_serialnumber_1_iv_37_Z;
wire [4:4] un1_serialnumber_1_iv_39_0_Z;
wire [4:4] un1_serialnumber_1_iv_40_Z;
wire [15:0] un1_serialnumber_1_iv_31_Z;
wire [26:0] un1_serialnumber_1_iv_5_Z;
wire [10:10] un1_serialnumber_1_iv_33_1_Z;
wire [15:0] un1_serialnumber_1_iv_8_Z;
wire [15:15] PosDet3AOffStep_i_m;
wire [15:0] un1_serialnumber_1_iv_33_Z;
wire [15:15] un1_serialnumber_1_iv_66_1_1_Z;
wire [15:0] un1_serialnumber_1_iv_66_1_Z;
wire [15:0] un1_serialnumber_1_iv_13_Z;
wire [8:8] un1_serialnumber_1_iv_55_1_0;
wire [9:5] un1_serialnumber_0_iv_47_Z;
wire [5:5] un1_serialnumber_0_iv_59_1_Z;
wire [11:1] un1_serialnumber_0_iv_55_Z;
wire [12:2] un1_serialnumber_0_iv_51_Z;
wire [9:5] un1_serialnumber_0_iv_46_Z;
wire [12:3] un1_serialnumber_0_iv_45_Z;
wire [8:6] un1_serialnumber_1_iv_52_Z;
wire [15:6] un1_serialnumber_1_iv_53_Z;
wire [6:6] un1_serialnumber_1_iv_63_1_Z;
wire [12:1] un1_serialnumber_0_iv_27_Z;
wire [2:2] un1_serialnumber_0_iv_60_1_Z;
wire [2:1] un1_serialnumber_0_iv_60_Z;
wire [30:1] un1_serialnumber_0_iv_1_Z;
wire [12:1] un1_serialnumber_0_iv_30_Z;
wire [2:2] un1_serialnumber_0_iv_i_1_0;
wire [2:2] un1_serialnumber_0_iv_56_Z;
wire [2:1] un1_serialnumber_0_iv_66_Z;
wire [2:2] un1_serialnumber_0_iv_57_Z;
wire [2:2] un1_serialnumber_0_iv_58_Z;
wire [4:4] un1_serialnumber_1_iv_37_1_Z;
wire [5:1] un1_serialnumber_0_iv_55_1_Z;
wire [12:1] un1_serialnumber_0_iv_8_Z;
wire [12:1] un1_serialnumber_0_iv_9_Z;
wire [15:13] un1_serialnumber_1_iv_57_1_Z;
wire [15:0] un1_serialnumber_1_iv_28_Z;
wire [15:0] un1_serialnumber_1_iv_29_Z;
wire [26:0] un1_serialnumber_1_iv_3_Z;
wire [11:5] PosDet6AOffStep_m;
wire [11:9] un1_serialnumber_0_iv_41_1_Z;
wire [13:6] un1_serialnumber_1_iv_48_Z;
wire [7:4] un1_serialnumber_1_iv_62_1_Z;
wire [7:4] un1_serialnumber_1_iv_62_Z;
wire [15:0] un1_serialnumber_1_iv_6_Z;
wire [8:0] un1_serialnumber_1_iv_27_Z;
wire [20:1] un1_serialnumber_0_iv_7_Z;
wire [11:11] un1_serialnumber_0_iv_34_1_Z;
wire [11:11] un1_serialnumber_0_iv_54_1_0;
wire [12:1] un1_serialnumber_0_iv_12_Z;
wire [11:2] un1_serialnumber_0_iv_54_1_Z;
wire [24:1] un1_serialnumber_0_iv_6_Z;
wire [8:8] un1_serialnumber_1_iv_27_1_Z;
wire [14:14] PosDet1AOffStep_m;
wire [14:14] PosDet1AOnStep_m;
wire [1:1] un1_serialnumber_0_iv_5_0;
wire [11:1] un1_serialnumber_0_iv_54_Z;
wire [4:4] un1_serialnumber_1_iv_7_0_Z;
wire [7:4] un1_serialnumber_1_iv_51_1_Z;
wire [26:0] un1_serialnumber_1_iv_7_Z;
wire [13:6] un1_serialnumber_1_iv_49_1_Z;
wire [7:7] PosDet4AOffStep_i_m;
wire [15:0] un1_serialnumber_1_iv_9_Z;
wire [6:4] un1_serialnumber_1_iv_38_1_Z;
wire [12:9] PosDet4AOnStep_m;
wire [9:9] un1_serialnumber_0_iv_47_1_Z;
wire [12:12] un1_serialnumber_0_iv_45_1_Z;
wire [3:3] DataOut_RNO_2_Z;
wire [3:3] DataOut_RNO_3_Z;
wire [3:3] un1_serialnumber_0_iv_i_1;
wire [12:2] un1_serialnumber_0_iv_17_Z;
wire [1:1] un1_serialnumber_0_iv_50_1_Z;
wire [24:24] un1_serialnumber_3;
wire [17:1] un1_serialnumber_0_iv_5_Z;
wire [3:2] PosDetA1OnStep_i_m;
wire [13:0] un1_serialnumber_1_iv_1_1_Z;
wire [13:4] un1_serialnumber_1_iv_46_Z;
wire [13:8] un1_serialnumber_1_iv_47_Z;
wire [10:4] un1_serialnumber_1_iv_30_Z;
wire [12:12] un1_serialnumber_0_iv_51_1_Z;
wire [8:8] un1_serialnumber_1_iv_59_1_Z;
wire [15:0] un1_serialnumber_1_iv_26_Z;
wire [10:0] un1_serialnumber_1_iv_34_Z;
wire [26:0] un1_serialnumber_1_iv_1_Z;
wire [7:0] un1_serialnumber_1_iv_32_Z;
wire [6:0] un1_serialnumber_1_iv_35_Z;
wire [12:1] un1_serialnumber_0_iv_53_1_Z;
wire [12:1] un1_serialnumber_0_iv_53_Z;
wire [9:9] un1_serialnumber_0_iv_44_1_Z;
wire [9:5] un1_serialnumber_0_iv_44_Z;
wire [12:1] un1_serialnumber_0_iv_22_Z;
wire [12:1] un1_serialnumber_0_iv_21_Z;
wire [12:9] un1_serialnumber_0_iv_49_Z;
wire [12:9] un1_serialnumber_0_iv_48_Z;
wire [15:15] un1_serialnumber_1_iv_53_1_Z;
wire [15:0] un1_serialnumber_1_iv_14_Z;
wire [11:1] un1_serialnumber_0_iv_40_Z;
wire [1:1] un1_serialnumber_0_iv_64_1_Z;
wire [12:1] un1_serialnumber_0_iv_13_Z;
wire [12:1] un1_serialnumber_0_iv_14_Z;
wire [1:1] un1_serialnumber_0_iv_64_Z;
wire [12:1] un1_serialnumber_0_iv_15_Z;
wire [12:1] un1_serialnumber_0_iv_11_Z;
wire [0:0] un1_serialnumber_1_iv_41_Z;
wire [0:0] un1_serialnumber_1_iv_64_1_Z;
wire [13:0] un1_serialnumber_1_iv_15_Z;
wire [0:0] un1_serialnumber_1_iv_64_Z;
wire [5:2] un1_serialnumber_0_iv_35_Z;
wire [5:5] un1_serialnumber_0_iv_42_Z;
wire [11:5] un1_serialnumber_0_iv_38_Z;
wire [11:5] un1_serialnumber_0_iv_39_Z;
wire [7:4] un1_serialnumber_1_iv_39_Z;
wire [15:0] un1_serialnumber_1_iv_21_Z;
wire [12:1] un1_serialnumber_0_iv_10_Z;
wire [6:4] Uart1RxFifoCount_m;
wire [12:5] un1_serialnumber_0_iv_29_Z;
wire [6:6] ClkDacReadback_i_m;
wire [9:1] un1_serialnumber_0_iv_36_Z;
wire [5:1] Uart3RxFifoCount_m;
wire [9:9] un1_serialnumber_0_iv_48_1_Z;
wire [13:13] un1_serialnumber_1_iv_48_1_Z;
wire [11:3] un1_serialnumber_0_iv_32_Z;
wire [12:1] un1_serialnumber_0_iv_24_Z;
wire [3:3] DataOut_RNO_1_Z;
wire [3:1] un1_serialnumber_0_iv_67_Z;
wire [2:2] un1_serialnumber_0_iv_27_1_Z;
wire [29:29] un1_serialnumber_0_iv_i_4_0_1_Z;
wire [29:29] un1_serialnumber_0_iv_i_4_Z;
wire [29:29] un1_serialnumber_0_iv_i_a15_1_2_Z;
wire [25:25] un1_serialnumber_1_iv_i_9_RNO_Z;
wire [25:25] un1_serialnumber_1_iv_i_a20_8_0_Z;
wire [19:16] un1_serialnumber_1_iv_i_a18_9_0_Z;
wire [18:18] un1_serialnumber_1_iv_i_a19_9_0_Z;
wire [18:18] un1_serialnumber_1_iv_i_a19_13_1_Z;
wire [18:18] un1_serialnumber_1_iv_i_a19_1_0_Z;
wire [27:19] un1_serialnumber_1_iv_i_a18_1_0_Z;
wire [31:28] un1_serialnumber_1_iv_i_a14_3_0_Z;
wire [29:29] un1_serialnumber_0_iv_i_a15_2_0;
wire [21:16] un1_serialnumber_1_iv_i_a18_11_1_Z;
wire [18:18] un1_serialnumber_1_iv_i_a19_11_1_Z;
wire [18:18] un1_serialnumber_1_iv_i_a19_8_1_Z;
wire [27:16] un1_serialnumber_1_iv_i_a18_0_0_Z;
wire [16:16] un1_serialnumber_1_iv_i_a18_0_Z;
wire [21:16] un1_serialnumber_1_iv_i_a18_3_0_Z;
wire [25:25] un1_serialnumber_1_iv_i_a20_3_0_Z;
wire [25:25] un1_serialnumber_1_iv_i_a20_2_0_Z;
wire [25:25] un1_serialnumber_1_iv_i_a20_1_0_Z;
wire [14:14] PosDet5AOffStep_m_0;
wire [2:2] Uart1RxFifoCount_m_0;
wire [14:14] PosDetHomeBOnStep_m_0;
wire [14:14] PosDetB0OnStep_m_0;
wire [6:6] Uart2RxFifoCount_m_0;
wire [14:14] PosDet0AOffStep_m_0;
wire [14:14] ClkDacReadback_m_0;
wire [31:28] un1_serialnumber_1_iv_i_a14_1_0_Z;
wire [23:23] un1_serialnumber_1_iv_i_a18_0_0_0_Z;
wire [18:18] un1_serialnumber_1_iv_i_a19_2_1_Z;
wire [18:18] un1_serialnumber_1_iv_i_5_tz_Z;
wire [31:16] un1_serialnumber_1_iv_i_1_Z;
wire [28:16] un1_serialnumber_1_iv_i_3_Z;
wire [19:16] un1_serialnumber_1_iv_i_2_Z;
wire [31:16] un1_serialnumber_1_iv_i_0_Z;
wire [29:29] un1_serialnumber_0_iv_i_0_Z;
wire [14:5] PosDet3AOffStep_m;
wire [14:14] PosDet2AOffStep_m;
wire [14:10] PosDetB0OffStep_m;
wire [14:14] PosDetB1OffStep_m;
wire [14:14] PosDet0AOnStep_m;
wire [7:6] PosDet0AOffStep_i_m;
wire [29:29] un1_serialnumber_0_iv_i_2_Z;
wire [18:18] un1_serialnumber_1_iv_i_6_tz_Z;
wire [21:16] un1_serialnumber_1_iv_i_7_RNO_Z;
wire [25:25] un1_serialnumber_1_iv_i_9_RNO_0_Z;
wire [26:0] un1_serialnumber_1_iv_0_Z;
wire [18:18] un1_serialnumber_1_iv_i_5_0_Z;
wire [25:25] un1_serialnumber_1_iv_i_a20_11_RNIO28J_Z;
wire [5:5] UartGpsRxFifoData_m;
wire [5:5] PosDet0BOnStep_m;
wire [13:8] PosDet5AOffStep_m;
wire [14:11] PosDet1BOnStep_m;
wire [2:2] UartUsbRxFifoCount_m;
wire [2:2] UartGpsRxFifoCount_m;
wire [10:10] PosDet6BOnStep_m;
wire [14:14] PosDet7AOffStep_m;
wire [14:14] PosDet3BOnStep_m;
wire [14:11] PosDet3BOffStep_m;
wire [4:4] PosDet1AOffStep_i_m;
wire [15:4] PosDet6AOffStep_i_m;
wire [7:7] PosDetB0OnStep_i_m;
wire [9:9] PosDet0AOffStep_m;
wire [5:5] Uart0ClkDivider_i_m;
wire [11:11] PosDetHomeAOnStep_m;
wire [3:3] Uart1ClkDivider_i_m;
wire [27:16] un1_serialnumber_1_iv_i_7_Z;
wire [15:0] un1_serialnumber_1_iv_20_Z;
wire [15:0] un1_serialnumber_1_iv_19_Z;
wire [4:4] un1_serialnumber_1_iv_6_0_Z;
wire [4:4] un1_serialnumber_1_iv_5_0_Z;
wire [6:6] un1_serialnumber_1_iv_4_0;
wire [12:1] un1_serialnumber_0_iv_20_Z;
wire [0:0] un1_serialnumber_1_iv_36_Z;
wire [2:2] un1_serialnumber_0_iv_34_Z;
wire [8:8] un1_serialnumber_1_iv_0_0_Z;
wire [20:20] un1_serialnumber_0_iv_0_0_Z;
wire [25:18] un1_serialnumber_1_iv_i_9_Z;
wire [27:18] un1_serialnumber_1_iv_i_8_Z;
wire [29:29] un1_serialnumber_0_iv_i_5_Z;
wire [11:11] un1_serialnumber_0_iv_37_Z;
wire PPSCountReset_rep_Z ;
wire VCC ;
wire PPSCountReset_6_iv_i_Z ;
wire GND ;
wire ResetSteps_i_rep_Z ;
wire PPSCountReset_2_sqmuxa_Z ;
wire ResetSteps_i_arst ;
wire PPSCountReset_arst ;
wire MonitorAdcSpiFrameEnable ;
wire LastWriteReq_1_sqmuxa_RNI8RHO_Z ;
wire N_1432_i ;
wire WriteAck_Z ;
wire LastWriteReq_Z ;
wire WriteAck_RNO_Z ;
wire WriteAckce_Z ;
wire WriteClkDac_RNO_Z ;
wire WriteClkDacce_Z ;
wire UartUsbFifoReset_RNO_Z ;
wire UartUsbFifoResetce_Z ;
wire UartGpsFifoReset_RNO_Z ;
wire UartGpsFifoResetce_Z ;
wire Uart3FifoReset_RNO_Z ;
wire Uart3FifoResetce_Z ;
wire Uart2FifoReset_RNO_Z ;
wire Uart2FifoResetce_Z ;
wire Uart1FifoReset_RNO_Z ;
wire Uart1FifoResetce_Z ;
wire Uart0FifoReset_RNO_Z ;
wire Uart0FifoResetce_Z ;
wire MonitorAdcSpiXferStart_RNO_Z ;
wire MonitorAdcSpiXferStartce_Z ;
wire nFaultClr1Vce_RNI30K61_Z ;
wire nFaultClr1Vce_Z ;
wire WriteUartUsb_RNO_Z ;
wire WriteUartUsbce_Z ;
wire WriteUartGps_RNO_Z ;
wire WriteUartGpsce_Z ;
wire WriteUart3_RNO_Z ;
wire WriteUart3ce_Z ;
wire WriteUart2_RNO_Z ;
wire WriteUart2ce_Z ;
wire WriteUart1_RNO_Z ;
wire WriteUart1ce_Z ;
wire WriteUart0_RNO_Z ;
wire WriteUart0ce_Z ;
wire LastReadReq_Z ;
wire MonitorAdcReset_5_iv_i_Z ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire ReadUartGps_5 ;
wire ReadUartUsb_5 ;
wire LedR_i_Z ;
wire LedB_i_1_sqmuxa_Z ;
wire MonitorAdcSpiFrameEnable_i_1_sqmuxa_Z ;
wire PowernEn5V_i_Z ;
wire Ux1SelJmp_i_Z ;
wire Ux2SelJmp_i_Z ;
wire ReadAck_Z ;
wire ReadAck_4 ;
wire Uart0ClkDivider_i_1_sqmuxa_Z ;
wire LedB_i_Z ;
wire LedG_i_Z ;
wire UartUsbTxFifoData_1_sqmuxa_Z ;
wire Uart3TxFifoData_1_sqmuxa_Z ;
wire UartGpsTxFifoData_1_sqmuxa_Z ;
wire Uart1TxFifoData_1_sqmuxa_Z ;
wire Uart2TxFifoData_1_sqmuxa_Z ;
wire MonitorAdcSpiDataIn_1_sqmuxa_Z ;
wire Uart0TxFifoData_1_sqmuxa_Z ;
wire un1_lastwritereq5_i ;
wire ReadMonitorAdcSample_1_sqmuxa_Z ;
wire ClkDacWrite_1_sqmuxa_Z ;
wire un1_rst_1_i ;
wire un1_N_5_mux_i ;
wire N_1179 ;
wire N_983 ;
wire un52_readreq_Z ;
wire un6_readreq_Z ;
wire un1_N_5_mux_i_1 ;
wire un1_m3_0_a2_a_a_0_65 ;
wire un1_m3_0_a2_a_a_0_1 ;
wire un1_N_5_mux_i_1_0 ;
wire un1_m3_0_a2_a_a_0 ;
wire un1_m3_0_a2_a_a_0_2 ;
wire un1_m3_0_a2_a_a_0_36 ;
wire un1_m3_0_a2_a_a_0_51 ;
wire un10_readreq_Z ;
wire un1_N_5_mux_i_1_1 ;
wire un1_m3_0_a2_a_a_0_49 ;
wire un1_m3_0_a2_a_a_0_57 ;
wire un1_m3_0_a2_a_a_0_58 ;
wire un1_m3_0_a2_a_a_0_31 ;
wire N_1028 ;
wire un62_readreq_Z ;
wire un92_readreq_Z ;
wire un36_readreq_Z ;
wire un58_readreq_Z ;
wire un108_readreq_Z ;
wire LastWriteReq_1_sqmuxa_Z ;
wire PPSCountReset_6_iv_i_1_Z ;
wire un1_LastWriteReq_1_i ;
wire un120_readreq_Z ;
wire un24_readreq_Z ;
wire un66_readreq_Z ;
wire un4_readreq_Z ;
wire un140_readreq_Z ;
wire un96_readreq_Z ;
wire un1_serialnumber_1_iv_N_3L3_Z ;
wire un1_serialnumber_1_iv_N_4L6_1_0_Z ;
wire un1_serialnumber_1_iv_N_4L6_1_Z ;
wire un104_readreq_Z ;
wire un48_readreq_Z ;
wire un1_serialnumber_1_iv_N_4L6_1_1_Z ;
wire un116_readreq_Z ;
wire un18_readreq_Z ;
wire un102_readreq_Z ;
wire PosSenseHomeA_m ;
wire un16_readreq_Z ;
wire un114_readreq_Z ;
wire un80_readreq_Z ;
wire un136_readreq_Z ;
wire un72_readreq_Z ;
wire un74_readreq_Z ;
wire un68_readreq_Z ;
wire un156_readreq_Z ;
wire un1_m3_0_a2_a_a_0_24 ;
wire un1_m3_0_a2_a_a_0_21 ;
wire un1_m3_0_a2_a_a_0_57_1 ;
wire N_1181 ;
wire N_1185 ;
wire un98_readreq_Z ;
wire un122_readreq_Z ;
wire un82_readreq_Z ;
wire un84_readreq_Z ;
wire un64_readreq_Z ;
wire un54_readreq_Z ;
wire un90_readreq_Z ;
wire un154_readreq_Z ;
wire un1_serialnumber_0_iv_i_N_5L7_1 ;
wire UartGpsRxFifoFull_i_m ;
wire un76_readreq_Z ;
wire un1_m3_0_a2_a_a_0_7 ;
wire un1_m3_0_a2_a_a_0_53_1 ;
wire un1_m3_0_a2_a_a_0_5 ;
wire un1_m3_0_a2_a_a_0_8 ;
wire un1_m3_0_a2_a_a_0_53 ;
wire un8_readreq_1_Z ;
wire un4_readreq_5 ;
wire un8_readreq_1_1_Z ;
wire N_978_1 ;
wire un8_readreq_Z ;
wire un100_readreq_Z ;
wire PosSenseBit0B_m ;
wire un152_readreq_Z ;
wire un88_readreq_Z ;
wire un28_readreq_Z ;
wire un42_readreq_Z ;
wire un30_readreq_Z ;
wire un100_readreq_1_Z ;
wire un100_readreq_2_Z ;
wire N_1127 ;
wire N_1134 ;
wire N_1189 ;
wire un30_readreq_1_Z ;
wire N_874 ;
wire N_866_2 ;
wire un1_serialnumber_1_iv_i_59_1 ;
wire N_865_2 ;
wire MonitorAdcReset_0_sqmuxa_1_0_Z ;
wire N_1183_1 ;
wire MonitorAdcReset_0_sqmuxa_Z ;
wire un16_readreq_3 ;
wire un1_lastwritereq5_0_Z ;
wire un40_readreq_0_Z ;
wire un126_readreq_0_Z ;
wire un48_readreq_0_Z ;
wire un106_readreq_0_Z ;
wire un42_readreq_0_Z ;
wire un54_readreq_0_Z ;
wire PPSCountReset_1_sqmuxa_Z ;
wire UartUsbFifoReset_1_sqmuxa_Z ;
wire UartGpsFifoReset_1_sqmuxa_Z ;
wire Uart3FifoReset_1_sqmuxa_Z ;
wire Uart2FifoReset_1_sqmuxa_Z ;
wire Uart1FifoReset_1_sqmuxa_Z ;
wire Uart0FifoReset_1_sqmuxa_Z ;
wire MonitorAdcSpiXferStart_1_sqmuxa_Z ;
wire WriteUartUsb_1_sqmuxa_Z ;
wire WriteUartGps_1_sqmuxa_Z ;
wire WriteUart3_1_sqmuxa_Z ;
wire WriteUart2_1_sqmuxa_Z ;
wire WriteUart1_1_sqmuxa_Z ;
wire WriteUart0_1_sqmuxa_Z ;
wire LastReadReq_1_sqmuxa_Z ;
wire N_811_1 ;
wire un6_readreq_2_Z ;
wire N_1175 ;
wire un124_readreq_1_Z ;
wire un76_readreq_1_Z ;
wire un44_readreq_1_Z ;
wire un28_readreq_1_Z ;
wire N_873 ;
wire N_914 ;
wire N_1042 ;
wire N_1182 ;
wire N_838_9 ;
wire N_1100_1 ;
wire un124_readreq_5_Z ;
wire un90_readreq_4_Z ;
wire un84_readreq_4_Z ;
wire un32_readreq_1_Z ;
wire un28_readreq_4_Z ;
wire N_862_2 ;
wire un18_readreq_3_Z ;
wire un16_readreq_2_Z ;
wire un14_readreq_1_Z ;
wire N_979_1 ;
wire un10_readreq_1_Z ;
wire un10_readreq_3_Z ;
wire N_799_i ;
wire N_1180_2 ;
wire N_821_2 ;
wire N_981_1 ;
wire N_991_2 ;
wire N_997_1 ;
wire N_1179_1 ;
wire N_1190_1 ;
wire un46_readreq_1_Z ;
wire N_855_1 ;
wire N_796_8 ;
wire un92_readreq_1_Z ;
wire un140_readreq_1_Z ;
wire N_820_2 ;
wire N_1097_1 ;
wire un6_readreq_1_Z ;
wire un84_readreq_0_Z ;
wire un132_readreq_0_Z ;
wire un68_readreq_0_Z ;
wire un116_readreq_0_Z ;
wire un74_readreq_0_Z ;
wire un138_readreq_0_Z ;
wire un128_readreq_0_Z ;
wire un16_readreq_0_Z ;
wire un34_readreq_0_Z ;
wire un46_readreq_0_Z ;
wire un38_readreq_0_Z ;
wire un32_readreq_0_Z ;
wire un108_readreq_2_0_Z ;
wire un22_readreq_0_Z ;
wire un12_readreq_0_Z ;
wire un66_readreq_0 ;
wire un124_readreq_0_Z ;
wire un36_readreq_0_Z ;
wire un146_readreq_0_Z ;
wire un26_readreq_0_Z ;
wire un82_readreq_1_0_Z ;
wire un92_readreq_1_0 ;
wire un108_readreq_1_Z ;
wire un18_readreq_1_Z ;
wire un104_readreq_1_Z ;
wire un24_readreq_1_Z ;
wire un58_readreq_1_Z ;
wire un54_readreq_2_0_Z ;
wire N_806 ;
wire N_931 ;
wire N_1001 ;
wire N_1121 ;
wire un14_readreq_2_0_Z ;
wire un26_readreq_1_0 ;
wire un36_readreq_1_0 ;
wire un38_readreq_1_0 ;
wire un42_readreq_1_0 ;
wire un44_readreq_1_0 ;
wire un12_readreq_1_0 ;
wire un80_readreq_2_0 ;
wire un92_readreq_2_0 ;
wire N_856_2 ;
wire N_864_2 ;
wire N_1183 ;
wire N_833 ;
wire LedB_i_0_sqmuxa_Z ;
wire N_875 ;
wire un44_readreq_2_0 ;
wire un76_readreq_2_0_Z ;
wire un60_readreq_2_0_Z ;
wire ReadUartGps_1_sqmuxa_Z ;
wire ReadUart3_1_sqmuxa_Z ;
wire ReadUart2_1_sqmuxa_Z ;
wire ReadUart1_1_sqmuxa_Z ;
wire ReadUart0_1_sqmuxa_Z ;
wire ReadUartUsb_1_sqmuxa_Z ;
wire N_834 ;
wire N_917 ;
wire N_959 ;
wire N_876 ;
wire un4_readreq_0_Z ;
wire un20_readreq_2_Z ;
wire un58_readreq_2_Z ;
wire N_1184 ;
wire N_1003_12 ;
wire N_1096_3 ;
wire N_1078 ;
wire N_1062 ;
wire N_1068 ;
wire N_1069 ;
wire N_1072 ;
wire N_1026 ;
wire N_1029 ;
wire N_991 ;
wire N_997 ;
wire N_981 ;
wire N_987 ;
wire N_988 ;
wire N_945 ;
wire N_946 ;
wire N_903 ;
wire N_820 ;
wire N_1079 ;
wire N_1071 ;
wire N_998 ;
wire N_990 ;
wire N_1097 ;
wire un10_readreq_2_Z ;
wire un110_readreq_2_Z ;
wire N_812 ;
wire N_895 ;
wire N_937 ;
wire un88_readreq_1_Z ;
wire un82_readreq_1_Z ;
wire un98_readreq_2_Z ;
wire un64_readreq_2_Z ;
wire un120_readreq_0_Z ;
wire N_1390_tz ;
wire N_1177 ;
wire N_1003_4 ;
wire N_1099_4 ;
wire N_816_2 ;
wire N_1018 ;
wire N_891 ;
wire N_933 ;
wire un40_readreq_Z ;
wire un160_readreq_Z ;
wire un158_readreq_Z ;
wire un148_readreq_Z ;
wire un146_readreq_Z ;
wire un144_readreq_Z ;
wire un142_readreq_Z ;
wire un138_readreq_Z ;
wire un134_readreq_Z ;
wire un132_readreq_Z ;
wire un130_readreq_Z ;
wire un128_readreq_Z ;
wire un126_readreq_Z ;
wire un124_readreq_Z ;
wire un118_readreq_Z ;
wire un106_readreq_Z ;
wire un94_readreq_Z ;
wire un78_readreq_Z ;
wire un70_readreq_Z ;
wire un60_readreq_Z ;
wire un56_readreq_Z ;
wire un50_readreq_Z ;
wire un12_readreq_Z ;
wire un22_readreq_Z ;
wire un26_readreq_Z ;
wire un32_readreq_Z ;
wire un34_readreq_Z ;
wire un38_readreq_Z ;
wire N_1099 ;
wire N_1061 ;
wire N_980 ;
wire N_1157 ;
wire N_1070 ;
wire N_989 ;
wire N_938 ;
wire N_941 ;
wire N_899 ;
wire N_813 ;
wire N_816 ;
wire un150_readreq_Z ;
wire un46_readreq_Z ;
wire PosSenseBit1B_m ;
wire un110_readreq_Z ;
wire un112_readreq_Z ;
wire un86_readreq_Z ;
wire N_963_5 ;
wire N_1154 ;
wire N_1096 ;
wire N_894 ;
wire un1_m3_0_a2_a_a_0_19 ;
wire un1_m3_0_a2_a_a_0_16 ;
wire N_978 ;
wire N_1059 ;
wire UartUsbTxFifoFull_i_m ;
wire MotorBMinus_i_m ;
wire N_838_3 ;
wire un1_m3_0_a2_a_a_0_29 ;
wire un1_m3_0_a2_a_a_0_28 ;
wire un1_m3_0_a2_a_a_0_27 ;
wire un1_m3_0_a2_a_a_0_26 ;
wire un1_m3_0_a2_a_a_0_25 ;
wire un1_m3_0_a2_a_a_0_20 ;
wire un1_m3_0_a2_a_a_0_18 ;
wire un1_m3_0_a2_a_a_0_17 ;
wire un1_m3_0_a2_a_a_0_14 ;
wire un1_m3_0_a2_a_a_0_12 ;
wire un1_m3_0_a2_a_a_0_11 ;
wire un1_m3_0_a2_a_a_0_10 ;
wire un1_m3_0_a2_a_a_0_9 ;
wire un1_m3_0_a2_a_a_0_3 ;
wire un1_m3_0_a2_a_a_0_0 ;
wire un1_m3_0_a2_a_a_0_42 ;
wire un1_m3_0_a2_a_a_0_56 ;
wire un1_m3_0_a2_a_a_0_55 ;
wire un1_m3_0_a2_a_a_0_54 ;
wire N_323 ;
// @33:422
  SLE PPSCountReset_rep (
	.Q(PPSCountReset_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSCountReset_6_iv_i_Z),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ResetSteps_i_rep (
	.Q(ResetSteps_i_rep_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(PPSCountReset_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT ResetSteps_i_rep_RNI1421 (
	.Y(ResetSteps_i_arst),
	.A(ResetSteps_i_rep_Z)
);
  CLKINT PPSCountReset_rep_RNI6IM1 (
	.Y(PPSCountReset_arst),
	.A(PPSCountReset_rep_Z)
);
  CFG1 MonitorAdcSpiFrameEnable_i_RNINVF2 (
	.A(MonitorAdcSpiFrameEnable),
	.Y(MonitorAdcSpiFrameEnable_i_1z)
);
defparam MonitorAdcSpiFrameEnable_i_RNINVF2.INIT=2'h1;
  CFG1 ResetSteps_i_rep_RNI1421_0 (
	.A(ResetSteps_i_arst),
	.Y(ResetSteps_i_arst_i)
);
defparam ResetSteps_i_rep_RNI1421_0.INIT=2'h1;
  CFG1 PPSCountReset_rep_RNI6IM1_0 (
	.A(PPSCountReset_arst),
	.Y(PPSCountReset_arst_i)
);
defparam PPSCountReset_rep_RNI6IM1_0.INIT=2'h1;
  CFG1 LastWriteReq_1_sqmuxa_RNI8RHO_0 (
	.A(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(N_1432_i)
);
defparam LastWriteReq_1_sqmuxa_RNI8RHO_0.INIT=2'h1;
  CFG1 ResetSteps_i_RNIDTSH_0 (
	.A(ResetSteps_i_RNIDTSH_1z),
	.Y(PosDet7BOnStep_0_sqmuxa_i)
);
defparam ResetSteps_i_RNIDTSH_0.INIT=2'h1;
// @33:422
  SLE WriteAck (
	.Q(WriteAck_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LastWriteReq_Z),
	.EN(WriteAck_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 WriteAck_RNO (
	.A(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.B(WriteAckce_Z),
	.Y(WriteAck_RNO_Z)
);
defparam WriteAck_RNO.INIT=4'hE;
// @33:422
  SLE WriteClkDac (
	.Q(WriteClkDac_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(WriteClkDac_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 WriteClkDac_RNO (
	.A(WriteClkDacce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteClkDac_RNO_Z)
);
defparam WriteClkDac_RNO.INIT=4'hE;
// @33:422
  SLE UartUsbFifoReset (
	.Q(UartUsbFifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(UartUsbFifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 UartUsbFifoReset_RNO (
	.A(UartUsbFifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(UartUsbFifoReset_RNO_Z)
);
defparam UartUsbFifoReset_RNO.INIT=4'hE;
// @33:422
  SLE UartGpsFifoReset (
	.Q(UartGpsFifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(UartGpsFifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 UartGpsFifoReset_RNO (
	.A(UartGpsFifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(UartGpsFifoReset_RNO_Z)
);
defparam UartGpsFifoReset_RNO.INIT=4'hE;
// @33:422
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(Uart3FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 Uart3FifoReset_RNO (
	.A(Uart3FifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(Uart3FifoReset_RNO_Z)
);
defparam Uart3FifoReset_RNO.INIT=4'hE;
// @33:422
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(Uart2FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 Uart2FifoReset_RNO (
	.A(Uart2FifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(Uart2FifoReset_RNO_Z)
);
defparam Uart2FifoReset_RNO.INIT=4'hE;
// @33:422
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(Uart1FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 Uart1FifoReset_RNO (
	.A(Uart1FifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(Uart1FifoReset_RNO_Z)
);
defparam Uart1FifoReset_RNO.INIT=4'hE;
// @33:422
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(Uart0FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 Uart0FifoReset_RNO (
	.A(Uart0FifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(Uart0FifoReset_RNO_Z)
);
defparam Uart0FifoReset_RNO.INIT=4'hE;
// @33:422
  SLE MonitorAdcSpiXferStart (
	.Q(MonitorAdcSpiXferStart_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(MonitorAdcSpiXferStart_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 MonitorAdcSpiXferStart_RNO (
	.A(MonitorAdcSpiXferStartce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(MonitorAdcSpiXferStart_RNO_Z)
);
defparam MonitorAdcSpiXferStart_RNO.INIT=4'hE;
// @33:422
  SLE nPowerCycClr (
	.Q(nPowerCycClr_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(nFaultClr1Vce_RNI30K61_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
// @33:422
  SLE nFaultClr5V (
	.Q(nFaultClr5V_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(nFaultClr1Vce_RNI30K61_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
// @33:422
  SLE nFaultClr3V (
	.Q(nFaultClr3V_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(nFaultClr1Vce_RNI30K61_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
// @33:422
  SLE nFaultClr1V (
	.Q(nFaultClr1V_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(nFaultClr1Vce_RNI30K61_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 nFaultClr1Vce_RNI30K61 (
	.A(nFaultClr1Vce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(nFaultClr1Vce_RNI30K61_Z)
);
defparam nFaultClr1Vce_RNI30K61.INIT=4'hE;
// @33:422
  SLE WriteUartUsb (
	.Q(WriteUartUsb_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(WriteUartUsb_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 WriteUartUsb_RNO (
	.A(WriteUartUsbce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUartUsb_RNO_Z)
);
defparam WriteUartUsb_RNO.INIT=4'hE;
// @33:422
  SLE WriteUartGps (
	.Q(WriteUartGps_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(WriteUartGps_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 WriteUartGps_RNO (
	.A(WriteUartGpsce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUartGps_RNO_Z)
);
defparam WriteUartGps_RNO.INIT=4'hE;
// @33:422
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(WriteUart3_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 WriteUart3_RNO (
	.A(WriteUart3ce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUart3_RNO_Z)
);
defparam WriteUart3_RNO.INIT=4'hE;
// @33:422
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(WriteUart2_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 WriteUart2_RNO (
	.A(WriteUart2ce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUart2_RNO_Z)
);
defparam WriteUart2_RNO.INIT=4'hE;
// @33:422
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(WriteUart1_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 WriteUart1_RNO (
	.A(WriteUart1ce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUart1_RNO_Z)
);
defparam WriteUart1_RNO.INIT=4'hE;
// @33:422
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(WriteUart0_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1432_i)
);
  CFG2 WriteUart0_RNO (
	.A(WriteUart0ce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUart0_RNO_Z)
);
defparam WriteUart0_RNO.INIT=4'hE;
// @33:422
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE PPSCountReset (
	.Q(PPSCountReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSCountReset_6_iv_i_Z),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE MonitorAdcReset (
	.Q(MonitorAdcReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcReset_5_iv_i_Z),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0_5),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1_5),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2_5),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3_5),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ReadUartGps (
	.Q(ReadUartGps_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUartGps_5),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ReadUartUsb (
	.Q(ReadUartUsb_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUartUsb_5),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE LedR_i (
	.Q(LedR_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE MonitorAdcSpiFrameEnable_i (
	.Q(MonitorAdcSpiFrameEnable),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(MonitorAdcSpiFrameEnable_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE PowernEn5V_i (
	.Q(PowernEn5V_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE Uart3OE_i (
	.Q(Oe3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE Ux2SelJmp_i (
	.Q(Ux2SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[21]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE MotorEnable_i (
	.Q(MotorEnable),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(PPSCountReset_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE PosLedsEnA_i (
	.Q(PosLEDEnA_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(PPSCountReset_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE PosLedsEnB_i (
	.Q(PosLEDEnB_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(PPSCountReset_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ResetSteps_i (
	.Q(ResetSteps_i_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(PPSCountReset_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE ReadAck (
	.Q(ReadAck_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadAck_4),
	.EN(Main_0_rst_out_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE LedB_i (
	.Q(LedB_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE LedG_i (
	.Q(LedG_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(LedB_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartUsbTxFifoData_Z[5]  (
	.Q(UartUsbTxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(UartUsbTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartUsbTxFifoData_Z[4]  (
	.Q(UartUsbTxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(UartUsbTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartUsbTxFifoData_Z[3]  (
	.Q(UartUsbTxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(UartUsbTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartUsbTxFifoData_Z[2]  (
	.Q(UartUsbTxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(UartUsbTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartUsbTxFifoData_Z[1]  (
	.Q(UartUsbTxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(UartUsbTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartUsbTxFifoData_Z[0]  (
	.Q(UartUsbTxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(UartUsbTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3TxFifoData_Z[4]  (
	.Q(Uart3TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart3TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3TxFifoData_Z[3]  (
	.Q(Uart3TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart3TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3TxFifoData_Z[2]  (
	.Q(Uart3TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart3TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3TxFifoData_Z[1]  (
	.Q(Uart3TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart3TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3TxFifoData_Z[0]  (
	.Q(Uart3TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart3TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartGpsTxFifoData_Z[7]  (
	.Q(UartGpsTxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(UartGpsTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartGpsTxFifoData_Z[6]  (
	.Q(UartGpsTxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(UartGpsTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartGpsTxFifoData_Z[5]  (
	.Q(UartGpsTxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(UartGpsTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartGpsTxFifoData_Z[4]  (
	.Q(UartGpsTxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(UartGpsTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartGpsTxFifoData_Z[3]  (
	.Q(UartGpsTxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(UartGpsTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartGpsTxFifoData_Z[2]  (
	.Q(UartGpsTxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(UartGpsTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartGpsTxFifoData_Z[1]  (
	.Q(UartGpsTxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(UartGpsTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartGpsTxFifoData_Z[0]  (
	.Q(UartGpsTxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(UartGpsTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartUsbTxFifoData_Z[7]  (
	.Q(UartUsbTxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(UartUsbTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \UartUsbTxFifoData_Z[6]  (
	.Q(UartUsbTxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(UartUsbTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3TxFifoData_Z[7]  (
	.Q(Uart3TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart3TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3TxFifoData_Z[6]  (
	.Q(Uart3TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart3TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart3TxFifoData_Z[5]  (
	.Q(Uart3TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart3TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcSpiDataIn_Z[2]  (
	.Q(MonitorAdcSpiDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcSpiDataIn_Z[1]  (
	.Q(MonitorAdcSpiDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcSpiDataIn_Z[0]  (
	.Q(MonitorAdcSpiDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MotorSeekStep_i[4]  (
	.Q(MotorSeekStep[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[3]  (
	.Q(MotorSeekStep[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[2]  (
	.Q(MotorSeekStep[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[1]  (
	.Q(MotorSeekStep[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[0]  (
	.Q(MotorSeekStep[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MonitorAdcChannelReadIndex_i[4]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcChannelReadIndex_i[3]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcChannelReadIndex_i[2]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcChannelReadIndex_i[1]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcChannelReadIndex_i[0]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcSpiDataIn_Z[7]  (
	.Q(MonitorAdcSpiDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcSpiDataIn_Z[6]  (
	.Q(MonitorAdcSpiDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcSpiDataIn_Z[5]  (
	.Q(MonitorAdcSpiDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcSpiDataIn_Z[4]  (
	.Q(MonitorAdcSpiDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MonitorAdcSpiDataIn_Z[3]  (
	.Q(MonitorAdcSpiDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[3]  (
	.Q(ClkDacWrite[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[2]  (
	.Q(ClkDacWrite[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[1]  (
	.Q(ClkDacWrite[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[0]  (
	.Q(ClkDacWrite[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \MotorSeekStep_i[15]  (
	.Q(MotorSeekStep[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[14]  (
	.Q(MotorSeekStep[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[13]  (
	.Q(MotorSeekStep[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[12]  (
	.Q(MotorSeekStep[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[11]  (
	.Q(MotorSeekStep[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[10]  (
	.Q(MotorSeekStep[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[9]  (
	.Q(MotorSeekStep[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[8]  (
	.Q(MotorSeekStep[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[7]  (
	.Q(MotorSeekStep[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[6]  (
	.Q(MotorSeekStep[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \MotorSeekStep_i[5]  (
	.Q(MotorSeekStep[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(un1_lastwritereq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(O)
);
// @33:422
  SLE \DataOut[2]  (
	.Q(Main_0_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_i[2]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[1]  (
	.Q(Main_0_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_i[1]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[0]  (
	.Q(Main_0_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[0]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[15]  (
	.Q(ClkDacWrite[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[14]  (
	.Q(ClkDacWrite[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[13]  (
	.Q(ClkDacWrite[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[12]  (
	.Q(ClkDacWrite[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[11]  (
	.Q(ClkDacWrite[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[10]  (
	.Q(ClkDacWrite[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[9]  (
	.Q(ClkDacWrite[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[8]  (
	.Q(ClkDacWrite[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[7]  (
	.Q(ClkDacWrite[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[6]  (
	.Q(ClkDacWrite[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[5]  (
	.Q(ClkDacWrite[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \ClkDacWrite_Z[4]  (
	.Q(ClkDacWrite[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[17]  (
	.Q(Main_0_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[17]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[16]  (
	.Q(Main_0_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[16]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[15]  (
	.Q(Main_0_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[15]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[14]  (
	.Q(Main_0_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_N_5_mux_i),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[13]  (
	.Q(Main_0_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[13]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[12]  (
	.Q(Main_0_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[12]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[11]  (
	.Q(Main_0_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[11]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[10]  (
	.Q(Main_0_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[10]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[9]  (
	.Q(Main_0_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[9]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[8]  (
	.Q(Main_0_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[8]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[7]  (
	.Q(Main_0_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[7]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[6]  (
	.Q(Main_0_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[6]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[5]  (
	.Q(Main_0_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[5]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[4]  (
	.Q(Main_0_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[4]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[3]  (
	.Q(Main_0_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_i[3]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[31]  (
	.Q(Main_0_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[31]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[30]  (
	.Q(Main_0_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[30]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[29]  (
	.Q(Main_0_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_i_Z[29]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[28]  (
	.Q(Main_0_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[28]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[27]  (
	.Q(Main_0_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[27]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[26]  (
	.Q(Main_0_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[26]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[25]  (
	.Q(Main_0_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[25]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[24]  (
	.Q(Main_0_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[24]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[23]  (
	.Q(Main_0_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[23]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[22]  (
	.Q(Main_0_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[22]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[21]  (
	.Q(Main_0_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[21]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[20]  (
	.Q(Main_0_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[20]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[19]  (
	.Q(Main_0_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[19]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  SLE \DataOut[18]  (
	.Q(Main_0_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[18]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_4[23]  (
	.A(N_1179),
	.B(un1_serialnumber_0_iv_i_1_Z[29]),
	.C(N_983),
	.Y(un1_serialnumber_1_iv_i_4_Z[23])
);
defparam \un1_serialnumber_1_iv_i_4[23] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_58_1[6]  (
	.A(un52_readreq_Z),
	.B(un6_readreq_Z),
	.C(un1_serialnumber_1_iv_4_Z[6]),
	.D(un1_serialnumber_1_iv_10_Z[6]),
	.Y(un1_serialnumber_1_iv_58_1_Z[6])
);
defparam \un1_serialnumber_1_iv_58_1[6] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO[14]  (
	.A(un1_N_5_mux_i_1),
	.B(un1_m3_0_a2_a_a_0_65),
	.C(un1_m3_0_a2_a_a_0_1),
	.D(un1_N_5_mux_i_1_0),
	.Y(un1_N_5_mux_i)
);
defparam \DataOut_RNO[14] .INIT=16'hFF7F;
// @33:422
  CFG4 \DataOut_RNO_3[14]  (
	.A(un1_m3_0_a2_a_a_0),
	.B(un1_m3_0_a2_a_a_0_2),
	.C(un1_m3_0_a2_a_a_0_36),
	.D(un1_m3_0_a2_a_a_0_51),
	.Y(un1_N_5_mux_i_1_0)
);
defparam \DataOut_RNO_3[14] .INIT=16'h7FFF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_56[7]  (
	.A(un1_serialnumber_1_iv_56_1_Z[7]),
	.B(un1_serialnumber_1_iv_25_Z[7]),
	.C(MonitorAdcSpiDataOut[7]),
	.D(un10_readreq_Z),
	.Y(un1_serialnumber_1_iv_56_Z[7])
);
defparam \un1_serialnumber_1_iv_56[7] .INIT=16'hDFDD;
// @33:422
  CFG3 \un1_serialnumber_1_iv_56_1[7]  (
	.A(un1_serialnumber_1_iv_24_Z[7]),
	.B(un1_serialnumber_1_iv_2_Z[7]),
	.C(un1_serialnumber_1_iv_23_Z[7]),
	.Y(un1_serialnumber_1_iv_56_1_Z[7])
);
defparam \un1_serialnumber_1_iv_56_1[7] .INIT=8'h01;
// @33:422
  CFG4 \un1_serialnumber_0_iv_61[3]  (
	.A(un1_serialnumber_0_iv_28_Z[3]),
	.B(MonitorAdcSpiDataOut[3]),
	.C(un1_serialnumber_0_iv_61_1_Z[3]),
	.D(un10_readreq_Z),
	.Y(un1_serialnumber_0_iv_61_Z[3])
);
defparam \un1_serialnumber_0_iv_61[3] .INIT=16'hBFAF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_61_1[3]  (
	.A(un1_serialnumber_0_iv_4_0_Z[3]),
	.B(un1_serialnumber_0_iv_3_Z[3]),
	.C(un1_serialnumber_0_iv_2_Z[3]),
	.D(un1_serialnumber_0_iv_31_Z[3]),
	.Y(un1_serialnumber_0_iv_61_1_Z[3])
);
defparam \un1_serialnumber_0_iv_61_1[3] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO_0[14]  (
	.A(un1_N_5_mux_i_1_1),
	.B(un1_m3_0_a2_a_a_0_49),
	.C(un1_m3_0_a2_a_a_0_57),
	.D(un1_m3_0_a2_a_a_0_58),
	.Y(un1_N_5_mux_i_1)
);
defparam \DataOut_RNO_0[14] .INIT=16'h8000;
// @33:422
  CFG4 \DataOut_RNO_4[14]  (
	.A(Address_9),
	.B(un1_m3_0_a2_a_a_0_31),
	.C(N_1028),
	.D(un52_readreq_Z),
	.Y(un1_N_5_mux_i_1_1)
);
defparam \DataOut_RNO_4[14] .INIT=16'h0004;
// @33:422
  CFG4 \un1_serialnumber_0_iv_52[11]  (
	.A(un1_serialnumber_0_iv_43_Z[11]),
	.B(un1_serialnumber_0_iv_52_1_Z[11]),
	.C(PowernEn5V_i_Z),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_0_iv_52_Z[11])
);
defparam \un1_serialnumber_0_iv_52[11] .INIT=16'hFBBB;
// @33:422
  CFG4 \un1_serialnumber_0_iv_52_1[11]  (
	.A(Uart0RxFifoCount_m[3]),
	.B(PosDetB1OffStep[11]),
	.C(un1_serialnumber_0_iv_4_Z[11]),
	.D(un92_readreq_Z),
	.Y(un1_serialnumber_0_iv_52_1_Z[11])
);
defparam \un1_serialnumber_0_iv_52_1[11] .INIT=16'h0105;
// @33:422
  CFG4 \un1_serialnumber_0_iv[22]  (
	.A(un1_serialnumber_0_iv_4_0[22]),
	.B(PPSDetected),
	.C(un1_serialnumber_0_iv_1_0_Z[22]),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_0_iv_Z[22])
);
defparam \un1_serialnumber_0_iv[22] .INIT=16'hEFAF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1_0[22]  (
	.A(un1_serialnumber_0_iv_4_Z[22]),
	.B(un1_serialnumber_0_iv_2_Z[22]),
	.C(un1_serialnumber_0_iv_6_1_Z[22]),
	.D(un1_serialnumber_0_iv_0_Z[22]),
	.Y(un1_serialnumber_0_iv_1_0_Z[22])
);
defparam \un1_serialnumber_0_iv_1_0[22] .INIT=16'h0010;
// @33:422
  CFG2 \un1_serialnumber_0_iv_6_1[22]  (
	.A(un36_readreq_Z),
	.B(Uart3RxFifoCount[4]),
	.Y(un1_serialnumber_0_iv_6_1_Z[22])
);
defparam \un1_serialnumber_0_iv_6_1[22] .INIT=4'h7;
// @33:422
  CFG4 \un1_serialnumber_1_iv_54[4]  (
	.A(un1_serialnumber_1_iv_18_Z[4]),
	.B(ClkDacReadback[4]),
	.C(un1_serialnumber_1_iv_54_1_Z[4]),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_1_iv_54_Z[4])
);
defparam \un1_serialnumber_1_iv_54[4] .INIT=16'hBFAF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_54_1[4]  (
	.A(un1_serialnumber_1_iv_16_Z[4]),
	.B(un1_serialnumber_1_iv_17_Z[4]),
	.C(PosDet2AOffStep[4]),
	.D(un108_readreq_Z),
	.Y(un1_serialnumber_1_iv_54_1_Z[4])
);
defparam \un1_serialnumber_1_iv_54_1[4] .INIT=16'h1011;
// @33:422
  CFG4 PPSCountReset_6_iv_i (
	.A(PPSCountReset_1z),
	.B(LastWriteReq_1_sqmuxa_Z),
	.C(PPSCountReset_6_iv_i_1_Z),
	.D(un1_LastWriteReq_1_i),
	.Y(PPSCountReset_6_iv_i_Z)
);
defparam PPSCountReset_6_iv_i.INIT=16'h0203;
// @33:422
  CFG2 PPSCountReset_6_iv_i_1 (
	.A(PPSCountReset_2_sqmuxa_Z),
	.B(RamDataIn[22]),
	.Y(PPSCountReset_6_iv_i_1_Z)
);
defparam PPSCountReset_6_iv_i_1.INIT=4'h2;
// @33:422
  CFG4 \DataOut_RNO[15]  (
	.A(un1_serialnumber_1_iv_66_Z[15]),
	.B(un1_serialnumber_1_iv_56_Z[15]),
	.C(un1_serialnumber_1_iv_57_Z[15]),
	.D(un1_serialnumber_1_iv_i_1[15]),
	.Y(un1_serialnumber_1_iv_i[15])
);
defparam \DataOut_RNO[15] .INIT=16'h0100;
// @33:422
  CFG4 \DataOut_RNO_0[15]  (
	.A(un1_serialnumber_1_iv_55_Z[15]),
	.B(un1_serialnumber_1_iv_59_Z[15]),
	.C(un1_serialnumber_1_iv_60_Z[15]),
	.D(un1_serialnumber_1_iv_58_Z[15]),
	.Y(un1_serialnumber_1_iv_i_1[15])
);
defparam \DataOut_RNO_0[15] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1_1[9]  (
	.A(un1_serialnumber_0_iv_50_Z[9]),
	.B(un1_serialnumber_0_iv_1_1_1_Z[9]),
	.C(un1_serialnumber_0_iv_23_Z[9]),
	.D(un1_serialnumber_0_iv_41_Z[9]),
	.Y(un1_serialnumber_0_iv_1_1_Z[9])
);
defparam \un1_serialnumber_0_iv_1_1[9] .INIT=16'h0004;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1_1_1[9]  (
	.A(un1_serialnumber_0_iv_26_Z[9]),
	.B(un1_serialnumber_0_iv_25_Z[9]),
	.C(un1_serialnumber_0_iv_3_Z[9]),
	.D(un1_serialnumber_0_iv_2_Z[9]),
	.Y(un1_serialnumber_0_iv_1_1_1_Z[9])
);
defparam \un1_serialnumber_0_iv_1_1_1[9] .INIT=16'h0001;
// @33:422
  CFG3 \un1_serialnumber_1_iv_55[15]  (
	.A(un1_serialnumber_1_iv_55_1_Z[15]),
	.B(un1_serialnumber_1_iv_12_Z[15]),
	.C(un1_serialnumber_1_iv_11_Z[15]),
	.Y(un1_serialnumber_1_iv_55_Z[15])
);
defparam \un1_serialnumber_1_iv_55[15] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_55_1[15]  (
	.A(un120_readreq_Z),
	.B(un24_readreq_Z),
	.C(PosDet5AOffStep[15]),
	.D(Uart1RxFifoCount[7]),
	.Y(un1_serialnumber_1_iv_55_1_Z[15])
);
defparam \un1_serialnumber_1_iv_55_1[15] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_65[1]  (
	.A(un1_serialnumber_0_iv_19_Z[1]),
	.B(un1_serialnumber_0_iv_0_Z[1]),
	.C(un1_serialnumber_0_iv_65_1_Z[1]),
	.D(un1_serialnumber_0_iv_59_Z[1]),
	.Y(un1_serialnumber_0_iv_65_Z[1])
);
defparam \un1_serialnumber_0_iv_65[1] .INIT=16'hFFEF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_65_1[1]  (
	.A(un1_serialnumber_0_iv_16_Z[1]),
	.B(un1_serialnumber_0_iv_18_Z[1]),
	.C(PosDetHomeAOnStep[1]),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_0_iv_65_1_Z[1])
);
defparam \un1_serialnumber_0_iv_65_1[1] .INIT=16'h1011;
// @33:422
  CFG3 \un1_serialnumber_1_iv_42[10]  (
	.A(un4_readreq_Z),
	.B(un1_serialnumber_1_iv_42_1_Z[10]),
	.C(un1_serialnumber_1_iv_22_Z[10]),
	.Y(un1_serialnumber_1_iv_42_Z[10])
);
defparam \un1_serialnumber_1_iv_42[10] .INIT=8'hFB;
// @33:422
  CFG4 \un1_serialnumber_1_iv_42_1[10]  (
	.A(PosDetB2OffStep[10]),
	.B(PosDet2BOffStep[10]),
	.C(un140_readreq_Z),
	.D(un96_readreq_Z),
	.Y(un1_serialnumber_1_iv_42_1_Z[10])
);
defparam \un1_serialnumber_1_iv_42_1[10] .INIT=16'h153F;
// @33:422
  CFG4 \un1_serialnumber_1_iv[10]  (
	.A(un1_serialnumber_1_iv_1_1[10]),
	.B(un1_serialnumber_1_iv_49_Z[10]),
	.C(un1_serialnumber_1_iv_1_0_Z[10]),
	.D(un1_serialnumber_1_iv_N_3L3_Z),
	.Y(un1_serialnumber_1_iv_Z[10])
);
defparam \un1_serialnumber_1_iv[10] .INIT=16'hDFFF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1_0[10]  (
	.A(un1_serialnumber_1_iv_43_Z[10]),
	.B(un1_serialnumber_1_iv_44_Z[10]),
	.C(un1_serialnumber_1_iv_45_Z[10]),
	.D(un1_serialnumber_1_iv_42_Z[10]),
	.Y(un1_serialnumber_1_iv_1_1[10])
);
defparam \un1_serialnumber_1_iv_1_0[10] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO_0[4]  (
	.A(un1_serialnumber_1_iv_38_Z[4]),
	.B(un1_serialnumber_1_iv_51_Z[4]),
	.C(un1_serialnumber_1_iv_55_Z[4]),
	.D(un1_serialnumber_1_iv_i_1_1[4]),
	.Y(un1_serialnumber_1_iv_i_1[4])
);
defparam \DataOut_RNO_0[4] .INIT=16'h0100;
// @33:422
  CFG4 \DataOut_RNO_1[4]  (
	.A(un1_serialnumber_1_iv_50_Z[4]),
	.B(un1_serialnumber_1_iv_37_Z[4]),
	.C(un1_serialnumber_1_iv_39_0_Z[4]),
	.D(un1_serialnumber_1_iv_40_Z[4]),
	.Y(un1_serialnumber_1_iv_i_1_1[4])
);
defparam \DataOut_RNO_1[4] .INIT=16'h0001;
// @33:422
  CFG4 un1_serialnumber_1_iv_N_4L6 (
	.A(un1_serialnumber_1_iv_N_4L6_1_0_Z),
	.B(PosDet1AOffStep[10]),
	.C(un1_serialnumber_1_iv_N_4L6_1_Z),
	.D(un104_readreq_Z),
	.Y(un1_serialnumber_1_iv_1_0_Z[10])
);
defparam un1_serialnumber_1_iv_N_4L6.INIT=16'h20A0;
// @33:422
  CFG4 un1_serialnumber_1_iv_N_4L6_1_0 (
	.A(un48_readreq_Z),
	.B(un1_serialnumber_1_iv_31_Z[10]),
	.C(UartGpsRxFifoCount[2]),
	.D(Uart0RxFifoCount_m[2]),
	.Y(un1_serialnumber_1_iv_N_4L6_1_0_Z)
);
defparam un1_serialnumber_1_iv_N_4L6_1_0.INIT=16'h0013;
// @33:422
  CFG3 un1_serialnumber_1_iv_N_4L6_1 (
	.A(un1_serialnumber_1_iv_5_Z[10]),
	.B(un1_serialnumber_1_iv_N_4L6_1_1_Z),
	.C(un1_serialnumber_1_iv_33_1_Z[10]),
	.Y(un1_serialnumber_1_iv_N_4L6_1_Z)
);
defparam un1_serialnumber_1_iv_N_4L6_1.INIT=8'h40;
// @33:422
  CFG4 un1_serialnumber_1_iv_N_4L6_1_1 (
	.A(PosDet5AOffStep[10]),
	.B(PosDet4AOffStep[10]),
	.C(un120_readreq_Z),
	.D(un116_readreq_Z),
	.Y(un1_serialnumber_1_iv_N_4L6_1_1_Z)
);
defparam un1_serialnumber_1_iv_N_4L6_1_1.INIT=16'h135F;
// @33:422
  CFG4 \un1_serialnumber_1_iv_66_1[15]  (
	.A(un1_serialnumber_1_iv_8_Z[15]),
	.B(PosDet3AOffStep_i_m[15]),
	.C(un1_serialnumber_1_iv_33_Z[15]),
	.D(un1_serialnumber_1_iv_66_1_1_Z[15]),
	.Y(un1_serialnumber_1_iv_66_1_Z[15])
);
defparam \un1_serialnumber_1_iv_66_1[15] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_1_iv_66_1_1[15]  (
	.A(un18_readreq_Z),
	.B(un102_readreq_Z),
	.C(PosDet1AOnStep[15]),
	.D(Uart0RxFifoCount[7]),
	.Y(un1_serialnumber_1_iv_66_1_1_Z[15])
);
defparam \un1_serialnumber_1_iv_66_1_1[15] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_55_1[8]  (
	.A(un1_serialnumber_1_iv_8_Z[8]),
	.B(un1_serialnumber_1_iv_12_Z[8]),
	.C(un1_serialnumber_1_iv_13_Z[8]),
	.D(un1_serialnumber_1_iv_55_1_0[8]),
	.Y(un1_serialnumber_1_iv_55_1_Z[8])
);
defparam \un1_serialnumber_1_iv_55_1[8] .INIT=16'h0100;
// @33:422
  CFG3 \un1_serialnumber_1_iv_55_1_1[8]  (
	.A(un4_readreq_Z),
	.B(un52_readreq_Z),
	.C(PosSenseHomeA_m),
	.Y(un1_serialnumber_1_iv_55_1_0[8])
);
defparam \un1_serialnumber_1_iv_55_1_1[8] .INIT=8'h01;
// @33:422
  CFG4 \un1_serialnumber_0_iv[5]  (
	.A(un1_serialnumber_0_iv_47_Z[5]),
	.B(un1_serialnumber_0_iv_59_1_Z[5]),
	.C(un1_serialnumber_0_iv_1_0_Z[5]),
	.D(un1_serialnumber_0_iv_55_Z[5]),
	.Y(un1_serialnumber_0_iv_Z[5])
);
defparam \un1_serialnumber_0_iv[5] .INIT=16'hFFBF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1_0[5]  (
	.A(un1_serialnumber_0_iv_51_Z[5]),
	.B(un1_serialnumber_0_iv_46_Z[5]),
	.C(un1_serialnumber_0_iv_43_Z[5]),
	.D(un1_serialnumber_0_iv_45_Z[5]),
	.Y(un1_serialnumber_0_iv_1_0_Z[5])
);
defparam \un1_serialnumber_0_iv_1_0[5] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO[6]  (
	.A(un1_serialnumber_1_iv_56_Z[6]),
	.B(un1_serialnumber_1_iv_55_Z[6]),
	.C(un1_serialnumber_1_iv_58_Z[6]),
	.D(un1_serialnumber_1_iv_i_1[6]),
	.Y(un1_serialnumber_1_iv_i[6])
);
defparam \DataOut_RNO[6] .INIT=16'h0100;
// @33:422
  CFG4 \DataOut_RNO_0[6]  (
	.A(un1_serialnumber_1_iv_49_Z[6]),
	.B(un1_serialnumber_1_iv_52_Z[6]),
	.C(un1_serialnumber_1_iv_53_Z[6]),
	.D(un1_serialnumber_1_iv_63_1_Z[6]),
	.Y(un1_serialnumber_1_iv_i_1[6])
);
defparam \DataOut_RNO_0[6] .INIT=16'h0100;
// @33:422
  CFG4 \un1_serialnumber_0_iv_60[2]  (
	.A(un1_serialnumber_0_iv_27_Z[2]),
	.B(un1_serialnumber_0_iv_60_1_Z[2]),
	.C(MonitorAdcSpiDataOut[2]),
	.D(un10_readreq_Z),
	.Y(un1_serialnumber_0_iv_60_Z[2])
);
defparam \un1_serialnumber_0_iv_60[2] .INIT=16'hBFBB;
// @33:422
  CFG4 \un1_serialnumber_0_iv_60_1[2]  (
	.A(un1_serialnumber_0_iv_3_Z[2]),
	.B(un1_serialnumber_0_iv_2_Z[2]),
	.C(un1_serialnumber_0_iv_1_Z[2]),
	.D(un1_serialnumber_0_iv_30_Z[2]),
	.Y(un1_serialnumber_0_iv_60_1_Z[2])
);
defparam \un1_serialnumber_0_iv_60_1[2] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO[2]  (
	.A(un1_serialnumber_0_iv_i_1_0[2]),
	.B(un1_serialnumber_0_iv_60_Z[2]),
	.C(un1_serialnumber_0_iv_56_Z[2]),
	.D(un1_serialnumber_0_iv_66_Z[2]),
	.Y(un1_serialnumber_0_iv_i[2])
);
defparam \DataOut_RNO[2] .INIT=16'h0002;
// @33:422
  CFG4 \DataOut_RNO_0[2]  (
	.A(un1_serialnumber_0_iv_55_Z[2]),
	.B(un1_serialnumber_0_iv_57_Z[2]),
	.C(un1_serialnumber_0_iv_58_Z[2]),
	.D(un1_serialnumber_0_iv_59_Z[2]),
	.Y(un1_serialnumber_0_iv_i_1_0[2])
);
defparam \DataOut_RNO_0[2] .INIT=16'h0001;
// @33:422
  CFG3 \un1_serialnumber_1_iv_37[4]  (
	.A(Uart0RxFifoData[4]),
	.B(un16_readreq_Z),
	.C(un1_serialnumber_1_iv_37_1_Z[4]),
	.Y(un1_serialnumber_1_iv_37_Z[4])
);
defparam \un1_serialnumber_1_iv_37[4] .INIT=8'hF4;
// @33:422
  CFG4 \un1_serialnumber_1_iv_37_1[4]  (
	.A(PosDet5AOffStep[4]),
	.B(PosDet4AOnStep[4]),
	.C(un120_readreq_Z),
	.D(un114_readreq_Z),
	.Y(un1_serialnumber_1_iv_37_1_Z[4])
);
defparam \un1_serialnumber_1_iv_37_1[4] .INIT=16'h7350;
// @33:422
  CFG3 \un1_serialnumber_0_iv_55[1]  (
	.A(un1_serialnumber_0_iv_55_1_Z[1]),
	.B(un1_serialnumber_0_iv_8_Z[1]),
	.C(un1_serialnumber_0_iv_9_Z[1]),
	.Y(un1_serialnumber_0_iv_55_Z[1])
);
defparam \un1_serialnumber_0_iv_55[1] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_55_1[1]  (
	.A(un120_readreq_Z),
	.B(un24_readreq_Z),
	.C(PosDet5AOffStep[1]),
	.D(Uart1RxFifoFull),
	.Y(un1_serialnumber_0_iv_55_1_Z[1])
);
defparam \un1_serialnumber_0_iv_55_1[1] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_57[13]  (
	.A(un1_serialnumber_1_iv_57_1_Z[13]),
	.B(un1_serialnumber_1_iv_28_Z[13]),
	.C(un1_serialnumber_1_iv_42_Z[13]),
	.D(un1_serialnumber_1_iv_44_Z[13]),
	.Y(un1_serialnumber_1_iv_57_Z[13])
);
defparam \un1_serialnumber_1_iv_57[13] .INIT=16'hFFFD;
// @33:422
  CFG4 \un1_serialnumber_1_iv_57_1[13]  (
	.A(un1_serialnumber_1_iv_29_Z[13]),
	.B(un1_serialnumber_1_iv_25_Z[13]),
	.C(un1_serialnumber_1_iv_3_Z[13]),
	.D(un1_serialnumber_1_iv_2_Z[13]),
	.Y(un1_serialnumber_1_iv_57_1_Z[13])
);
defparam \un1_serialnumber_1_iv_57_1[13] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_0_iv_41[11]  (
	.A(PosDet6AOffStep_m[11]),
	.B(PosDetA2OffStep[11]),
	.C(un1_serialnumber_0_iv_41_1_Z[11]),
	.D(un80_readreq_Z),
	.Y(un1_serialnumber_0_iv_41_Z[11])
);
defparam \un1_serialnumber_0_iv_41[11] .INIT=16'hEFAF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_41_1[11]  (
	.A(PosDetA0OffStep[11]),
	.B(PosDet1BOffStep[11]),
	.C(un136_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_0_iv_41_1_Z[11])
);
defparam \un1_serialnumber_0_iv_41_1[11] .INIT=16'h153F;
// @33:422
  CFG4 \un1_serialnumber_0_iv_41[9]  (
	.A(PosDet6AOffStep_m[9]),
	.B(PosDetA2OffStep[9]),
	.C(un1_serialnumber_0_iv_41_1_Z[9]),
	.D(un80_readreq_Z),
	.Y(un1_serialnumber_0_iv_41_Z[9])
);
defparam \un1_serialnumber_0_iv_41[9] .INIT=16'hEFAF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_41_1[9]  (
	.A(PosDetA0OffStep[9]),
	.B(PosDet1BOffStep[9]),
	.C(un136_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_0_iv_41_1_Z[9])
);
defparam \un1_serialnumber_0_iv_41_1[9] .INIT=16'h153F;
// @33:422
  CFG4 \un1_serialnumber_1_iv_62[7]  (
	.A(un1_serialnumber_1_iv_28_Z[7]),
	.B(un1_serialnumber_1_iv_49_Z[7]),
	.C(un1_serialnumber_1_iv_48_Z[7]),
	.D(un1_serialnumber_1_iv_62_1_Z[7]),
	.Y(un1_serialnumber_1_iv_62_Z[7])
);
defparam \un1_serialnumber_1_iv_62[7] .INIT=16'hFEFF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_62_1[7]  (
	.A(un1_serialnumber_1_iv_5_Z[7]),
	.B(un1_serialnumber_1_iv_6_Z[7]),
	.C(un1_serialnumber_1_iv_27_Z[7]),
	.D(un1_serialnumber_1_iv_58_1_Z[7]),
	.Y(un1_serialnumber_1_iv_62_1_Z[7])
);
defparam \un1_serialnumber_1_iv_62_1[7] .INIT=16'h0100;
// @33:422
  CFG4 \un1_serialnumber_0_iv_54_1[11]  (
	.A(un1_serialnumber_0_iv_7_Z[11]),
	.B(un1_serialnumber_0_iv_34_1_Z[11]),
	.C(un1_serialnumber_0_iv_54_1_0[11]),
	.D(un1_serialnumber_0_iv_12_Z[11]),
	.Y(un1_serialnumber_0_iv_54_1_Z[11])
);
defparam \un1_serialnumber_0_iv_54_1[11] .INIT=16'h0040;
// @33:422
  CFG3 \un1_serialnumber_0_iv_54_1_1[11]  (
	.A(un1_serialnumber_0_iv_6_Z[11]),
	.B(PosDetA1OnStep[11]),
	.C(un74_readreq_Z),
	.Y(un1_serialnumber_0_iv_54_1_0[11])
);
defparam \un1_serialnumber_0_iv_54_1_1[11] .INIT=8'h15;
// @33:422
  CFG3 \un1_serialnumber_1_iv_27[8]  (
	.A(un1_serialnumber_1_iv_27_1_Z[8]),
	.B(PosDetHomeAOffStep[8]),
	.C(un68_readreq_Z),
	.Y(un1_serialnumber_1_iv_27_Z[8])
);
defparam \un1_serialnumber_1_iv_27[8] .INIT=8'hD5;
// @33:422
  CFG4 \un1_serialnumber_1_iv_27_1[8]  (
	.A(un156_readreq_Z),
	.B(un18_readreq_Z),
	.C(PosDet6BOffStep[8]),
	.D(Uart0RxFifoCount[0]),
	.Y(un1_serialnumber_1_iv_27_1_Z[8])
);
defparam \un1_serialnumber_1_iv_27_1[8] .INIT=16'h135F;
  CFG4 \DataOut_RNO_6[14]  (
	.A(un1_m3_0_a2_a_a_0_24),
	.B(un1_m3_0_a2_a_a_0_21),
	.C(un1_m3_0_a2_a_a_0_57_1),
	.D(PosDet1AOffStep_m[14]),
	.Y(un1_m3_0_a2_a_a_0_57)
);
defparam \DataOut_RNO_6[14] .INIT=16'h0080;
  CFG4 \DataOut_RNO_21[14]  (
	.A(PosDet1AOnStep_m[14]),
	.B(N_983),
	.C(N_1181),
	.D(N_1185),
	.Y(un1_m3_0_a2_a_a_0_57_1)
);
defparam \DataOut_RNO_21[14] .INIT=16'h0001;
// @33:422
  CFG3 \un1_serialnumber_0_iv_55[3]  (
	.A(un1_serialnumber_0_iv_9_Z[3]),
	.B(un1_serialnumber_0_iv_8_Z[3]),
	.C(un1_serialnumber_0_iv_55_1_Z[3]),
	.Y(un1_serialnumber_0_iv_55_Z[3])
);
defparam \un1_serialnumber_0_iv_55[3] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_55_1[3]  (
	.A(un120_readreq_Z),
	.B(un24_readreq_Z),
	.C(PosDet5AOffStep[3]),
	.D(Uart1TxFifoFull),
	.Y(un1_serialnumber_0_iv_55_1_Z[3])
);
defparam \un1_serialnumber_0_iv_55_1[3] .INIT=16'h0ACE;
// @33:422
  CFG3 \un1_serialnumber_0_iv_52[1]  (
	.A(un1_serialnumber_0_iv_52_1_Z[1]),
	.B(un1_serialnumber_0_iv_4_Z[1]),
	.C(un1_serialnumber_0_iv_5_0[1]),
	.Y(un1_serialnumber_0_iv_52_Z[1])
);
defparam \un1_serialnumber_0_iv_52[1] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_52_1[1]  (
	.A(un18_readreq_Z),
	.B(un98_readreq_Z),
	.C(PosDet0AOnStep[1]),
	.D(Uart0RxFifoFull),
	.Y(un1_serialnumber_0_iv_52_1_Z[1])
);
defparam \un1_serialnumber_0_iv_52_1[1] .INIT=16'h0CAE;
// @33:422
  CFG3 \un1_serialnumber_0_iv_54[2]  (
	.A(un1_serialnumber_0_iv_8_Z[2]),
	.B(un1_serialnumber_0_iv_7_Z[2]),
	.C(un1_serialnumber_0_iv_54_1_Z[2]),
	.Y(un1_serialnumber_0_iv_54_Z[2])
);
defparam \un1_serialnumber_0_iv_54[2] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_54_1[2]  (
	.A(un120_readreq_Z),
	.B(un24_readreq_Z),
	.C(PosDet5AOffStep[2]),
	.D(Uart1TxFifoEmpty),
	.Y(un1_serialnumber_0_iv_54_1_Z[2])
);
defparam \un1_serialnumber_0_iv_54_1[2] .INIT=16'h0ACE;
// @33:422
  CFG3 \un1_serialnumber_1_iv_51[4]  (
	.A(un1_serialnumber_1_iv_7_0_Z[4]),
	.B(un1_serialnumber_1_iv_51_1_Z[4]),
	.C(un1_serialnumber_1_iv_8_Z[4]),
	.Y(un1_serialnumber_1_iv_51_Z[4])
);
defparam \un1_serialnumber_1_iv_51[4] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_51_1[4]  (
	.A(PosDet6AOnStep[4]),
	.B(PosDetHomeBOnStep[4]),
	.C(un122_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_1_iv_51_1_Z[4])
);
defparam \un1_serialnumber_1_iv_51_1[4] .INIT=16'h7350;
// @33:422
  CFG3 \un1_serialnumber_1_iv_49[6]  (
	.A(un1_serialnumber_1_iv_6_Z[6]),
	.B(un1_serialnumber_1_iv_7_Z[6]),
	.C(un1_serialnumber_1_iv_49_1_Z[6]),
	.Y(un1_serialnumber_1_iv_49_Z[6])
);
defparam \un1_serialnumber_1_iv_49[6] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_49_1[6]  (
	.A(PosDet5AOffStep[6]),
	.B(PosDet6AOnStep[6]),
	.C(un122_readreq_Z),
	.D(un120_readreq_Z),
	.Y(un1_serialnumber_1_iv_49_1_Z[6])
);
defparam \un1_serialnumber_1_iv_49_1[6] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_51[7]  (
	.A(un1_serialnumber_1_iv_7_Z[7]),
	.B(PosDet4AOffStep_i_m[7]),
	.C(un1_serialnumber_1_iv_9_Z[7]),
	.D(un1_serialnumber_1_iv_51_1_Z[7]),
	.Y(un1_serialnumber_1_iv_51_Z[7])
);
defparam \un1_serialnumber_1_iv_51[7] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_51_1[7]  (
	.A(PosDet5AOffStep[7]),
	.B(PosDet4AOnStep[7]),
	.C(un120_readreq_Z),
	.D(un114_readreq_Z),
	.Y(un1_serialnumber_1_iv_51_1_Z[7])
);
defparam \un1_serialnumber_1_iv_51_1[7] .INIT=16'h7350;
// @33:422
  CFG3 \un1_serialnumber_1_iv_38[4]  (
	.A(un1_serialnumber_1_iv_38_1_Z[4]),
	.B(PosDet4AOffStep[4]),
	.C(un116_readreq_Z),
	.Y(un1_serialnumber_1_iv_38_Z[4])
);
defparam \un1_serialnumber_1_iv_38[4] .INIT=8'hBA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_38_1[4]  (
	.A(un84_readreq_Z),
	.B(un64_readreq_Z),
	.C(PosSenseBit2B_c),
	.D(PosDetHomeBOffStep[4]),
	.Y(un1_serialnumber_1_iv_38_1_Z[4])
);
defparam \un1_serialnumber_1_iv_38_1[4] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_34_1[11]  (
	.A(un54_readreq_Z),
	.B(un64_readreq_Z),
	.C(PosSenseBit1A_c),
	.D(PPSCount[11]),
	.Y(un1_serialnumber_0_iv_34_1_Z[11])
);
defparam \un1_serialnumber_0_iv_34_1[11] .INIT=16'h153F;
// @33:422
  CFG4 \un1_serialnumber_1_iv_33_1[10]  (
	.A(un114_readreq_Z),
	.B(un64_readreq_Z),
	.C(PosSenseBit0A_c),
	.D(PosDet4AOnStep[10]),
	.Y(un1_serialnumber_1_iv_33_1_Z[10])
);
defparam \un1_serialnumber_1_iv_33_1[10] .INIT=16'h153F;
// @33:422
  CFG4 \un1_serialnumber_0_iv_47[9]  (
	.A(un1_serialnumber_0_iv_8_Z[9]),
	.B(un1_serialnumber_0_iv_7_Z[9]),
	.C(PosDet4AOnStep_m[9]),
	.D(un1_serialnumber_0_iv_47_1_Z[9]),
	.Y(un1_serialnumber_0_iv_47_Z[9])
);
defparam \un1_serialnumber_0_iv_47[9] .INIT=16'hFEFF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_47_1[9]  (
	.A(un90_readreq_Z),
	.B(un64_readreq_Z),
	.C(PosSenseHomeA_c),
	.D(PosDetB1OnStep[9]),
	.Y(un1_serialnumber_0_iv_47_1_Z[9])
);
defparam \un1_serialnumber_0_iv_47_1[9] .INIT=16'h153F;
// @33:422
  CFG4 \un1_serialnumber_0_iv_45[12]  (
	.A(un1_serialnumber_0_iv_7_Z[12]),
	.B(un1_serialnumber_0_iv_6_Z[12]),
	.C(PosDet4AOnStep_m[12]),
	.D(un1_serialnumber_0_iv_45_1_Z[12]),
	.Y(un1_serialnumber_0_iv_45_Z[12])
);
defparam \un1_serialnumber_0_iv_45[12] .INIT=16'hFEFF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_45_1[12]  (
	.A(un154_readreq_Z),
	.B(un64_readreq_Z),
	.C(PosSenseBit2B_c),
	.D(PosDet6BOnStep[12]),
	.Y(un1_serialnumber_0_iv_45_1_Z[12])
);
defparam \un1_serialnumber_0_iv_45_1[12] .INIT=16'h153F;
// @33:422
  CFG4 \DataOut_RNO_0[3]  (
	.A(un1_serialnumber_0_iv_45_Z[3]),
	.B(DataOut_RNO_2_Z[3]),
	.C(DataOut_RNO_3_Z[3]),
	.D(un1_serialnumber_0_iv_i_N_5L7_1),
	.Y(un1_serialnumber_0_iv_i_1[3])
);
defparam \DataOut_RNO_0[3] .INIT=16'h4000;
// @33:422
  CFG3 \DataOut_RNO_4[3]  (
	.A(un1_serialnumber_0_iv_16_Z[3]),
	.B(un1_serialnumber_0_iv_17_Z[3]),
	.C(un1_serialnumber_0_iv_59_Z[3]),
	.Y(un1_serialnumber_0_iv_i_N_5L7_1)
);
defparam \DataOut_RNO_4[3] .INIT=8'h01;
// @33:422
  CFG4 \un1_serialnumber_0_iv_50[1]  (
	.A(un1_serialnumber_0_iv_1_Z[1]),
	.B(un1_serialnumber_0_iv_50_1_Z[1]),
	.C(UartGpsRxFifoFull_i_m),
	.D(un1_serialnumber_0_iv_3_Z[1]),
	.Y(un1_serialnumber_0_iv_50_Z[1])
);
defparam \un1_serialnumber_0_iv_50[1] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_50_1[1]  (
	.A(PosDetA1OffStep[1]),
	.B(PosDetA2OffStep[1]),
	.C(un80_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_0_iv_50_1_Z[1])
);
defparam \un1_serialnumber_0_iv_50_1[1] .INIT=16'h7530;
  CFG4 \DataOut_RNO_10[14]  (
	.A(un1_m3_0_a2_a_a_0_7),
	.B(un1_m3_0_a2_a_a_0_53_1),
	.C(un1_m3_0_a2_a_a_0_5),
	.D(un1_m3_0_a2_a_a_0_8),
	.Y(un1_m3_0_a2_a_a_0_53)
);
defparam \DataOut_RNO_10[14] .INIT=16'h8000;
  CFG3 \DataOut_RNO_36[14]  (
	.A(un36_readreq_Z),
	.B(Uart3RxFifoCount[6]),
	.C(un1_serialnumber_3[24]),
	.Y(un1_m3_0_a2_a_a_0_53_1)
);
defparam \DataOut_RNO_36[14] .INIT=8'h07;
// @33:490
  CFG4 un8_readreq (
	.A(un8_readreq_1_Z),
	.B(un4_readreq_5),
	.C(un8_readreq_1_1_Z),
	.D(N_978_1),
	.Y(un8_readreq_Z)
);
defparam un8_readreq.INIT=16'h8000;
// @33:490
  CFG4 un8_readreq_1_1 (
	.A(Address_1),
	.B(Address_0),
	.C(RamBusAddress_i[5]),
	.D(Address_3),
	.Y(un8_readreq_1_1_Z)
);
defparam un8_readreq_1_1.INIT=16'h0010;
// @33:422
  CFG4 \un1_serialnumber_0_iv_55[2]  (
	.A(un1_serialnumber_0_iv_9_Z[2]),
	.B(un1_serialnumber_0_iv_5_Z[1]),
	.C(PosDetA1OnStep_i_m[2]),
	.D(un1_serialnumber_0_iv_55_1_Z[2]),
	.Y(un1_serialnumber_0_iv_55_Z[2])
);
defparam \un1_serialnumber_0_iv_55[2] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_55_1[2]  (
	.A(un84_readreq_Z),
	.B(un64_readreq_Z),
	.C(PosSenseBit0A_c),
	.D(PosDetHomeBOffStep[2]),
	.Y(un1_serialnumber_0_iv_55_1_Z[2])
);
defparam \un1_serialnumber_0_iv_55_1[2] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_49[13]  (
	.A(un1_serialnumber_1_iv_13_Z[13]),
	.B(PosDet0AOffStep[13]),
	.C(un1_serialnumber_1_iv_49_1_Z[13]),
	.D(un100_readreq_Z),
	.Y(un1_serialnumber_1_iv_49_Z[13])
);
defparam \un1_serialnumber_1_iv_49[13] .INIT=16'hEFAF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_49_1[13]  (
	.A(PosSenseBit0B_m),
	.B(un1_serialnumber_1_iv_12_Z[13]),
	.C(PosDet5BOffStep[13]),
	.D(un152_readreq_Z),
	.Y(un1_serialnumber_1_iv_49_1_Z[13])
);
defparam \un1_serialnumber_1_iv_49_1[13] .INIT=16'h0111;
// @33:422
  CFG4 \un1_serialnumber_1_iv_55[8]  (
	.A(un1_serialnumber_1_iv_11_Z[8]),
	.B(un1_serialnumber_1_iv_9_Z[8]),
	.C(un1_serialnumber_1_iv_55_1_Z[8]),
	.D(un1_serialnumber_1_iv_10_Z[8]),
	.Y(un1_serialnumber_1_iv_55_Z[8])
);
defparam \un1_serialnumber_1_iv_55[8] .INIT=16'hFFEF;
// @33:422
  CFG4 \un1_serialnumber_1_iv[13]  (
	.A(un1_serialnumber_1_iv_49_Z[13]),
	.B(un1_serialnumber_1_iv_1_1_Z[13]),
	.C(un1_serialnumber_1_iv_57_Z[13]),
	.D(un1_serialnumber_1_iv_48_Z[13]),
	.Y(un1_serialnumber[13])
);
defparam \un1_serialnumber_1_iv[13] .INIT=16'hFFFB;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1_1[13]  (
	.A(un1_serialnumber_1_iv_46_Z[13]),
	.B(un1_serialnumber_1_iv_47_Z[13]),
	.C(un1_serialnumber_1_iv_50_Z[13]),
	.D(un1_serialnumber_1_iv_51_Z[13]),
	.Y(un1_serialnumber_1_iv_1_1_Z[13])
);
defparam \un1_serialnumber_1_iv_1_1[13] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_1_iv_56[6]  (
	.A(un1_serialnumber_1_iv_30_Z[6]),
	.B(MotorBPlus),
	.C(un1_serialnumber_1_iv_56_1_Z[6]),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_1_iv_56_Z[6])
);
defparam \un1_serialnumber_1_iv_56[6] .INIT=16'hBFAF;
// @33:422
  CFG3 \un1_serialnumber_1_iv_56_1[6]  (
	.A(un1_serialnumber_1_iv_3_Z[6]),
	.B(un1_serialnumber_1_iv_27_Z[6]),
	.C(un1_serialnumber_1_iv_28_Z[6]),
	.Y(un1_serialnumber_1_iv_56_1_Z[6])
);
defparam \un1_serialnumber_1_iv_56_1[6] .INIT=8'h01;
// @33:422
  CFG4 \un1_serialnumber_0_iv_51[12]  (
	.A(un62_readreq_Z),
	.B(un1_serialnumber_0_iv_51_1_Z[12]),
	.C(PowerCycd_c),
	.D(un1_serialnumber_0_iv_3_Z[12]),
	.Y(un1_serialnumber_0_iv_51_Z[12])
);
defparam \un1_serialnumber_0_iv_51[12] .INIT=16'hFFB3;
// @33:422
  CFG3 \un1_serialnumber_0_iv_51_1[12]  (
	.A(un1_serialnumber_0_iv_25_Z[12]),
	.B(un1_serialnumber_0_iv_28_Z[12]),
	.C(un1_serialnumber_0_iv_27_Z[12]),
	.Y(un1_serialnumber_0_iv_51_1_Z[12])
);
defparam \un1_serialnumber_0_iv_51_1[12] .INIT=8'h01;
// @33:422
  CFG4 \un1_serialnumber_1_iv_66[15]  (
	.A(un1_serialnumber_1_iv_54_Z[15]),
	.B(un1_serialnumber_1_iv_66_1_Z[15]),
	.C(un1_serialnumber_1_iv_31_Z[15]),
	.D(un1_serialnumber_1_iv_53_Z[15]),
	.Y(un1_serialnumber_1_iv_66_Z[15])
);
defparam \un1_serialnumber_1_iv_66[15] .INIT=16'hFFFB;
// @33:422
  CFG4 \un1_serialnumber_1_iv_59[8]  (
	.A(un1_serialnumber_1_iv_28_Z[8]),
	.B(un1_serialnumber_1_iv_51_Z[8]),
	.C(un1_serialnumber_1_iv_59_1_Z[8]),
	.D(un1_serialnumber_1_iv_52_Z[8]),
	.Y(un1_serialnumber_1_iv_59_Z[8])
);
defparam \un1_serialnumber_1_iv_59[8] .INIT=16'hFFEF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_59_1[8]  (
	.A(un1_serialnumber_1_iv_26_Z[8]),
	.B(un1_serialnumber_1_iv_29_Z[8]),
	.C(un1_serialnumber_1_iv_50_Z[8]),
	.D(un1_serialnumber_1_iv_27_Z[8]),
	.Y(un1_serialnumber_1_iv_59_1_Z[8])
);
defparam \un1_serialnumber_1_iv_59_1[8] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1[0]  (
	.A(un1_serialnumber_1_iv_58_Z[0]),
	.B(un1_serialnumber_1_iv_55_Z[0]),
	.C(un1_serialnumber_1_iv_1_1_Z[0]),
	.D(un1_serialnumber_1_iv_34_Z[0]),
	.Y(un1_serialnumber_1_iv_1_Z[0])
);
defparam \un1_serialnumber_1_iv_1[0] .INIT=16'h0010;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1_1[0]  (
	.A(un1_serialnumber_1_iv_32_Z[0]),
	.B(un1_serialnumber_1_iv_33_Z[0]),
	.C(un1_serialnumber_1_iv_35_Z[0]),
	.D(un1_serialnumber_1_iv_54_Z[0]),
	.Y(un1_serialnumber_1_iv_1_1_Z[0])
);
defparam \un1_serialnumber_1_iv_1_1[0] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_0_iv_53[1]  (
	.A(un1_serialnumber_0_iv_53_1_Z[1]),
	.B(un62_readreq_Z),
	.C(PosLEDEnB_c),
	.D(un1_serialnumber_0_iv_6_Z[1]),
	.Y(un1_serialnumber_0_iv_53_Z[1])
);
defparam \un1_serialnumber_0_iv_53[1] .INIT=16'hFFAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_53_1[1]  (
	.A(PosDetB0OffStep[1]),
	.B(PosDetB1OffStep[1]),
	.C(un92_readreq_Z),
	.D(un88_readreq_Z),
	.Y(un1_serialnumber_0_iv_53_1_Z[1])
);
defparam \un1_serialnumber_0_iv_53_1[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_44[9]  (
	.A(Fault3V_c),
	.B(un1_serialnumber_0_iv_44_1_Z[9]),
	.C(un1_serialnumber_0_iv_4_Z[9]),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_0_iv_44_Z[9])
);
defparam \un1_serialnumber_0_iv_44[9] .INIT=16'hFBF3;
// @33:422
  CFG4 \un1_serialnumber_0_iv_44_1[9]  (
	.A(un18_readreq_Z),
	.B(un92_readreq_Z),
	.C(PosDetB1OffStep[9]),
	.D(Uart0RxFifoCount[1]),
	.Y(un1_serialnumber_0_iv_44_1_Z[9])
);
defparam \un1_serialnumber_0_iv_44_1[9] .INIT=16'h153F;
// @33:422
  CFG4 \un1_serialnumber_0_iv[12]  (
	.A(un1_serialnumber_0_iv_1_0_Z[12]),
	.B(un1_serialnumber_0_iv_53_Z[12]),
	.C(un1_serialnumber_0_iv_51_Z[12]),
	.D(un1_serialnumber_0_iv_1_1_Z[12]),
	.Y(un1_serialnumber_0_iv_Z[12])
);
defparam \un1_serialnumber_0_iv[12] .INIT=16'hFDFF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1_1[12]  (
	.A(un1_serialnumber_0_iv_22_Z[12]),
	.B(un1_serialnumber_0_iv_21_Z[12]),
	.C(un1_serialnumber_0_iv_41_Z[12]),
	.D(un1_serialnumber_0_iv_49_Z[12]),
	.Y(un1_serialnumber_0_iv_1_1_Z[12])
);
defparam \un1_serialnumber_0_iv_1_1[12] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_0_iv[9]  (
	.A(un1_serialnumber_0_iv_1_0_Z[9]),
	.B(un1_serialnumber_0_iv_44_Z[9]),
	.C(un1_serialnumber_0_iv_48_Z[9]),
	.D(un1_serialnumber_0_iv_1_1_Z[9]),
	.Y(un1_serialnumber_0_iv_Z[9])
);
defparam \un1_serialnumber_0_iv[9] .INIT=16'hFDFF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_53[15]  (
	.A(LedB_i_Z),
	.B(un1_serialnumber_1_iv_9_Z[15]),
	.C(un1_serialnumber_1_iv_53_1_Z[15]),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_1_iv_53_Z[15])
);
defparam \un1_serialnumber_1_iv_53[15] .INIT=16'hFDFC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_53_1[15]  (
	.A(PosDetB0OffStep[15]),
	.B(PosDetB1OffStep[15]),
	.C(un92_readreq_Z),
	.D(un88_readreq_Z),
	.Y(un1_serialnumber_1_iv_53_1_Z[15])
);
defparam \un1_serialnumber_1_iv_53_1[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_56[15]  (
	.A(un1_serialnumber_1_iv_4_Z[6]),
	.B(PosDet1AOffStep[15]),
	.C(un1_serialnumber_1_iv_56_1_Z[15]),
	.D(un104_readreq_Z),
	.Y(un1_serialnumber_1_iv_56_Z[15])
);
defparam \un1_serialnumber_1_iv_56[15] .INIT=16'hBFAF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_56_1[15]  (
	.A(Uart3RxFifoCount[7]),
	.B(un36_readreq_Z),
	.C(un1_serialnumber_1_iv_14_Z[15]),
	.D(un1_serialnumber_1_iv_13_Z[15]),
	.Y(un1_serialnumber_1_iv_56_1_Z[15])
);
defparam \un1_serialnumber_1_iv_56_1[15] .INIT=16'h000B;
// @33:422
  CFG4 \un1_serialnumber_0_iv_64[1]  (
	.A(un1_serialnumber_0_iv_40_Z[1]),
	.B(un1_serialnumber_0_iv_64_1_Z[1]),
	.C(un1_serialnumber_0_iv_13_Z[1]),
	.D(un1_serialnumber_0_iv_14_Z[1]),
	.Y(un1_serialnumber_0_iv_64_Z[1])
);
defparam \un1_serialnumber_0_iv_64[1] .INIT=16'hFFFB;
// @33:422
  CFG4 \un1_serialnumber_0_iv_64_1[1]  (
	.A(un1_serialnumber_0_iv_15_Z[1]),
	.B(un1_serialnumber_0_iv_12_Z[1]),
	.C(un1_serialnumber_0_iv_5_Z[1]),
	.D(un1_serialnumber_0_iv_11_Z[1]),
	.Y(un1_serialnumber_0_iv_64_1_Z[1])
);
defparam \un1_serialnumber_0_iv_64_1[1] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_1_iv_64[0]  (
	.A(un1_serialnumber_1_iv_41_Z[0]),
	.B(un1_serialnumber_1_iv_64_1_Z[0]),
	.C(un1_serialnumber_1_iv_15_Z[0]),
	.D(un1_serialnumber_1_iv_14_Z[0]),
	.Y(un1_serialnumber_1_iv_64_Z[0])
);
defparam \un1_serialnumber_1_iv_64[0] .INIT=16'hFFFB;
// @33:422
  CFG4 \un1_serialnumber_1_iv_64_1[0]  (
	.A(un1_serialnumber_1_iv_9_Z[0]),
	.B(un1_serialnumber_1_iv_10_Z[0]),
	.C(PosSenseHomeA_m),
	.D(un1_serialnumber_1_iv_13_Z[0]),
	.Y(un1_serialnumber_1_iv_64_1_Z[0])
);
defparam \un1_serialnumber_1_iv_64_1[0] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_0_iv_55[5]  (
	.A(un1_serialnumber_0_iv_55_1_Z[5]),
	.B(un1_serialnumber_0_iv_35_Z[5]),
	.C(un1_serialnumber_0_iv_11_Z[5]),
	.D(un1_serialnumber_0_iv_13_Z[5]),
	.Y(un1_serialnumber_0_iv_55_Z[5])
);
defparam \un1_serialnumber_0_iv_55[5] .INIT=16'hFFFD;
// @33:422
  CFG4 \un1_serialnumber_0_iv_55_1[5]  (
	.A(un1_serialnumber_0_iv_8_Z[5]),
	.B(PosSenseBit0B_m),
	.C(un1_serialnumber_0_iv_9_Z[5]),
	.D(un1_serialnumber_0_iv_12_Z[5]),
	.Y(un1_serialnumber_0_iv_55_1_Z[5])
);
defparam \un1_serialnumber_0_iv_55_1[5] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO[7]  (
	.A(un1_serialnumber_1_iv_i_1[7]),
	.B(un1_serialnumber_1_iv_52_Z[7]),
	.C(un1_serialnumber_1_iv_56_Z[7]),
	.D(un1_serialnumber_1_iv_62_Z[7]),
	.Y(un1_serialnumber_1_iv_i[7])
);
defparam \DataOut_RNO[7] .INIT=16'h0002;
// @33:422
  CFG4 \DataOut_RNO_0[7]  (
	.A(un1_serialnumber_1_iv_53_Z[7]),
	.B(un1_serialnumber_1_iv_51_Z[7]),
	.C(un1_serialnumber_1_iv_55_Z[7]),
	.D(un1_serialnumber_1_iv_54_Z[7]),
	.Y(un1_serialnumber_1_iv_i_1[7])
);
defparam \DataOut_RNO_0[7] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_0_iv_59_1[5]  (
	.A(un1_serialnumber_0_iv_42_Z[5]),
	.B(un1_serialnumber_0_iv_38_Z[5]),
	.C(un1_serialnumber_0_iv_44_Z[5]),
	.D(un1_serialnumber_0_iv_39_Z[5]),
	.Y(un1_serialnumber_0_iv_59_1_Z[5])
);
defparam \un1_serialnumber_0_iv_59_1[5] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_1_iv_62[4]  (
	.A(un1_serialnumber_1_iv_24_Z[4]),
	.B(un1_serialnumber_1_iv_39_Z[4]),
	.C(un1_serialnumber_1_iv_46_Z[4]),
	.D(un1_serialnumber_1_iv_62_1_Z[4]),
	.Y(un1_serialnumber_1_iv_62_Z[4])
);
defparam \un1_serialnumber_1_iv_62[4] .INIT=16'hFEFF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_62_1[4]  (
	.A(un1_serialnumber_1_iv_23_Z[4]),
	.B(un1_serialnumber_1_iv_2_Z[4]),
	.C(un1_serialnumber_1_iv_3_Z[4]),
	.D(un1_serialnumber_1_iv_27_Z[4]),
	.Y(un1_serialnumber_1_iv_62_1_Z[4])
);
defparam \un1_serialnumber_1_iv_62_1[4] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO[4]  (
	.A(un1_serialnumber_1_iv_54_Z[4]),
	.B(un1_serialnumber_1_iv_58_Z[4]),
	.C(un1_serialnumber_1_iv_62_Z[4]),
	.D(un1_serialnumber_1_iv_i_1[4]),
	.Y(un1_serialnumber_1_iv_i[4])
);
defparam \DataOut_RNO[4] .INIT=16'h0100;
// @33:422
  CFG4 \un1_serialnumber_1_iv_55[6]  (
	.A(un1_serialnumber_1_iv_55_1_Z[6]),
	.B(un1_serialnumber_1_iv_25_Z[6]),
	.C(MonitorAdcSpiDataOut[6]),
	.D(un10_readreq_Z),
	.Y(un1_serialnumber_1_iv_55_Z[6])
);
defparam \un1_serialnumber_1_iv_55[6] .INIT=16'hDFDD;
// @33:422
  CFG3 \un1_serialnumber_1_iv_55_1[6]  (
	.A(un1_serialnumber_1_iv_24_Z[6]),
	.B(un1_serialnumber_1_iv_2_Z[6]),
	.C(un1_serialnumber_1_iv_23_Z[6]),
	.Y(un1_serialnumber_1_iv_55_1_Z[6])
);
defparam \un1_serialnumber_1_iv_55_1[6] .INIT=8'h01;
// @33:422
  CFG4 \un1_serialnumber_1_iv_66[0]  (
	.A(un1_serialnumber_1_iv_60_Z[0]),
	.B(un1_serialnumber_1_iv_31_Z[0]),
	.C(un1_serialnumber_1_iv_29_Z[0]),
	.D(un1_serialnumber_1_iv_66_1_Z[0]),
	.Y(un1_serialnumber_1_iv_66_Z[0])
);
defparam \un1_serialnumber_1_iv_66[0] .INIT=16'hFEFF;
// @33:422
  CFG3 \un1_serialnumber_1_iv_66_1[0]  (
	.A(un1_serialnumber_1_iv_28_Z[0]),
	.B(un1_serialnumber_1_iv_4_Z[0]),
	.C(un1_serialnumber_1_iv_3_Z[0]),
	.Y(un1_serialnumber_1_iv_66_1_Z[0])
);
defparam \un1_serialnumber_1_iv_66_1[0] .INIT=8'h01;
// @33:422
  CFG4 \un1_serialnumber_1_iv_63_1[6]  (
	.A(un1_serialnumber_1_iv_22_Z[6]),
	.B(un1_serialnumber_1_iv_21_Z[6]),
	.C(un1_serialnumber_1_iv_39_Z[4]),
	.D(un1_serialnumber_1_iv_48_Z[6]),
	.Y(un1_serialnumber_1_iv_63_1_Z[6])
);
defparam \un1_serialnumber_1_iv_63_1[6] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_1_iv[0]  (
	.A(un1_serialnumber_1_iv_59_Z[0]),
	.B(un1_serialnumber_1_iv_66_Z[0]),
	.C(un1_serialnumber_1_iv_1_Z[0]),
	.D(un1_serialnumber_1_iv_64_Z[0]),
	.Y(un1_serialnumber_1_iv_Z[0])
);
defparam \un1_serialnumber_1_iv[0] .INIT=16'hFFEF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_53[12]  (
	.A(un1_serialnumber_0_iv_11_Z[12]),
	.B(un1_serialnumber_0_iv_8_Z[12]),
	.C(un1_serialnumber_0_iv_9_Z[12]),
	.D(un1_serialnumber_0_iv_53_1_Z[12]),
	.Y(un1_serialnumber_0_iv_53_Z[12])
);
defparam \un1_serialnumber_0_iv_53[12] .INIT=16'hFEFF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_53_1[12]  (
	.A(un1_serialnumber_0_iv_10_Z[12]),
	.B(Uart1RxFifoCount_m[4]),
	.C(un1_serialnumber_0_iv_4_Z[22]),
	.D(un1_serialnumber_0_iv_12_Z[12]),
	.Y(un1_serialnumber_0_iv_53_1_Z[12])
);
defparam \un1_serialnumber_0_iv_53_1[12] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1_0[12]  (
	.A(un1_serialnumber_0_iv_29_Z[12]),
	.B(un1_serialnumber_0_iv_30_Z[12]),
	.C(un1_serialnumber_0_iv_45_Z[12]),
	.D(un1_serialnumber_0_iv_48_Z[12]),
	.Y(un1_serialnumber_0_iv_1_0_Z[12])
);
defparam \un1_serialnumber_0_iv_1_0[12] .INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_1_iv_57[15]  (
	.A(un1_serialnumber_1_iv_57_1_Z[15]),
	.B(un1_serialnumber_1_iv_18_Z[15]),
	.C(un1_serialnumber_1_iv_17_Z[15]),
	.D(un1_serialnumber_1_iv_16_Z[15]),
	.Y(un1_serialnumber_1_iv_57_Z[15])
);
defparam \un1_serialnumber_1_iv_57[15] .INIT=16'hFFFE;
// @33:422
  CFG2 \un1_serialnumber_1_iv_57_1[15]  (
	.A(un64_readreq_Z),
	.B(PosSenseBit1B_c),
	.Y(un1_serialnumber_1_iv_57_1_Z[15])
);
defparam \un1_serialnumber_1_iv_57_1[15] .INIT=4'h2;
// @33:422
  CFG4 \un1_serialnumber_1_iv_38[6]  (
	.A(PosDet1AOffStep[6]),
	.B(un48_readreq_Z),
	.C(un1_serialnumber_1_iv_38_1_Z[6]),
	.D(un104_readreq_Z),
	.Y(un1_serialnumber_1_iv_38_Z[6])
);
defparam \un1_serialnumber_1_iv_38[6] .INIT=16'hDFCF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_38_1[6]  (
	.A(Uart2RxFifoData[6]),
	.B(un28_readreq_Z),
	.C(un42_readreq_Z),
	.D(ClkDacReadback_i_m[6]),
	.Y(un1_serialnumber_1_iv_38_1_Z[6])
);
defparam \un1_serialnumber_1_iv_38_1[6] .INIT=16'h000B;
// @33:422
  CFG4 \un1_serialnumber_1_iv_58[6]  (
	.A(un1_serialnumber_1_iv_35_Z[6]),
	.B(un1_serialnumber_1_iv_9_Z[6]),
	.C(un1_serialnumber_1_iv_38_Z[6]),
	.D(un1_serialnumber_1_iv_58_1_Z[6]),
	.Y(un1_serialnumber_1_iv_58_Z[6])
);
defparam \un1_serialnumber_1_iv_58[6] .INIT=16'hFEFF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_48[9]  (
	.A(un1_serialnumber_0_iv_36_Z[9]),
	.B(Uart3RxFifoCount_m[1]),
	.C(un1_serialnumber_0_iv_10_Z[9]),
	.D(un1_serialnumber_0_iv_48_1_Z[9]),
	.Y(un1_serialnumber_0_iv_48_Z[9])
);
defparam \un1_serialnumber_0_iv_48[9] .INIT=16'hFEFF;
// @33:422
  CFG2 \un1_serialnumber_0_iv_48_1[9]  (
	.A(un104_readreq_Z),
	.B(PosDet1AOffStep[9]),
	.Y(un1_serialnumber_0_iv_48_1_Z[9])
);
defparam \un1_serialnumber_0_iv_48_1[9] .INIT=4'h7;
// @33:422
  CFG4 \un1_serialnumber_0_iv_54[11]  (
	.A(un1_serialnumber_0_iv_11_Z[11]),
	.B(un1_serialnumber_0_iv_54_1_Z[11]),
	.C(un1_serialnumber_0_iv_9_Z[11]),
	.D(un1_serialnumber_0_iv_10_Z[11]),
	.Y(un1_serialnumber_0_iv_54_Z[11])
);
defparam \un1_serialnumber_0_iv_54[11] .INIT=16'hFFFB;
// @33:422
  CFG4 \un1_serialnumber_1_iv_48[13]  (
	.A(un4_readreq_Z),
	.B(un52_readreq_Z),
	.C(un1_serialnumber_1_iv_48_1_Z[13]),
	.D(un1_serialnumber_1_iv_10_Z[13]),
	.Y(un1_serialnumber_1_iv_48_Z[13])
);
defparam \un1_serialnumber_1_iv_48[13] .INIT=16'hFFEF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_48_1[13]  (
	.A(PosDet1AOffStep[13]),
	.B(Uart3RxFifoCount_m[5]),
	.C(un1_serialnumber_1_iv_8_Z[13]),
	.D(un104_readreq_Z),
	.Y(un1_serialnumber_1_iv_48_1_Z[13])
);
defparam \un1_serialnumber_1_iv_48_1[13] .INIT=16'h0103;
// @33:422
  CFG4 \un1_serialnumber_0_iv[11]  (
	.A(un1_serialnumber_0_iv_52_Z[11]),
	.B(un1_serialnumber_0_iv_55_Z[11]),
	.C(un1_serialnumber_0_iv_54_Z[11]),
	.D(un1_serialnumber_0_iv_1_0_Z[11]),
	.Y(un1_serialnumber[11])
);
defparam \un1_serialnumber_0_iv[11] .INIT=16'hFEFF;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1_0[11]  (
	.A(un1_serialnumber_0_iv_31_Z[11]),
	.B(un1_serialnumber_0_iv_32_Z[11]),
	.C(un1_serialnumber_0_iv_45_Z[11]),
	.D(un1_serialnumber_0_iv_51_Z[11]),
	.Y(un1_serialnumber_0_iv_1_0_Z[11])
);
defparam \un1_serialnumber_0_iv_1_0[11] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO_3[3]  (
	.A(un1_serialnumber_0_iv_13_Z[3]),
	.B(un1_serialnumber_0_iv_24_Z[3]),
	.C(un1_serialnumber_0_iv_25_Z[3]),
	.D(un1_serialnumber_0_iv_26_Z[3]),
	.Y(DataOut_RNO_3_Z[3])
);
defparam \DataOut_RNO_3[3] .INIT=16'h0001;
// @33:422
  CFG3 \DataOut_RNO_2[3]  (
	.A(un62_readreq_Z),
	.B(ResetSteps_i_1z),
	.C(un1_serialnumber_0_iv_27_Z[3]),
	.Y(DataOut_RNO_2_Z[3])
);
defparam \DataOut_RNO_2[3] .INIT=8'h0D;
// @33:422
  CFG4 \DataOut_RNO_1[3]  (
	.A(un1_serialnumber_0_iv_40_Z[3]),
	.B(un1_serialnumber_0_iv_41_Z[3]),
	.C(un1_serialnumber_0_iv_15_Z[3]),
	.D(un1_serialnumber_0_iv_14_Z[3]),
	.Y(DataOut_RNO_1_Z[3])
);
defparam \DataOut_RNO_1[3] .INIT=16'h0001;
// @33:422
  CFG4 \DataOut_RNO[3]  (
	.A(un1_serialnumber_0_iv_67_Z[3]),
	.B(un1_serialnumber_0_iv_61_Z[3]),
	.C(un1_serialnumber_0_iv_i_1[3]),
	.D(DataOut_RNO_1_Z[3]),
	.Y(un1_serialnumber_0_iv_i[3])
);
defparam \DataOut_RNO[3] .INIT=16'h1000;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1_0[9]  (
	.A(un1_serialnumber_0_iv_45_Z[9]),
	.B(un1_serialnumber_0_iv_49_Z[9]),
	.C(un1_serialnumber_0_iv_46_Z[9]),
	.D(un1_serialnumber_0_iv_47_Z[9]),
	.Y(un1_serialnumber_0_iv_1_0_Z[9])
);
defparam \un1_serialnumber_0_iv_1_0[9] .INIT=16'h0001;
// @33:422
  CFG4 un1_serialnumber_1_iv_N_3L3 (
	.A(un1_serialnumber_1_iv_30_Z[10]),
	.B(un1_serialnumber_1_iv_34_Z[10]),
	.C(un1_serialnumber_1_iv_51_Z[10]),
	.D(un1_serialnumber_1_iv_50_Z[10]),
	.Y(un1_serialnumber_1_iv_N_3L3_Z)
);
defparam un1_serialnumber_1_iv_N_3L3.INIT=16'h0001;
// @33:422
  CFG4 \un1_serialnumber_1_iv_58_1[7]  (
	.A(un36_readreq_Z),
	.B(un30_readreq_Z),
	.C(PosDet6AOnStep[7]),
	.D(un122_readreq_Z),
	.Y(un1_serialnumber_1_iv_58_1_Z[7])
);
defparam \un1_serialnumber_1_iv_58_1[7] .INIT=16'h1011;
// @33:422
  CFG4 \un1_serialnumber_0_iv_27[2]  (
	.A(un100_readreq_1_Z),
	.B(PosDet0AOffStep[2]),
	.C(un1_serialnumber_0_iv_27_1_Z[2]),
	.D(un100_readreq_2_Z),
	.Y(un1_serialnumber_0_iv_27_Z[2])
);
defparam \un1_serialnumber_0_iv_27[2] .INIT=16'hF2F0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_27_1[2]  (
	.A(PosDetB2OffStep[2]),
	.B(PosDet2BOffStep[2]),
	.C(un140_readreq_Z),
	.D(un96_readreq_Z),
	.Y(un1_serialnumber_0_iv_27_1_Z[2])
);
defparam \un1_serialnumber_0_iv_27_1[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_i_4_0[29]  (
	.A(N_1127),
	.B(N_1134),
	.C(un1_serialnumber_0_iv_i_4_0_1_Z[29]),
	.D(N_1185),
	.Y(un1_serialnumber_0_iv_i_4_Z[29])
);
defparam \un1_serialnumber_0_iv_i_4_0[29] .INIT=16'hFFFE;
// @33:422
  CFG3 \un1_serialnumber_0_iv_i_4_0_1[29]  (
	.A(un1_serialnumber_0_iv_i_a15_1_2_Z[29]),
	.B(N_1189),
	.C(un30_readreq_1_Z),
	.Y(un1_serialnumber_0_iv_i_4_0_1_Z[29])
);
defparam \un1_serialnumber_0_iv_i_4_0_1[29] .INIT=8'h08;
  CFG4 \un1_serialnumber_1_iv_i_9_RNO[25]  (
	.A(RamBusAddress_i[4]),
	.B(N_874),
	.C(N_866_2),
	.D(un1_serialnumber_1_iv_i_59_1),
	.Y(un1_serialnumber_1_iv_i_9_RNO_Z[25])
);
defparam \un1_serialnumber_1_iv_i_9_RNO[25] .INIT=16'h00C4;
  CFG4 \un1_serialnumber_1_iv_i_9_RNO_1[25]  (
	.A(MotorCurrentStep[9]),
	.B(PPSCounter[25]),
	.C(N_865_2),
	.D(RamBusAddress_i[4]),
	.Y(un1_serialnumber_1_iv_i_59_1)
);
defparam \un1_serialnumber_1_iv_i_9_RNO_1[25] .INIT=16'h335F;
// @33:348
  CFG4 MonitorAdcReset_0_sqmuxa (
	.A(N_978_1),
	.B(un4_readreq_5),
	.C(MonitorAdcReset_0_sqmuxa_1_0_Z),
	.D(N_1183_1),
	.Y(MonitorAdcReset_0_sqmuxa_Z)
);
defparam MonitorAdcReset_0_sqmuxa.INIT=16'h8000;
// @33:348
  CFG4 MonitorAdcReset_0_sqmuxa_1_0 (
	.A(Address_0),
	.B(LastWriteReq_Z),
	.C(un16_readreq_3),
	.D(RamBusAddress_i[5]),
	.Y(MonitorAdcReset_0_sqmuxa_1_0_Z)
);
defparam MonitorAdcReset_0_sqmuxa_1_0.INIT=16'h1000;
// @33:422
  CFG3 \un1_serialnumber_0_iv_4[20]  (
	.A(Uart2RxFifoCount[2]),
	.B(un30_readreq_Z),
	.C(un1_serialnumber_0_iv_0_Z[20]),
	.Y(un1_serialnumber_0_iv_4_Z[20])
);
defparam \un1_serialnumber_0_iv_4[20] .INIT=8'hF8;
// @33:870
  CFG2 un1_lastwritereq5_0 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(un1_lastwritereq5_0_Z)
);
defparam un1_lastwritereq5_0.INIT=4'hD;
// @33:635
  CFG2 un40_readreq_0 (
	.A(Address_7),
	.B(Address_1),
	.Y(un40_readreq_0_Z)
);
defparam un40_readreq_0.INIT=4'h1;
// @33:811
  CFG2 un126_readreq_0 (
	.A(O),
	.B(Address_8),
	.Y(un126_readreq_0_Z)
);
defparam un126_readreq_0.INIT=4'h8;
// @33:668
  CFG2 un48_readreq_0 (
	.A(O),
	.B(Address_7),
	.Y(un48_readreq_0_Z)
);
defparam un48_readreq_0.INIT=4'h8;
// @33:801
  CFG2 un106_readreq_0 (
	.A(RamBusAddress_i[5]),
	.B(Address_1),
	.Y(un106_readreq_0_Z)
);
defparam un106_readreq_0.INIT=4'h1;
// @33:640
  CFG2 un42_readreq_0 (
	.A(O),
	.B(Address_7),
	.Y(un42_readreq_0_Z)
);
defparam un42_readreq_0.INIT=4'h1;
// @33:702
  CFG2 un54_readreq_0 (
	.A(RamBusAddress_i[4]),
	.B(Address_0),
	.Y(un54_readreq_0_Z)
);
defparam un54_readreq_0.INIT=4'h2;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a20_8_0[25]  (
	.A(Address_3),
	.B(UartGpsRxFifoCount[7]),
	.Y(un1_serialnumber_1_iv_i_a20_8_0_Z[25])
);
defparam \un1_serialnumber_1_iv_i_a20_8_0[25] .INIT=4'h4;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a18_9_0[16]  (
	.A(RamBusAddress_i[5]),
	.B(UartUsbRxFifoCount[8]),
	.Y(un1_serialnumber_1_iv_i_a18_9_0_Z[16])
);
defparam \un1_serialnumber_1_iv_i_a18_9_0[16] .INIT=4'h8;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a18_9_0[19]  (
	.A(RamBusAddress_i[5]),
	.B(UartUsbRxFifoCount[1]),
	.Y(un1_serialnumber_1_iv_i_a18_9_0_Z[19])
);
defparam \un1_serialnumber_1_iv_i_a18_9_0[19] .INIT=4'h8;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a19_9_0[18]  (
	.A(O),
	.B(UartUsbRxFifoCount[0]),
	.Y(un1_serialnumber_1_iv_i_a19_9_0_Z[18])
);
defparam \un1_serialnumber_1_iv_i_a19_9_0[18] .INIT=4'h4;
// @33:422
  CFG2 \DataOut_RNO_12[14]  (
	.A(Address_0),
	.B(Address_1),
	.Y(un1_m3_0_a2_a_a_0)
);
defparam \DataOut_RNO_12[14] .INIT=4'h1;
// @33:422
  CFG2 WriteAckce (
	.A(WriteReq),
	.B(shot_i),
	.Y(WriteAckce_Z)
);
defparam WriteAckce.INIT=4'h2;
// @33:422
  CFG2 WriteClkDacce (
	.A(PPSCountReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteClkDacce_Z)
);
defparam WriteClkDacce.INIT=4'h2;
// @33:422
  CFG2 UartUsbFifoResetce (
	.A(UartUsbFifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(UartUsbFifoResetce_Z)
);
defparam UartUsbFifoResetce.INIT=4'h2;
// @33:422
  CFG2 UartGpsFifoResetce (
	.A(UartGpsFifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(UartGpsFifoResetce_Z)
);
defparam UartGpsFifoResetce.INIT=4'h2;
// @33:422
  CFG2 Uart3FifoResetce (
	.A(Uart3FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart3FifoResetce_Z)
);
defparam Uart3FifoResetce.INIT=4'h2;
// @33:422
  CFG2 Uart2FifoResetce (
	.A(Uart2FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart2FifoResetce_Z)
);
defparam Uart2FifoResetce.INIT=4'h2;
// @33:422
  CFG2 Uart1FifoResetce (
	.A(Uart1FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart1FifoResetce_Z)
);
defparam Uart1FifoResetce.INIT=4'h2;
// @33:422
  CFG2 Uart0FifoResetce (
	.A(Uart0FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart0FifoResetce_Z)
);
defparam Uart0FifoResetce.INIT=4'h2;
// @33:422
  CFG2 MonitorAdcSpiXferStartce (
	.A(MonitorAdcSpiXferStart_1_sqmuxa_Z),
	.B(shot_i),
	.Y(MonitorAdcSpiXferStartce_Z)
);
defparam MonitorAdcSpiXferStartce.INIT=4'h2;
// @33:422
  CFG2 nFaultClr1Vce (
	.A(PPSCountReset_2_sqmuxa_Z),
	.B(shot_i),
	.Y(nFaultClr1Vce_Z)
);
defparam nFaultClr1Vce.INIT=4'h2;
// @33:422
  CFG2 WriteUartUsbce (
	.A(WriteUartUsb_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUartUsbce_Z)
);
defparam WriteUartUsbce.INIT=4'h2;
// @33:422
  CFG2 WriteUartGpsce (
	.A(WriteUartGps_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUartGpsce_Z)
);
defparam WriteUartGpsce.INIT=4'h2;
// @33:422
  CFG2 WriteUart3ce (
	.A(WriteUart3_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart3ce_Z)
);
defparam WriteUart3ce.INIT=4'h2;
// @33:422
  CFG2 WriteUart2ce (
	.A(WriteUart2_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart2ce_Z)
);
defparam WriteUart2ce.INIT=4'h2;
// @33:422
  CFG2 WriteUart1ce (
	.A(WriteUart1_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart1ce_Z)
);
defparam WriteUart1ce.INIT=4'h2;
// @33:422
  CFG2 WriteUart0ce (
	.A(WriteUart0_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart0ce_Z)
);
defparam WriteUart0ce.INIT=4'h2;
  CFG2 LastWriteReq_1_sqmuxa_RNI8RHO (
	.A(LastWriteReq_1_sqmuxa_Z),
	.B(shot_i),
	.Y(LastWriteReq_1_sqmuxa_RNI8RHO_Z)
);
defparam LastWriteReq_1_sqmuxa_RNI8RHO.INIT=4'h2;
// @33:848
  CFG2 LastReadReq_1_sqmuxa (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa_Z)
);
defparam LastReadReq_1_sqmuxa.INIT=4'h1;
// @33:1031
  CFG2 LastWriteReq_1_sqmuxa (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa_Z)
);
defparam LastWriteReq_1_sqmuxa.INIT=4'h1;
// @33:806
  CFG2 un116_readreq_4 (
	.A(Address_3),
	.B(O),
	.Y(N_811_1)
);
defparam un116_readreq_4.INIT=4'h1;
// @33:348
  CFG2 MonitorAdcReset_0_sqmuxa_3 (
	.A(RamBusAddress_i[4]),
	.B(Address_1),
	.Y(un16_readreq_3)
);
defparam MonitorAdcReset_0_sqmuxa_3.INIT=4'h1;
// @33:502
  CFG2 un12_readreq_1 (
	.A(Address_3),
	.B(O),
	.Y(N_1183_1)
);
defparam un12_readreq_1.INIT=4'h8;
// @33:468
  CFG2 un6_readreq_2 (
	.A(Address_3),
	.B(Address_1),
	.Y(un6_readreq_2_Z)
);
defparam un6_readreq_2.INIT=4'h1;
// @33:455
  CFG2 un161_readreq_i_o13 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[5]),
	.Y(N_1175)
);
defparam un161_readreq_i_o13.INIT=4'hE;
// @33:810
  CFG2 un124_readreq_1 (
	.A(Address_8),
	.B(Address_0),
	.Y(un124_readreq_1_Z)
);
defparam un124_readreq_1.INIT=4'h2;
// @33:784
  CFG2 un76_readreq_1 (
	.A(RamBusAddress_i[5]),
	.B(Address_7),
	.Y(un76_readreq_1_Z)
);
defparam un76_readreq_1.INIT=4'h8;
// @33:656
  CFG2 un44_readreq_1 (
	.A(Address_7),
	.B(Address_0),
	.Y(un44_readreq_1_Z)
);
defparam un44_readreq_1.INIT=4'h2;
// @33:579
  CFG2 un28_readreq_1 (
	.A(RamBusAddress_i[5]),
	.B(O),
	.Y(un28_readreq_1_Z)
);
defparam un28_readreq_1.INIT=4'h8;
// @33:348
  CFG2 MonitorAdcReset_0_sqmuxa_4 (
	.A(RamBusAddress_i[6]),
	.B(Address_7),
	.Y(N_978_1)
);
defparam MonitorAdcReset_0_sqmuxa_4.INIT=4'h1;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a2_0[18]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[6]),
	.Y(N_873)
);
defparam \un1_serialnumber_1_iv_i_a2_0[18] .INIT=4'h4;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a2_1[19]  (
	.A(RamBusAddress_i[6]),
	.B(PPSCounter[19]),
	.Y(N_914)
);
defparam \un1_serialnumber_1_iv_i_a2_1[19] .INIT=4'h4;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a2_3[25]  (
	.A(RamBusAddress_i[5]),
	.B(Address_7),
	.Y(N_1042)
);
defparam \un1_serialnumber_1_iv_i_a2_3[25] .INIT=4'h2;
// @33:455
  CFG2 un161_readreq_i_a13_3 (
	.A(Address_7),
	.B(Address_8),
	.Y(N_1182)
);
defparam un161_readreq_i_a13_3.INIT=4'h8;
// @33:455
  CFG2 un161_readreq_i_a3 (
	.A(Address_7),
	.B(Address_8),
	.Y(N_1189)
);
defparam un161_readreq_i_a3.INIT=4'h1;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_5[25]  (
	.A(Address_0),
	.B(Address_9),
	.Y(N_838_9)
);
defparam \un1_serialnumber_1_iv_i_5[25] .INIT=4'hE;
// @33:819
  CFG2 un140_readreq_4 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[6]),
	.Y(N_1100_1)
);
defparam un140_readreq_4.INIT=4'h1;
// @33:810
  CFG2 un124_readreq_4 (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[6]),
	.Y(N_866_2)
);
defparam un124_readreq_4.INIT=4'h1;
// @33:810
  CFG2 un124_readreq_5 (
	.A(Address_7),
	.B(Address_9),
	.Y(un124_readreq_5_Z)
);
defparam un124_readreq_5.INIT=4'h1;
// @33:792
  CFG2 un90_readreq_4 (
	.A(RamBusAddress_i[6]),
	.B(Address_1),
	.Y(un90_readreq_4_Z)
);
defparam un90_readreq_4.INIT=4'h1;
// @33:789
  CFG2 un84_readreq_4 (
	.A(Address_3),
	.B(RamBusAddress_i[6]),
	.Y(un84_readreq_4_Z)
);
defparam un84_readreq_4.INIT=4'h1;
// @33:600
  CFG2 un32_readreq_1 (
	.A(Address_3),
	.B(RamBusAddress_i[5]),
	.Y(un32_readreq_1_Z)
);
defparam un32_readreq_1.INIT=4'h8;
// @33:584
  CFG2 un30_readreq_1 (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[6]),
	.Y(un30_readreq_1_Z)
);
defparam un30_readreq_1.INIT=4'h8;
// @33:579
  CFG2 un28_readreq_4 (
	.A(RamBusAddress_i[4]),
	.B(Address_7),
	.Y(un28_readreq_4_Z)
);
defparam un28_readreq_4.INIT=4'h1;
// @33:528
  CFG2 un18_readreq_1 (
	.A(Address_3),
	.B(RamBusAddress_i[6]),
	.Y(N_862_2)
);
defparam un18_readreq_1.INIT=4'h8;
// @33:528
  CFG2 un18_readreq_3 (
	.A(RamBusAddress_i[4]),
	.B(O),
	.Y(un18_readreq_3_Z)
);
defparam un18_readreq_3.INIT=4'h1;
// @33:523
  CFG2 un16_readreq_2 (
	.A(RamBusAddress_i[6]),
	.B(Address_0),
	.Y(un16_readreq_2_Z)
);
defparam un16_readreq_2.INIT=4'h2;
// @33:516
  CFG2 un14_readreq_1 (
	.A(RamBusAddress_i[6]),
	.B(O),
	.Y(un14_readreq_1_Z)
);
defparam un14_readreq_1.INIT=4'h8;
// @33:516
  CFG2 un14_readreq_4 (
	.A(RamBusAddress_i[5]),
	.B(Address_7),
	.Y(N_979_1)
);
defparam un14_readreq_4.INIT=4'h1;
// @33:497
  CFG2 un10_readreq_1 (
	.A(Address_3),
	.B(RamBusAddress_i[4]),
	.Y(un10_readreq_1_Z)
);
defparam un10_readreq_1.INIT=4'h8;
// @33:497
  CFG2 un10_readreq_3 (
	.A(O),
	.B(Address_1),
	.Y(un10_readreq_3_Z)
);
defparam un10_readreq_3.INIT=4'h1;
// @33:490
  CFG2 un8_readreq_1 (
	.A(RamBusAddress_i[4]),
	.B(O),
	.Y(un8_readreq_1_Z)
);
defparam un8_readreq_1.INIT=4'h8;
// @33:348
  CFG2 MonitorAdcReset_0_sqmuxa_5 (
	.A(Address_8),
	.B(Address_9),
	.Y(un4_readreq_5)
);
defparam MonitorAdcReset_0_sqmuxa_5.INIT=4'h1;
// @33:455
  CFG2 un161_readreq_i_x3 (
	.A(RamBusAddress_i[5]),
	.B(O),
	.Y(N_799_i)
);
defparam un161_readreq_i_x3.INIT=4'h6;
// @33:455
  CFG2 un161_readreq_i_a13_1_2 (
	.A(RamBusAddress_i[6]),
	.B(Address_7),
	.Y(N_1180_2)
);
defparam un161_readreq_i_a13_1_2.INIT=4'h2;
// @33:455
  CFG2 un161_readreq_i_a13_6_1 (
	.A(Address_3),
	.B(O),
	.Y(N_821_2)
);
defparam un161_readreq_i_a13_6_1.INIT=4'h2;
// @33:455
  CFG2 un161_readreq_i_a13_6_2 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[5]),
	.Y(N_981_1)
);
defparam un161_readreq_i_a13_6_2.INIT=4'h4;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a18_12_2[23]  (
	.A(Address_3),
	.B(Address_8),
	.Y(N_991_2)
);
defparam \un1_serialnumber_1_iv_i_a18_12_2[23] .INIT=4'h2;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a2_2_1[23]  (
	.A(RamBusAddress_i[4]),
	.B(O),
	.Y(N_997_1)
);
defparam \un1_serialnumber_1_iv_i_a2_2_1[23] .INIT=4'h2;
// @14:89
  CFG2 \DataOut_RNIB2NS[0]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[0]),
	.Y(Main_0_RamBusDataOut_m[0])
);
defparam \DataOut_RNIB2NS[0] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIC3NS[1]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[1]),
	.Y(Main_0_RamBusDataOut_m[1])
);
defparam \DataOut_RNIC3NS[1] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNID4NS[2]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[2]),
	.Y(Main_0_RamBusDataOut_m[2])
);
defparam \DataOut_RNID4NS[2] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIE5NS[3]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[3]),
	.Y(Main_0_RamBusDataOut_m[3])
);
defparam \DataOut_RNIE5NS[3] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIF6NS[4]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[4]),
	.Y(Main_0_RamBusDataOut_m[4])
);
defparam \DataOut_RNIF6NS[4] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIG7NS[5]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[5]),
	.Y(Main_0_RamBusDataOut_m[5])
);
defparam \DataOut_RNIG7NS[5] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIH8NS[6]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[6]),
	.Y(Main_0_RamBusDataOut_m[6])
);
defparam \DataOut_RNIH8NS[6] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNII9NS[7]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[7]),
	.Y(Main_0_RamBusDataOut_m[7])
);
defparam \DataOut_RNII9NS[7] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIJANS[8]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[8]),
	.Y(Main_0_RamBusDataOut_m[8])
);
defparam \DataOut_RNIJANS[8] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIKBNS[9]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[9]),
	.Y(Main_0_RamBusDataOut_m[9])
);
defparam \DataOut_RNIKBNS[9] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNISJOK[10]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[10]),
	.Y(Main_0_RamBusDataOut_m[10])
);
defparam \DataOut_RNISJOK[10] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNITKOK[11]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[11]),
	.Y(Main_0_RamBusDataOut_m[11])
);
defparam \DataOut_RNITKOK[11] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIULOK[12]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[12]),
	.Y(Main_0_RamBusDataOut_m[12])
);
defparam \DataOut_RNIULOK[12] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIVMOK[13]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[13]),
	.Y(Main_0_RamBusDataOut_m[13])
);
defparam \DataOut_RNIVMOK[13] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI0OOK[14]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[14]),
	.Y(Main_0_RamBusDataOut_m[14])
);
defparam \DataOut_RNI0OOK[14] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI1POK[15]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[15]),
	.Y(Main_0_RamBusDataOut_m[15])
);
defparam \DataOut_RNI1POK[15] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI2QOK[16]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[16]),
	.Y(Main_0_RamBusDataOut_m[16])
);
defparam \DataOut_RNI2QOK[16] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI3ROK[17]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[17]),
	.Y(Main_0_RamBusDataOut_m[17])
);
defparam \DataOut_RNI3ROK[17] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI4SOK[18]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[18]),
	.Y(Main_0_RamBusDataOut_m[18])
);
defparam \DataOut_RNI4SOK[18] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI5TOK[19]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[19]),
	.Y(Main_0_RamBusDataOut_m[19])
);
defparam \DataOut_RNI5TOK[19] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNITLPK[20]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[20]),
	.Y(Main_0_RamBusDataOut_m[20])
);
defparam \DataOut_RNITLPK[20] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIUMPK[21]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[21]),
	.Y(Main_0_RamBusDataOut_m[21])
);
defparam \DataOut_RNIUMPK[21] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIVNPK[22]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[22]),
	.Y(Main_0_RamBusDataOut_m[22])
);
defparam \DataOut_RNIVNPK[22] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI0PPK[23]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[23]),
	.Y(Main_0_RamBusDataOut_m[23])
);
defparam \DataOut_RNI0PPK[23] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI1QPK[24]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[24]),
	.Y(Main_0_RamBusDataOut_m[24])
);
defparam \DataOut_RNI1QPK[24] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI2RPK[25]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[25]),
	.Y(Main_0_RamBusDataOut_m[25])
);
defparam \DataOut_RNI2RPK[25] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI3SPK[26]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[26]),
	.Y(Main_0_RamBusDataOut_m[26])
);
defparam \DataOut_RNI3SPK[26] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI4TPK[27]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[27]),
	.Y(Main_0_RamBusDataOut_m[27])
);
defparam \DataOut_RNI4TPK[27] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI5UPK[28]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[28]),
	.Y(Main_0_RamBusDataOut_m[28])
);
defparam \DataOut_RNI5UPK[28] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI6VPK[29]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[29]),
	.Y(Main_0_RamBusDataOut_m[29])
);
defparam \DataOut_RNI6VPK[29] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIUNQK[30]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[30]),
	.Y(Main_0_RamBusDataOut_m[30])
);
defparam \DataOut_RNIUNQK[30] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIVOQK[31]  (
	.A(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[31]),
	.Y(Main_0_RamBusDataOut_m[31])
);
defparam \DataOut_RNIVOQK[31] .INIT=4'h8;
// @33:455
  CFG2 un161_readreq_i_a13_0_1 (
	.A(RamBusAddress_i[6]),
	.B(Address_8),
	.Y(N_1179_1)
);
defparam un161_readreq_i_a13_0_1.INIT=4'h8;
// @33:455
  CFG2 un161_readreq_i_a3_0_1 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[5]),
	.Y(N_1190_1)
);
defparam un161_readreq_i_a3_0_1.INIT=4'h8;
// @18:436
  CFG2 ResetSteps_i_RNIDTSH (
	.A(shot_i),
	.B(ResetSteps_i_1z),
	.Y(ResetSteps_i_RNIDTSH_1z)
);
defparam ResetSteps_i_RNIDTSH.INIT=4'h4;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a19_12_2[18]  (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[6]),
	.Y(N_865_2)
);
defparam \un1_serialnumber_1_iv_i_a19_12_2[18] .INIT=4'h2;
// @33:663
  CFG2 un46_readreq_1 (
	.A(Address_3),
	.B(Address_7),
	.Y(un46_readreq_1_Z)
);
defparam un46_readreq_1.INIT=4'h8;
// @33:798
  CFG2 un100_readreq_4 (
	.A(Address_3),
	.B(RamBusAddress_i[5]),
	.Y(N_855_1)
);
defparam un100_readreq_4.INIT=4'h1;
// @33:422
  CFG2 \un1_serialnumber_0_iv_i_4[29]  (
	.A(Address_0),
	.B(Address_1),
	.Y(N_796_8)
);
defparam \un1_serialnumber_0_iv_i_4[29] .INIT=4'hE;
// @33:793
  CFG2 un92_readreq_1 (
	.A(RamBusAddress_i[6]),
	.B(Address_7),
	.Y(un92_readreq_1_Z)
);
defparam un92_readreq_1.INIT=4'h8;
// @33:819
  CFG2 un140_readreq_1 (
	.A(RamBusAddress_i[5]),
	.B(Address_8),
	.Y(un140_readreq_1_Z)
);
defparam un140_readreq_1.INIT=4'h8;
// @33:422
  CFG2 \un1_serialnumber_0_iv_i_a15_8_1[29]  (
	.A(RamBusAddress_i[6]),
	.B(Address_7),
	.Y(N_820_2)
);
defparam \un1_serialnumber_0_iv_i_a15_8_1[29] .INIT=4'h4;
// @33:825
  CFG2 un152_readreq_4 (
	.A(RamBusAddress_i[6]),
	.B(O),
	.Y(N_1097_1)
);
defparam un152_readreq_4.INIT=4'h1;
// @33:468
  CFG4 un6_readreq_1 (
	.A(Address_8),
	.B(O),
	.C(Address_9),
	.D(Address_0),
	.Y(un6_readreq_1_Z)
);
defparam un6_readreq_1.INIT=16'h0004;
// @33:789
  CFG4 un84_readreq_0 (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[4]),
	.C(Address_0),
	.D(Address_7),
	.Y(un84_readreq_0_Z)
);
defparam un84_readreq_0.INIT=16'h0800;
// @33:815
  CFG4 un132_readreq_0 (
	.A(Address_1),
	.B(Address_0),
	.C(Address_8),
	.D(RamBusAddress_i[4]),
	.Y(un132_readreq_0_Z)
);
defparam un132_readreq_0.INIT=16'h1000;
// @33:780
  CFG4 un68_readreq_0 (
	.A(Address_1),
	.B(Address_0),
	.C(Address_7),
	.D(RamBusAddress_i[4]),
	.Y(un68_readreq_0_Z)
);
defparam un68_readreq_0.INIT=16'h1000;
// @33:806
  CFG4 un116_readreq_0 (
	.A(Address_7),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[5]),
	.D(RamBusAddress_i[4]),
	.Y(un116_readreq_0_Z)
);
defparam un116_readreq_0.INIT=16'h8000;
// @33:783
  CFG4 un74_readreq_0 (
	.A(Address_9),
	.B(Address_8),
	.C(Address_7),
	.D(RamBusAddress_i[4]),
	.Y(un74_readreq_0_Z)
);
defparam un74_readreq_0.INIT=16'h1000;
// @33:818
  CFG4 un138_readreq_0 (
	.A(Address_9),
	.B(Address_8),
	.C(Address_7),
	.D(RamBusAddress_i[4]),
	.Y(un138_readreq_0_Z)
);
defparam un138_readreq_0.INIT=16'h0400;
// @33:812
  CFG4 un128_readreq_0 (
	.A(Address_1),
	.B(Address_0),
	.C(Address_8),
	.D(Address_3),
	.Y(un128_readreq_0_Z)
);
defparam un128_readreq_0.INIT=16'h1000;
// @33:523
  CFG4 un16_readreq_0 (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[4]),
	.C(Address_1),
	.D(Address_7),
	.Y(un16_readreq_0_Z)
);
defparam un16_readreq_0.INIT=16'h0001;
// @33:607
  CFG4 un34_readreq_0 (
	.A(Address_7),
	.B(RamBusAddress_i[5]),
	.C(RamBusAddress_i[4]),
	.D(Address_3),
	.Y(un34_readreq_0_Z)
);
defparam un34_readreq_0.INIT=16'h0040;
// @33:663
  CFG4 un46_readreq_0 (
	.A(Address_1),
	.B(Address_0),
	.C(Address_7),
	.D(Address_3),
	.Y(un46_readreq_0_Z)
);
defparam un46_readreq_0.INIT=16'h1000;
// @33:628
  CFG3 un38_readreq_0 (
	.A(Address_3),
	.B(N_796_8),
	.C(Address_7),
	.Y(un38_readreq_0_Z)
);
defparam un38_readreq_0.INIT=8'h01;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a19_13_1[18]  (
	.A(PPSCounter[18]),
	.B(RamBusAddress_i[4]),
	.C(N_866_2),
	.Y(un1_serialnumber_1_iv_i_a19_13_1_Z[18])
);
defparam \un1_serialnumber_1_iv_i_a19_13_1[18] .INIT=8'h80;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a19_1_0[18]  (
	.A(N_873),
	.B(Address_3),
	.Y(un1_serialnumber_1_iv_i_a19_1_0_Z[18])
);
defparam \un1_serialnumber_1_iv_i_a19_1_0[18] .INIT=4'h4;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_1_0[23]  (
	.A(Address_8),
	.B(Uart2ClkDivider[7]),
	.C(RamBusAddress_i[5]),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_a18_1_0_Z[23])
);
defparam \un1_serialnumber_1_iv_i_a18_1_0[23] .INIT=16'h0504;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_1_0[27]  (
	.A(Address_8),
	.B(Uart3ClkDivider[3]),
	.C(RamBusAddress_i[5]),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_a18_1_0_Z[27])
);
defparam \un1_serialnumber_1_iv_i_a18_1_0[27] .INIT=16'h0504;
// @33:600
  CFG2 un32_readreq_0 (
	.A(un32_readreq_1_Z),
	.B(un4_readreq_5),
	.Y(un32_readreq_0_Z)
);
defparam un32_readreq_0.INIT=4'h8;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a14_3_0[31]  (
	.A(MotorCurrentStep[15]),
	.B(Address_3),
	.C(N_1189),
	.Y(un1_serialnumber_1_iv_i_a14_3_0_Z[31])
);
defparam \un1_serialnumber_1_iv_i_a14_3_0[31] .INIT=8'hE0;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a14_3_0[28]  (
	.A(MotorCurrentStep[12]),
	.B(Address_3),
	.C(N_1189),
	.Y(un1_serialnumber_1_iv_i_a14_3_0_Z[28])
);
defparam \un1_serialnumber_1_iv_i_a14_3_0[28] .INIT=8'hE0;
// @33:422
  CFG3 \un1_serialnumber_0_iv_i_a15_2_0_0[29]  (
	.A(N_1189),
	.B(Uart3ClkDivider[5]),
	.C(O),
	.Y(un1_serialnumber_0_iv_i_a15_2_0[29])
);
defparam \un1_serialnumber_0_iv_i_a15_2_0_0[29] .INIT=8'hA8;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a18_11_1[19]  (
	.A(N_821_2),
	.B(Uart0RxFifoCount[1]),
	.C(RamBusAddress_i[4]),
	.Y(un1_serialnumber_1_iv_i_a18_11_1_Z[19])
);
defparam \un1_serialnumber_1_iv_i_a18_11_1[19] .INIT=8'h08;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a18_11_1[21]  (
	.A(N_821_2),
	.B(Uart0RxFifoCount[3]),
	.C(RamBusAddress_i[4]),
	.Y(un1_serialnumber_1_iv_i_a18_11_1_Z[21])
);
defparam \un1_serialnumber_1_iv_i_a18_11_1[21] .INIT=8'h08;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a18_11_1[16]  (
	.A(N_821_2),
	.B(Uart0RxFifoCount[8]),
	.C(RamBusAddress_i[4]),
	.Y(un1_serialnumber_1_iv_i_a18_11_1_Z[16])
);
defparam \un1_serialnumber_1_iv_i_a18_11_1[16] .INIT=8'h08;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a19_11_1[18]  (
	.A(N_873),
	.B(Uart0RxFifoCount[0]),
	.C(O),
	.Y(un1_serialnumber_1_iv_i_a19_11_1_Z[18])
);
defparam \un1_serialnumber_1_iv_i_a19_11_1[18] .INIT=8'h08;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a19_8_1[18]  (
	.A(N_820_2),
	.B(UartGpsRxFifoCount[0]),
	.C(Address_3),
	.Y(un1_serialnumber_1_iv_i_a19_8_1_Z[18])
);
defparam \un1_serialnumber_1_iv_i_a19_8_1[18] .INIT=8'h08;
// @33:802
  CFG4 un108_readreq_2_0 (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(Address_0),
	.D(Address_7),
	.Y(un108_readreq_2_0_Z)
);
defparam un108_readreq_2_0.INIT=16'h0800;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a18_0_0[16]  (
	.A(Address_3),
	.B(N_1180_2),
	.C(RamBusAddress_i[4]),
	.Y(un1_serialnumber_1_iv_i_a18_0_0_Z[16])
);
defparam \un1_serialnumber_1_iv_i_a18_0_0[16] .INIT=8'h40;
// @33:551
  CFG4 un22_readreq_0 (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(Address_0),
	.D(Address_7),
	.Y(un22_readreq_0_Z)
);
defparam un22_readreq_0.INIT=16'h0002;
// @33:502
  CFG4 un12_readreq_0 (
	.A(Address_1),
	.B(Address_9),
	.C(Address_8),
	.D(Address_0),
	.Y(un12_readreq_0_Z)
);
defparam un12_readreq_0.INIT=16'h0001;
// @33:807
  CFG4 un118_readreq_0 (
	.A(Address_8),
	.B(Address_7),
	.C(Address_9),
	.D(Address_0),
	.Y(un66_readreq_0)
);
defparam un118_readreq_0.INIT=16'h0004;
// @33:810
  CFG4 un124_readreq_0 (
	.A(Address_8),
	.B(Address_7),
	.C(Address_9),
	.D(Address_0),
	.Y(un124_readreq_0_Z)
);
defparam un124_readreq_0.INIT=16'h0002;
// @33:612
  CFG4 un36_readreq_0 (
	.A(Address_1),
	.B(Address_0),
	.C(Address_7),
	.D(RamBusAddress_i[4]),
	.Y(un36_readreq_0_Z)
);
defparam un36_readreq_0.INIT=16'h0001;
// @33:822
  CFG4 un146_readreq_0 (
	.A(Address_9),
	.B(Address_8),
	.C(Address_7),
	.D(RamBusAddress_i[5]),
	.Y(un146_readreq_0_Z)
);
defparam un146_readreq_0.INIT=16'h0400;
// @33:572
  CFG4 un26_readreq_0 (
	.A(Address_1),
	.B(Address_0),
	.C(Address_7),
	.D(RamBusAddress_i[5]),
	.Y(un26_readreq_0_Z)
);
defparam un26_readreq_0.INIT=16'h0001;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a18_0_1[16]  (
	.A(N_811_1),
	.B(N_1189),
	.Y(un1_serialnumber_1_iv_i_a18_0_Z[16])
);
defparam \un1_serialnumber_1_iv_i_a18_0_1[16] .INIT=4'h8;
// @33:788
  CFG4 un82_readreq_1_0 (
	.A(Address_9),
	.B(Address_8),
	.C(Address_7),
	.D(RamBusAddress_i[5]),
	.Y(un82_readreq_1_0_Z)
);
defparam un82_readreq_1_0.INIT=16'h1000;
// @33:799
  CFG4 un102_readreq_2_0 (
	.A(Address_1),
	.B(Address_0),
	.C(Address_7),
	.D(RamBusAddress_i[6]),
	.Y(un92_readreq_1_0)
);
defparam un102_readreq_2_0.INIT=16'h1000;
// @33:802
  CFG4 un108_readreq_1 (
	.A(Address_9),
	.B(Address_8),
	.C(RamBusAddress_i[4]),
	.D(Address_3),
	.Y(un108_readreq_1_Z)
);
defparam un108_readreq_1.INIT=16'h0001;
// @33:804
  CFG4 un112_readreq_1 (
	.A(Address_8),
	.B(Address_9),
	.C(RamBusAddress_i[4]),
	.D(O),
	.Y(un18_readreq_1_Z)
);
defparam un112_readreq_1.INIT=16'h0001;
// @33:800
  CFG4 un104_readreq_1 (
	.A(Address_9),
	.B(Address_8),
	.C(Address_7),
	.D(RamBusAddress_i[6]),
	.Y(un104_readreq_1_Z)
);
defparam un104_readreq_1.INIT=16'h1000;
// @33:798
  CFG4 un100_readreq_1 (
	.A(Address_9),
	.B(Address_8),
	.C(RamBusAddress_i[5]),
	.D(Address_3),
	.Y(un100_readreq_1_Z)
);
defparam un100_readreq_1.INIT=16'h0001;
// @33:556
  CFG4 un24_readreq_1 (
	.A(Address_8),
	.B(Address_3),
	.C(Address_9),
	.D(Address_1),
	.Y(un24_readreq_1_Z)
);
defparam un24_readreq_1.INIT=16'h0001;
// @33:714
  CFG4 un58_readreq_1 (
	.A(Address_9),
	.B(Address_8),
	.C(Address_7),
	.D(RamBusAddress_i[6]),
	.Y(un58_readreq_1_Z)
);
defparam un58_readreq_1.INIT=16'h0001;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a18_3_0[16]  (
	.A(Address_3),
	.B(Uart3RxFifoCount[8]),
	.C(O),
	.Y(un1_serialnumber_1_iv_i_a18_3_0_Z[16])
);
defparam \un1_serialnumber_1_iv_i_a18_3_0[16] .INIT=8'h8A;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a20_3_0[25]  (
	.A(Address_3),
	.B(Uart3RxFifoCount[7]),
	.C(O),
	.Y(un1_serialnumber_1_iv_i_a20_3_0_Z[25])
);
defparam \un1_serialnumber_1_iv_i_a20_3_0[25] .INIT=8'h8A;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a18_3_0[21]  (
	.A(Address_3),
	.B(Uart3RxFifoCount[3]),
	.C(O),
	.Y(un1_serialnumber_1_iv_i_a18_3_0_Z[21])
);
defparam \un1_serialnumber_1_iv_i_a18_3_0[21] .INIT=8'h8A;
// @33:702
  CFG4 un54_readreq_2_0 (
	.A(Address_7),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[5]),
	.D(Address_3),
	.Y(un54_readreq_2_0_Z)
);
defparam un54_readreq_2_0.INIT=16'h0001;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_o18_3[16]  (
	.A(Address_3),
	.B(PPSCounter[16]),
	.C(RamBusAddress_i[6]),
	.Y(N_806)
);
defparam \un1_serialnumber_1_iv_i_o18_3[16] .INIT=8'hAE;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a2_1[18]  (
	.A(Address_8),
	.B(Address_7),
	.C(O),
	.Y(N_874)
);
defparam \un1_serialnumber_1_iv_i_a2_1[18] .INIT=8'h10;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_o18_3[21]  (
	.A(Address_3),
	.B(PPSCounter[21]),
	.C(RamBusAddress_i[6]),
	.Y(N_931)
);
defparam \un1_serialnumber_1_iv_i_o18_3[21] .INIT=8'hAE;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a2_5[23]  (
	.A(N_1180_2),
	.B(O),
	.Y(N_1001)
);
defparam \un1_serialnumber_1_iv_i_a2_5[23] .INIT=4'h2;
// @33:422
  CFG3 \un1_serialnumber_0_iv_i_o15_1[29]  (
	.A(Address_3),
	.B(PPSCounter[29]),
	.C(RamBusAddress_i[6]),
	.Y(N_1121)
);
defparam \un1_serialnumber_0_iv_i_o15_1[29] .INIT=8'hAE;
// @33:516
  CFG4 un14_readreq_2_0 (
	.A(Address_7),
	.B(RamBusAddress_i[5]),
	.C(RamBusAddress_i[4]),
	.D(Address_3),
	.Y(un14_readreq_2_0_Z)
);
defparam un14_readreq_2_0.INIT=16'h0001;
// @33:801
  CFG4 un106_readreq_1_0 (
	.A(RamBusAddress_i[4]),
	.B(Address_3),
	.C(O),
	.D(RamBusAddress_i[6]),
	.Y(un26_readreq_1_0)
);
defparam un106_readreq_1_0.INIT=16'h8000;
// @33:805
  CFG4 un114_readreq_1_0 (
	.A(RamBusAddress_i[5]),
	.B(Address_3),
	.C(O),
	.D(RamBusAddress_i[6]),
	.Y(un36_readreq_1_0)
);
defparam un114_readreq_1_0.INIT=16'h8000;
// @33:807
  CFG4 un118_readreq_1_0 (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[4]),
	.C(O),
	.D(RamBusAddress_i[6]),
	.Y(un38_readreq_1_0)
);
defparam un118_readreq_1_0.INIT=16'h8000;
// @33:808
  CFG4 un120_readreq_1_0 (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(RamBusAddress_i[4]),
	.D(Address_3),
	.Y(un42_readreq_1_0)
);
defparam un120_readreq_1_0.INIT=16'h8000;
// @33:808
  CFG4 un120_readreq_2_0 (
	.A(Address_1),
	.B(Address_0),
	.C(Address_7),
	.D(O),
	.Y(un44_readreq_1_0)
);
defparam un120_readreq_2_0.INIT=16'h0010;
// @33:809
  CFG4 un122_readreq_1_0 (
	.A(RamBusAddress_i[4]),
	.B(Address_3),
	.C(O),
	.D(RamBusAddress_i[5]),
	.Y(un12_readreq_1_0)
);
defparam un122_readreq_1_0.INIT=16'h8000;
// @33:821
  CFG4 un144_readreq_2_0 (
	.A(O),
	.B(Address_1),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[6]),
	.Y(un80_readreq_2_0)
);
defparam un144_readreq_2_0.INIT=16'h0001;
// @33:827
  CFG4 un156_readreq_2_0 (
	.A(RamBusAddress_i[4]),
	.B(Address_3),
	.C(O),
	.D(RamBusAddress_i[5]),
	.Y(un92_readreq_2_0)
);
defparam un156_readreq_2_0.INIT=16'h0001;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a19_10_2[18]  (
	.A(N_873),
	.B(N_1042),
	.Y(N_856_2)
);
defparam \un1_serialnumber_1_iv_i_a19_10_2[18] .INIT=4'h8;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a19_11_2[18]  (
	.A(N_1189),
	.B(Address_3),
	.Y(N_864_2)
);
defparam \un1_serialnumber_1_iv_i_a19_11_2[18] .INIT=4'h8;
// @33:455
  CFG4 un161_readreq_i_a13_0 (
	.A(Address_8),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[5]),
	.D(RamBusAddress_i[4]),
	.Y(N_1179)
);
defparam un161_readreq_i_a13_0.INIT=16'h8880;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a14_7[28]  (
	.A(RamBusAddress_i[6]),
	.B(Address_3),
	.C(Address_8),
	.D(O),
	.Y(N_1183)
);
defparam \un1_serialnumber_1_iv_i_a14_7[28] .INIT=16'h8000;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a2_3[16]  (
	.A(N_865_2),
	.B(Oe0_c),
	.C(RamBusAddress_i[4]),
	.Y(N_833)
);
defparam \un1_serialnumber_1_iv_i_a2_3[16] .INIT=8'hA8;
// @33:873
  CFG3 LedB_i_0_sqmuxa (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.C(shot_i),
	.Y(LedB_i_0_sqmuxa_Z)
);
defparam LedB_i_0_sqmuxa.INIT=8'h02;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a2_2[18]  (
	.A(N_865_2),
	.B(Oe2_c),
	.C(RamBusAddress_i[4]),
	.Y(N_875)
);
defparam \un1_serialnumber_1_iv_i_a2_2[18] .INIT=8'hA8;
// @33:810
  CFG4 un124_readreq_2_0 (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(RamBusAddress_i[4]),
	.D(Address_3),
	.Y(un44_readreq_2_0)
);
defparam un124_readreq_2_0.INIT=16'h0001;
// @33:784
  CFG4 un76_readreq_2_0 (
	.A(RamBusAddress_i[4]),
	.B(Address_3),
	.C(O),
	.D(RamBusAddress_i[6]),
	.Y(un76_readreq_2_0_Z)
);
defparam un76_readreq_2_0.INIT=16'h0001;
// @33:722
  CFG4 un60_readreq_2_0 (
	.A(Address_7),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(Address_3),
	.Y(un60_readreq_2_0_Z)
);
defparam un60_readreq_2_0.INIT=16'h0001;
// @33:845
  CFG3 ReadUartGps_5_f0 (
	.A(ReadUartGps_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUartGps_1_sqmuxa_Z),
	.Y(ReadUartGps_5)
);
defparam ReadUartGps_5_f0.INIT=8'h32;
// @33:845
  CFG3 ReadUart3_5_f0 (
	.A(ReadUart3_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart3_1_sqmuxa_Z),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h32;
// @33:845
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart2_1_sqmuxa_Z),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @33:845
  CFG3 ReadUart1_5_f0 (
	.A(ReadUart1_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart1_1_sqmuxa_Z),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h32;
// @33:845
  CFG3 ReadUart0_5_f0 (
	.A(ReadUart0_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart0_1_sqmuxa_Z),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h32;
// @33:845
  CFG3 ReadUartUsb_5_f0 (
	.A(ReadUartUsb_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUartUsb_1_sqmuxa_Z),
	.Y(ReadUartUsb_5)
);
defparam ReadUartUsb_5_f0.INIT=8'h32;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a20_2_0[25]  (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[4]),
	.C(PPSCount[25]),
	.D(RamBusAddress_i[6]),
	.Y(un1_serialnumber_1_iv_i_a20_2_0_Z[25])
);
defparam \un1_serialnumber_1_iv_i_a20_2_0[25] .INIT=16'h00D8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a20_1_0[25]  (
	.A(Uart1RxFifoCount[7]),
	.B(Uart3ClkDivider[1]),
	.C(RamBusAddress_i[5]),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_a20_1_0_Z[25])
);
defparam \un1_serialnumber_1_iv_i_a20_1_0[25] .INIT=16'h0A0C;
// @33:845
  CFG4 ReadAck_4_u (
	.A(LastReadReq_Z),
	.B(ReadAck_Z),
	.C(LastReadReq_1_sqmuxa_Z),
	.D(ReadReq),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h0A0C;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a2_4[16]  (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(PPSCount[16]),
	.D(Uart2ClkDivider[0]),
	.Y(N_834)
);
defparam \un1_serialnumber_1_iv_i_a2_4[16] .INIT=16'h3210;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a2_4[19]  (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(PPSCount[19]),
	.D(Uart2ClkDivider[3]),
	.Y(N_917)
);
defparam \un1_serialnumber_1_iv_i_a2_4[19] .INIT=16'h3210;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a2_4[21]  (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(PPSCount[21]),
	.D(Uart2ClkDivider[5]),
	.Y(N_959)
);
defparam \un1_serialnumber_1_iv_i_a2_4[21] .INIT=16'h3210;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a2_3[18]  (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(PPSCount[18]),
	.D(Uart2ClkDivider[2]),
	.Y(N_876)
);
defparam \un1_serialnumber_1_iv_i_a2_3[18] .INIT=16'h3210;
// @33:422
  CFG4 \DataOut_RNO_50[14]  (
	.A(PosDet5AOffStep[14]),
	.B(Address_1),
	.C(O),
	.D(un44_readreq_1_Z),
	.Y(PosDet5AOffStep_m_0[14])
);
defparam \DataOut_RNO_50[14] .INIT=16'h0200;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0_RNO[20]  (
	.A(Address_3),
	.B(un4_readreq_5),
	.C(Uart1RxFifoCount[2]),
	.D(Address_1),
	.Y(Uart1RxFifoCount_m_0[2])
);
defparam \un1_serialnumber_0_iv_0_RNO[20] .INIT=16'h0040;
// @33:422
  CFG4 \DataOut_RNO_56[14]  (
	.A(PosDetHomeBOnStep[14]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(N_796_8),
	.Y(PosDetHomeBOnStep_m_0[14])
);
defparam \DataOut_RNO_56[14] .INIT=16'h0002;
// @33:422
  CFG4 \DataOut_RNO_52[14]  (
	.A(PosDetB0OnStep[14]),
	.B(RamBusAddress_i[6]),
	.C(Address_3),
	.D(N_796_8),
	.Y(PosDetB0OnStep_m_0[14])
);
defparam \DataOut_RNO_52[14] .INIT=16'h0002;
// @33:460
  CFG4 un4_readreq_0 (
	.A(Address_7),
	.B(RamBusAddress_i[6]),
	.C(un4_readreq_5),
	.D(N_1175),
	.Y(un4_readreq_0_Z)
);
defparam un4_readreq_0.INIT=16'h0010;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3_RNO[24]  (
	.A(Address_9),
	.B(Uart2RxFifoCount[6]),
	.C(un30_readreq_1_Z),
	.D(Address_8),
	.Y(Uart2RxFifoCount_m_0[6])
);
defparam \un1_serialnumber_0_iv_3_RNO[24] .INIT=16'h0040;
// @33:422
  CFG4 \DataOut_RNO_43[14]  (
	.A(PosDet0AOffStep[14]),
	.B(RamBusAddress_i[5]),
	.C(Address_3),
	.D(un4_readreq_5),
	.Y(PosDet0AOffStep_m_0[14])
);
defparam \DataOut_RNO_43[14] .INIT=16'h0200;
// @33:544
  CFG4 un20_readreq_2 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[6]),
	.C(N_811_1),
	.D(N_796_8),
	.Y(un20_readreq_2_Z)
);
defparam un20_readreq_2.INIT=16'h0080;
// @33:422
  CFG4 \DataOut_RNO_57[14]  (
	.A(ClkDacReadback[14]),
	.B(Address_7),
	.C(RamBusAddress_i[6]),
	.D(un4_readreq_5),
	.Y(ClkDacReadback_m_0[14])
);
defparam \DataOut_RNO_57[14] .INIT=16'h0200;
// @33:422
  CFG4 \un1_serialnumber_0_iv_i_a15_1_2[29]  (
	.A(PPSCount[29]),
	.B(RamBusAddress_i[5]),
	.C(RamBusAddress_i[4]),
	.D(N_811_1),
	.Y(un1_serialnumber_0_iv_i_a15_1_2_Z[29])
);
defparam \un1_serialnumber_0_iv_i_a15_1_2[29] .INIT=16'hE000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_1_0[19]  (
	.A(N_914),
	.B(Address_3),
	.C(RamBusAddress_i[5]),
	.D(RamBusAddress_i[4]),
	.Y(un1_serialnumber_1_iv_i_a18_1_0_Z[19])
);
defparam \un1_serialnumber_1_iv_i_a18_1_0[19] .INIT=16'h0E00;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a14_1_0[31]  (
	.A(un14_readreq_1_Z),
	.B(N_1175),
	.C(Uart3ClkDivider[7]),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_a14_1_0_Z[31])
);
defparam \un1_serialnumber_1_iv_i_a14_1_0[31] .INIT=16'h2232;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a14_1_0[28]  (
	.A(un14_readreq_1_Z),
	.B(N_1175),
	.C(Uart3ClkDivider[4]),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_a14_1_0_Z[28])
);
defparam \un1_serialnumber_1_iv_i_a14_1_0[28] .INIT=16'h2232;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_0_0_0[23]  (
	.A(PPSCounter[23]),
	.B(RamBusAddress_i[6]),
	.C(Address_3),
	.D(un8_readreq_1_Z),
	.Y(un1_serialnumber_1_iv_i_a18_0_0_0_Z[23])
);
defparam \un1_serialnumber_1_iv_i_a18_0_0_0[23] .INIT=16'hF200;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_0_0[27]  (
	.A(PPSCounter[27]),
	.B(RamBusAddress_i[6]),
	.C(Address_3),
	.D(un8_readreq_1_Z),
	.Y(un1_serialnumber_1_iv_i_a18_0_0_Z[27])
);
defparam \un1_serialnumber_1_iv_i_a18_0_0[27] .INIT=16'hF200;
  CFG4 \DataOut_RNO_35[14]  (
	.A(Address_8),
	.B(Address_3),
	.C(un14_readreq_1_Z),
	.D(N_1179),
	.Y(un1_m3_0_a2_a_a_0_7)
);
defparam \DataOut_RNO_35[14] .INIT=16'h007F;
// @33:798
  CFG4 un100_readreq_2 (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[4]),
	.C(un44_readreq_1_Z),
	.D(un10_readreq_3_Z),
	.Y(un100_readreq_2_Z)
);
defparam un100_readreq_2.INIT=16'h8000;
// @33:714
  CFG4 un58_readreq_2 (
	.A(O),
	.B(RamBusAddress_i[5]),
	.C(N_796_8),
	.D(un10_readreq_1_Z),
	.Y(un58_readreq_2_Z)
);
defparam un58_readreq_2.INIT=16'h0100;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a19_2_1[18]  (
	.A(RamBusAddress_i[6]),
	.B(Uart1RxFifoCount[0]),
	.C(N_855_1),
	.D(RamBusAddress_i[4]),
	.Y(un1_serialnumber_1_iv_i_a19_2_1_Z[18])
);
defparam \un1_serialnumber_1_iv_i_a19_2_1[18] .INIT=16'h80A0;
// @33:455
  CFG4 un161_readreq_i_a13_5 (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[4]),
	.C(N_1189),
	.D(N_1183_1),
	.Y(N_1184)
);
defparam un161_readreq_i_a13_5.INIT=16'h4000;
// @33:455
  CFG4 un161_readreq_i_a13_2 (
	.A(N_799_i),
	.B(Address_3),
	.C(N_1100_1),
	.D(N_1189),
	.Y(N_1181)
);
defparam un161_readreq_i_a13_2.INIT=16'h4000;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_12[25]  (
	.A(N_838_9),
	.B(N_1182),
	.C(N_1183),
	.Y(N_1003_12)
);
defparam \un1_serialnumber_1_iv_i_12[25] .INIT=8'hFE;
// @33:455
  CFG4 un161_readreq_i_a13_6 (
	.A(O),
	.B(Address_3),
	.C(N_981_1),
	.D(N_1180_2),
	.Y(N_1185)
);
defparam un161_readreq_i_a13_6.INIT=16'h4000;
// @33:422
  CFG4 \un1_serialnumber_0_iv_i_a15_3[29]  (
	.A(O),
	.B(RamBusAddress_i[5]),
	.C(RamBusAddress_i[4]),
	.D(N_1189),
	.Y(N_1096_3)
);
defparam \un1_serialnumber_0_iv_i_a15_3[29] .INIT=16'h2000;
// @33:422
  CFG4 \un1_serialnumber_0_iv_i_a15_2[29]  (
	.A(RamBusAddress_i[6]),
	.B(Address_3),
	.C(un1_serialnumber_0_iv_i_a15_2_0[29]),
	.D(N_1175),
	.Y(N_1127)
);
defparam \un1_serialnumber_0_iv_i_a15_2[29] .INIT=16'h0020;
// @33:422
  CFG4 \un1_serialnumber_0_iv_i_a15_9[29]  (
	.A(MotorCurrentStep[13]),
	.B(N_1189),
	.C(N_1100_1),
	.D(un28_readreq_1_Z),
	.Y(N_1134)
);
defparam \un1_serialnumber_0_iv_i_a15_9[29] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a2_2[27]  (
	.A(PPSCount[27]),
	.B(RamBusAddress_i[5]),
	.C(Address_3),
	.D(N_997_1),
	.Y(N_1078)
);
defparam \un1_serialnumber_1_iv_i_a2_2[27] .INIT=16'h0E00;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_2[27]  (
	.A(N_981_1),
	.B(N_1001),
	.C(Uart2RxFifoCount[9]),
	.D(Address_3),
	.Y(N_1062)
);
defparam \un1_serialnumber_1_iv_i_a18_2[27] .INIT=16'h8880;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_8[27]  (
	.A(N_820_2),
	.B(N_1175),
	.C(UartGpsRxFifoCount[9]),
	.D(Address_3),
	.Y(N_1068)
);
defparam \un1_serialnumber_1_iv_i_a18_8[27] .INIT=16'h0020;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_9[27]  (
	.A(N_981_1),
	.B(N_1180_2),
	.C(Uart3RxFifoCount[9]),
	.D(Address_3),
	.Y(N_1069)
);
defparam \un1_serialnumber_1_iv_i_a18_9[27] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_12[27]  (
	.A(N_991_2),
	.B(N_1001),
	.C(Uart0RxFifoCount[9]),
	.D(RamBusAddress_i[4]),
	.Y(N_1072)
);
defparam \un1_serialnumber_1_iv_i_a18_12[27] .INIT=16'h0080;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a20_9[25]  (
	.A(N_1042),
	.B(N_862_2),
	.C(UartUsbRxFifoCount[7]),
	.D(O),
	.Y(N_1026)
);
defparam \un1_serialnumber_1_iv_i_a20_9[25] .INIT=16'h0080;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a20_12[25]  (
	.A(N_873),
	.B(N_864_2),
	.C(Uart0RxFifoCount[7]),
	.D(O),
	.Y(N_1029)
);
defparam \un1_serialnumber_1_iv_i_a20_12[25] .INIT=16'h0080;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_12[23]  (
	.A(N_991_2),
	.B(N_1001),
	.C(Uart0RxFifoCount[5]),
	.D(RamBusAddress_i[4]),
	.Y(N_991)
);
defparam \un1_serialnumber_1_iv_i_a18_12[23] .INIT=16'h0080;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a2_2[23]  (
	.A(PPSCount[23]),
	.B(RamBusAddress_i[5]),
	.C(Address_3),
	.D(N_997_1),
	.Y(N_997)
);
defparam \un1_serialnumber_1_iv_i_a2_2[23] .INIT=16'h0E00;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_2[23]  (
	.A(N_981_1),
	.B(N_1001),
	.C(Uart2RxFifoCount[5]),
	.D(Address_3),
	.Y(N_981)
);
defparam \un1_serialnumber_1_iv_i_a18_2[23] .INIT=16'h8880;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_8[23]  (
	.A(N_820_2),
	.B(N_1175),
	.C(UartGpsRxFifoCount[5]),
	.D(Address_3),
	.Y(N_987)
);
defparam \un1_serialnumber_1_iv_i_a18_8[23] .INIT=16'h0020;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_9[23]  (
	.A(N_981_1),
	.B(N_1180_2),
	.C(Uart3RxFifoCount[5]),
	.D(Address_3),
	.Y(N_988)
);
defparam \un1_serialnumber_1_iv_i_a18_9[23] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_8[21]  (
	.A(N_820_2),
	.B(N_1175),
	.C(UartGpsRxFifoCount[3]),
	.D(Address_3),
	.Y(N_945)
);
defparam \un1_serialnumber_1_iv_i_a18_8[21] .INIT=16'h0020;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_9[21]  (
	.A(N_1180_2),
	.B(N_821_2),
	.C(UartUsbRxFifoCount[3]),
	.D(RamBusAddress_i[5]),
	.Y(N_946)
);
defparam \un1_serialnumber_1_iv_i_a18_9[21] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_8[19]  (
	.A(N_820_2),
	.B(N_1175),
	.C(UartGpsRxFifoCount[1]),
	.D(Address_3),
	.Y(N_903)
);
defparam \un1_serialnumber_1_iv_i_a18_8[19] .INIT=16'h0020;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_8[16]  (
	.A(N_820_2),
	.B(N_1175),
	.C(UartGpsRxFifoCount[8]),
	.D(Address_3),
	.Y(N_820)
);
defparam \un1_serialnumber_1_iv_i_a18_8[16] .INIT=16'h0020;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a2_3[27]  (
	.A(MotorCurrentStep[11]),
	.B(RamBusAddress_i[4]),
	.C(Address_3),
	.D(un28_readreq_1_Z),
	.Y(N_1079)
);
defparam \un1_serialnumber_1_iv_i_a2_3[27] .INIT=16'h3200;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_11[27]  (
	.A(N_1180_2),
	.B(un8_readreq_1_Z),
	.C(Uart1RxFifoCount[9]),
	.D(Address_3),
	.Y(N_1071)
);
defparam \un1_serialnumber_1_iv_i_a18_11[27] .INIT=16'h0080;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a2_3[23]  (
	.A(MotorCurrentStep[7]),
	.B(RamBusAddress_i[4]),
	.C(Address_3),
	.D(un28_readreq_1_Z),
	.Y(N_998)
);
defparam \un1_serialnumber_1_iv_i_a2_3[23] .INIT=16'h3200;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_4[23]  (
	.A(Address_3),
	.B(RamBusAddress_i[4]),
	.C(N_1180_2),
	.D(N_799_i),
	.Y(N_983)
);
defparam \un1_serialnumber_1_iv_i_a18_4[23] .INIT=16'h0040;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_11[23]  (
	.A(N_1180_2),
	.B(un8_readreq_1_Z),
	.C(Uart1RxFifoCount[5]),
	.D(Address_3),
	.Y(N_990)
);
defparam \un1_serialnumber_1_iv_i_a18_11[23] .INIT=16'h0080;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a14_0[28]  (
	.A(N_1097_1),
	.B(N_1175),
	.C(Address_8),
	.D(un46_readreq_1_Z),
	.Y(N_1097)
);
defparam \un1_serialnumber_1_iv_i_a14_0[28] .INIT=16'h0002;
// @33:422
  CFG3 \un1_serialnumber_0_iv_i_1[29]  (
	.A(N_796_8),
	.B(Address_9),
	.C(N_1182),
	.Y(un1_serialnumber_0_iv_i_1_Z[29])
);
defparam \un1_serialnumber_0_iv_i_1[29] .INIT=8'hFE;
// @33:497
  CFG4 un10_readreq_2 (
	.A(RamBusAddress_i[5]),
	.B(Address_0),
	.C(un4_readreq_5),
	.D(un10_readreq_3_Z),
	.Y(un10_readreq_2_Z)
);
defparam un10_readreq_2.INIT=16'h2000;
// @33:803
  CFG4 un110_readreq_2 (
	.A(RamBusAddress_i[5]),
	.B(O),
	.C(N_796_8),
	.D(un92_readreq_1_Z),
	.Y(un110_readreq_2_Z)
);
defparam un110_readreq_2.INIT=16'h0800;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a20_11[25]  (
	.A(Address_3),
	.B(RamBusAddress_i[6]),
	.C(N_1175),
	.D(N_874),
	.Y(N_1028)
);
defparam \un1_serialnumber_1_iv_i_a20_11[25] .INIT=16'h0400;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_0[16]  (
	.A(N_799_i),
	.B(un1_serialnumber_1_iv_i_a18_0_0_Z[16]),
	.C(Uart1RxFifoCount[8]),
	.D(O),
	.Y(N_812)
);
defparam \un1_serialnumber_1_iv_i_a18_0[16] .INIT=16'hC444;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_0[19]  (
	.A(N_799_i),
	.B(un1_serialnumber_1_iv_i_a18_0_0_Z[16]),
	.C(Uart1RxFifoCount[1]),
	.D(O),
	.Y(N_895)
);
defparam \un1_serialnumber_1_iv_i_a18_0[19] .INIT=16'hC444;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_0[21]  (
	.A(N_799_i),
	.B(un1_serialnumber_1_iv_i_a18_0_0_Z[16]),
	.C(Uart1RxFifoCount[3]),
	.D(O),
	.Y(N_937)
);
defparam \un1_serialnumber_1_iv_i_a18_0[21] .INIT=16'hC444;
// @33:791
  CFG4 un88_readreq_1 (
	.A(RamBusAddress_i[4]),
	.B(Address_3),
	.C(un76_readreq_1_Z),
	.D(un4_readreq_5),
	.Y(un88_readreq_1_Z)
);
defparam un88_readreq_1.INIT=16'h8000;
// @33:788
  CFG4 un82_readreq_1 (
	.A(Address_3),
	.B(O),
	.C(un4_readreq_5),
	.D(un76_readreq_1_Z),
	.Y(un82_readreq_1_Z)
);
defparam un82_readreq_1.INIT=16'h8000;
// @33:797
  CFG4 un98_readreq_2 (
	.A(Address_3),
	.B(O),
	.C(N_796_8),
	.D(un92_readreq_1_Z),
	.Y(un98_readreq_2_Z)
);
defparam un98_readreq_2.INIT=16'h0800;
// @33:762
  CFG4 un64_readreq_2 (
	.A(Address_3),
	.B(RamBusAddress_i[5]),
	.C(un4_readreq_5),
	.D(N_796_8),
	.Y(un64_readreq_2_Z)
);
defparam un64_readreq_2.INIT=16'h0080;
// @33:808
  CFG4 un120_readreq_0 (
	.A(RamBusAddress_i[4]),
	.B(Address_3),
	.C(un30_readreq_1_Z),
	.D(un4_readreq_5),
	.Y(un120_readreq_0_Z)
);
defparam un120_readreq_0.INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_5_tz[18]  (
	.A(Uart2RxFifoCount[0]),
	.B(Uart3RxFifoCount[0]),
	.C(Address_3),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_5_tz_Z[18])
);
defparam \un1_serialnumber_1_iv_i_5_tz[18] .INIT=16'hC0FA;
  CFG4 \un1_serialnumber_1_iv_i_2_RNO[19]  (
	.A(Uart2RxFifoCount[1]),
	.B(Uart3RxFifoCount[1]),
	.C(Address_3),
	.D(O),
	.Y(N_1390_tz)
);
defparam \un1_serialnumber_1_iv_i_2_RNO[19] .INIT=16'hC0FA;
// @33:455
  CFG4 un161_readreq_i_o13_0 (
	.A(Address_8),
	.B(Address_7),
	.C(RamBusAddress_i[5]),
	.D(RamBusAddress_i[4]),
	.Y(N_1177)
);
defparam un161_readreq_i_o13_0.INIT=16'h100C;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_4[25]  (
	.A(N_1179),
	.B(Address_1),
	.Y(N_1003_4)
);
defparam \un1_serialnumber_1_iv_i_4[25] .INIT=4'hE;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_a14_2_4[28]  (
	.A(N_811_1),
	.B(RamBusAddress_i[4]),
	.C(N_1189),
	.Y(N_1099_4)
);
defparam \un1_serialnumber_1_iv_i_a14_2_4[28] .INIT=8'h80;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a18_4_2[16]  (
	.A(N_874),
	.B(N_981_1),
	.Y(N_816_2)
);
defparam \un1_serialnumber_1_iv_i_a18_4_2[16] .INIT=4'h8;
// @33:422
  CFG3 MonitorAdcReset_5_iv_i (
	.A(MonitorAdcReset_1z),
	.B(LastWriteReq_1_sqmuxa_Z),
	.C(MonitorAdcReset_0_sqmuxa_Z),
	.Y(MonitorAdcReset_5_iv_i_Z)
);
defparam MonitorAdcReset_5_iv_i.INIT=8'h32;
// @33:422
  CFG3 LastReadReq_RNI5D7Q (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.C(shot_i),
	.Y(un1_rst_1_i)
);
defparam LastReadReq_RNI5D7Q.INIT=8'h02;
// @11:225
  CFG3 WriteAck_RNINCNP (
	.A(WriteAck_Z),
	.B(ReadAck_Z),
	.C(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.Y(Main_0_RamBusAck_i_m_i)
);
defparam WriteAck_RNINCNP.INIT=8'hEF;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a20_1[25]  (
	.A(RamBusAddress_i[6]),
	.B(Address_3),
	.C(un1_serialnumber_1_iv_i_a20_1_0_Z[25]),
	.D(N_1189),
	.Y(N_1018)
);
defparam \un1_serialnumber_1_iv_i_a20_1[25] .INIT=16'h2000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_o18_5[19]  (
	.A(N_917),
	.B(N_865_2),
	.C(Oe3_c),
	.D(RamBusAddress_i[4]),
	.Y(N_891)
);
defparam \un1_serialnumber_1_iv_i_o18_5[19] .INIT=16'hEEEA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_o18_5[21]  (
	.A(N_959),
	.B(N_865_2),
	.C(Ux2SelJmp_i_Z),
	.D(RamBusAddress_i[4]),
	.Y(N_933)
);
defparam \un1_serialnumber_1_iv_i_o18_5[21] .INIT=16'hEEEA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1_0[25]  (
	.A(N_1175),
	.B(N_1029),
	.C(un1_serialnumber_1_iv_i_a20_8_0_Z[25]),
	.D(N_820_2),
	.Y(un1_serialnumber_1_iv_i_1_Z[25])
);
defparam \un1_serialnumber_1_iv_i_1_0[25] .INIT=16'hDCCC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_3[18]  (
	.A(un1_serialnumber_1_iv_i_a19_9_0_Z[18]),
	.B(N_1042),
	.C(N_1183),
	.D(N_862_2),
	.Y(un1_serialnumber_1_iv_i_3_Z[18])
);
defparam \un1_serialnumber_1_iv_i_3[18] .INIT=16'hF8F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_2[18]  (
	.A(N_838_9),
	.B(Address_1),
	.C(N_1179),
	.D(N_1182),
	.Y(un1_serialnumber_1_iv_i_2_Z[18])
);
defparam \un1_serialnumber_1_iv_i_2[18] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1[19]  (
	.A(N_1189),
	.B(RamBusAddress_i[6]),
	.C(N_895),
	.D(un1_serialnumber_1_iv_i_a18_11_1_Z[19]),
	.Y(un1_serialnumber_1_iv_i_1_Z[19])
);
defparam \un1_serialnumber_1_iv_i_1[19] .INIT=16'hF8F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_0[19]  (
	.A(N_1180_2),
	.B(un1_serialnumber_1_iv_i_a18_9_0_Z[19]),
	.C(N_903),
	.D(N_821_2),
	.Y(un1_serialnumber_1_iv_i_0_Z[19])
);
defparam \un1_serialnumber_1_iv_i_0[19] .INIT=16'hF8F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1[21]  (
	.A(N_1189),
	.B(RamBusAddress_i[6]),
	.C(N_937),
	.D(un1_serialnumber_1_iv_i_a18_11_1_Z[21]),
	.Y(un1_serialnumber_1_iv_i_1_Z[21])
);
defparam \un1_serialnumber_1_iv_i_1[21] .INIT=16'hF8F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1[16]  (
	.A(N_1189),
	.B(RamBusAddress_i[6]),
	.C(N_812),
	.D(un1_serialnumber_1_iv_i_a18_11_1_Z[16]),
	.Y(un1_serialnumber_1_iv_i_1_Z[16])
);
defparam \un1_serialnumber_1_iv_i_1[16] .INIT=16'hF8F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_0[16]  (
	.A(un1_serialnumber_1_iv_i_a18_9_0_Z[16]),
	.B(N_1180_2),
	.C(N_821_2),
	.D(N_820),
	.Y(un1_serialnumber_1_iv_i_0_Z[16])
);
defparam \un1_serialnumber_1_iv_i_0[16] .INIT=16'hFF80;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_0[31]  (
	.A(un28_readreq_1_Z),
	.B(N_1100_1),
	.C(N_1003_4),
	.D(un1_serialnumber_1_iv_i_a14_3_0_Z[31]),
	.Y(un1_serialnumber_1_iv_i_0_Z[31])
);
defparam \un1_serialnumber_1_iv_i_0[31] .INIT=16'hF8F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_0[28]  (
	.A(un28_readreq_1_Z),
	.B(N_1100_1),
	.C(N_1003_4),
	.D(un1_serialnumber_1_iv_i_a14_3_0_Z[28]),
	.Y(un1_serialnumber_1_iv_i_0_Z[28])
);
defparam \un1_serialnumber_1_iv_i_0[28] .INIT=16'hF8F0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_i_0[29]  (
	.A(N_1183),
	.B(N_820_2),
	.C(N_811_1),
	.D(N_1175),
	.Y(un1_serialnumber_0_iv_i_0_Z[29])
);
defparam \un1_serialnumber_0_iv_i_0[29] .INIT=16'hAAEA;
// @33:422
  CFG4 \DataOut_RNO_54[14]  (
	.A(un18_readreq_1_Z),
	.B(PosDet3AOffStep[14]),
	.C(un32_readreq_1_Z),
	.D(un92_readreq_1_0),
	.Y(PosDet3AOffStep_m[14])
);
defparam \DataOut_RNO_54[14] .INIT=16'h8000;
// @33:422
  CFG4 \DataOut_RNO_32[14]  (
	.A(un10_readreq_3_Z),
	.B(un108_readreq_1_Z),
	.C(PosDet2AOffStep[14]),
	.D(un108_readreq_2_0_Z),
	.Y(PosDet2AOffStep_m[14])
);
defparam \DataOut_RNO_32[14] .INIT=16'h8000;
// @33:422
  CFG3 \DataOut_RNO_22[14]  (
	.A(un58_readreq_2_Z),
	.B(PosDet1AOffStep[14]),
	.C(un104_readreq_1_Z),
	.Y(PosDet1AOffStep_m[14])
);
defparam \DataOut_RNO_22[14] .INIT=8'h80;
// @33:422
  CFG4 \DataOut_RNO_49[14]  (
	.A(PosDet1AOnStep[14]),
	.B(un8_readreq_1_Z),
	.C(un92_readreq_1_0),
	.D(un100_readreq_1_Z),
	.Y(PosDet1AOnStep_m[14])
);
defparam \DataOut_RNO_49[14] .INIT=16'h8000;
// @33:696
  CFG4 un52_readreq (
	.A(N_1175),
	.B(N_1183_1),
	.C(un12_readreq_0_Z),
	.D(N_978_1),
	.Y(un52_readreq_Z)
);
defparam un52_readreq.INIT=16'h4000;
// @33:640
  CFG4 un42_readreq (
	.A(N_796_8),
	.B(un42_readreq_0_Z),
	.C(un42_readreq_1_0),
	.D(un4_readreq_5),
	.Y(un42_readreq_Z)
);
defparam un42_readreq.INIT=16'h4000;
// @33:635
  CFG4 un40_readreq (
	.A(un40_readreq_0_Z),
	.B(un16_readreq_2_Z),
	.C(un12_readreq_1_0),
	.D(un4_readreq_5),
	.Y(un40_readreq_Z)
);
defparam un40_readreq.INIT=16'h8000;
// @33:612
  CFG4 un36_readreq (
	.A(un36_readreq_0_Z),
	.B(un30_readreq_1_Z),
	.C(N_1183_1),
	.D(un4_readreq_5),
	.Y(un36_readreq_Z)
);
defparam un36_readreq.INIT=16'h8000;
// @33:829
  CFG4 un160_readreq (
	.A(un124_readreq_0_Z),
	.B(un10_readreq_3_Z),
	.C(N_1175),
	.D(N_862_2),
	.Y(un160_readreq_Z)
);
defparam un160_readreq.INIT=16'h0800;
// @33:828
  CFG4 un158_readreq (
	.A(un14_readreq_1_Z),
	.B(un124_readreq_0_Z),
	.C(N_1175),
	.D(un6_readreq_2_Z),
	.Y(un158_readreq_Z)
);
defparam un158_readreq.INIT=16'h0800;
// @33:827
  CFG4 un156_readreq (
	.A(un124_readreq_5_Z),
	.B(N_1179_1),
	.C(N_796_8),
	.D(un92_readreq_2_0),
	.Y(un156_readreq_Z)
);
defparam un156_readreq.INIT=16'h0800;
// @33:826
  CFG4 un154_readreq (
	.A(un124_readreq_5_Z),
	.B(un12_readreq_1_0),
	.C(un124_readreq_1_Z),
	.D(un90_readreq_4_Z),
	.Y(un154_readreq_Z)
);
defparam un154_readreq.INIT=16'h8000;
// @33:825
  CFG4 un152_readreq (
	.A(N_1097_1),
	.B(N_796_8),
	.C(un146_readreq_0_Z),
	.D(un10_readreq_1_Z),
	.Y(un152_readreq_Z)
);
defparam un152_readreq.INIT=16'h2000;
// @33:823
  CFG4 un148_readreq (
	.A(un10_readreq_3_Z),
	.B(un84_readreq_4_Z),
	.C(N_1190_1),
	.D(un124_readreq_0_Z),
	.Y(un148_readreq_Z)
);
defparam un148_readreq.INIT=16'h8000;
// @33:822
  CFG4 un146_readreq (
	.A(N_1100_1),
	.B(N_1183_1),
	.C(N_796_8),
	.D(un146_readreq_0_Z),
	.Y(un146_readreq_Z)
);
defparam un146_readreq.INIT=16'h0800;
// @33:821
  CFG4 un144_readreq (
	.A(un10_readreq_3_Z),
	.B(un32_readreq_1_Z),
	.C(un124_readreq_0_Z),
	.D(N_1100_1),
	.Y(un144_readreq_Z)
);
defparam un144_readreq.INIT=16'h8000;
// @33:820
  CFG4 un142_readreq (
	.A(un28_readreq_1_Z),
	.B(un6_readreq_2_Z),
	.C(un124_readreq_0_Z),
	.D(N_1100_1),
	.Y(un142_readreq_Z)
);
defparam un142_readreq.INIT=16'h8000;
// @33:818
  CFG4 un138_readreq (
	.A(N_866_2),
	.B(N_1183_1),
	.C(un138_readreq_0_Z),
	.D(N_796_8),
	.Y(un138_readreq_Z)
);
defparam un138_readreq.INIT=16'h0080;
// @33:817
  CFG4 un136_readreq (
	.A(un10_readreq_3_Z),
	.B(un124_readreq_0_Z),
	.C(un10_readreq_1_Z),
	.D(N_866_2),
	.Y(un136_readreq_Z)
);
defparam un136_readreq.INIT=16'h8000;
// @33:816
  CFG4 un134_readreq (
	.A(un8_readreq_1_Z),
	.B(un6_readreq_2_Z),
	.C(un124_readreq_0_Z),
	.D(N_866_2),
	.Y(un134_readreq_Z)
);
defparam un134_readreq.INIT=16'h8000;
// @33:815
  CFG4 un132_readreq (
	.A(un132_readreq_0_Z),
	.B(un124_readreq_5_Z),
	.C(N_866_2),
	.D(N_811_1),
	.Y(un132_readreq_Z)
);
defparam un132_readreq.INIT=16'h8000;
// @33:814
  CFG4 un130_readreq (
	.A(un16_readreq_3),
	.B(un124_readreq_0_Z),
	.C(N_866_2),
	.D(N_1183_1),
	.Y(un130_readreq_Z)
);
defparam un130_readreq.INIT=16'h8000;
// @33:812
  CFG4 un128_readreq (
	.A(un128_readreq_0_Z),
	.B(un124_readreq_5_Z),
	.C(N_866_2),
	.D(un18_readreq_3_Z),
	.Y(un128_readreq_Z)
);
defparam un128_readreq.INIT=16'h8000;
// @33:811
  CFG4 un126_readreq (
	.A(un124_readreq_5_Z),
	.B(un126_readreq_0_Z),
	.C(un44_readreq_2_0),
	.D(N_796_8),
	.Y(un126_readreq_Z)
);
defparam un126_readreq.INIT=16'h0080;
// @33:810
  CFG3 un124_readreq (
	.A(un44_readreq_2_0),
	.B(un124_readreq_0_Z),
	.C(un10_readreq_3_Z),
	.Y(un124_readreq_Z)
);
defparam un124_readreq.INIT=8'h80;
// @33:807
  CFG4 un118_readreq (
	.A(un38_readreq_1_0),
	.B(un44_readreq_1_Z),
	.C(un4_readreq_5),
	.D(un6_readreq_2_Z),
	.Y(un118_readreq_Z)
);
defparam un118_readreq.INIT=16'h8000;
// @33:805
  CFG4 un114_readreq (
	.A(un44_readreq_1_Z),
	.B(un16_readreq_3),
	.C(un36_readreq_1_0),
	.D(un4_readreq_5),
	.Y(un114_readreq_Z)
);
defparam un114_readreq.INIT=16'h8000;
// @33:801
  CFG4 un106_readreq (
	.A(un106_readreq_0_Z),
	.B(un44_readreq_1_Z),
	.C(un26_readreq_1_0),
	.D(un4_readreq_5),
	.Y(un106_readreq_Z)
);
defparam un106_readreq.INIT=16'h8000;
// @33:795
  CFG4 un96_readreq (
	.A(un66_readreq_0),
	.B(un10_readreq_3_Z),
	.C(N_1175),
	.D(N_862_2),
	.Y(un96_readreq_Z)
);
defparam un96_readreq.INIT=16'h0800;
// @33:794
  CFG4 un94_readreq (
	.A(un14_readreq_1_Z),
	.B(un66_readreq_0),
	.C(un6_readreq_2_Z),
	.D(N_1175),
	.Y(un94_readreq_Z)
);
defparam un94_readreq.INIT=16'h0080;
// @33:792
  CFG4 un90_readreq (
	.A(un90_readreq_4_Z),
	.B(un44_readreq_1_Z),
	.C(un12_readreq_1_0),
	.D(un4_readreq_5),
	.Y(un90_readreq_Z)
);
defparam un90_readreq.INIT=16'h8000;
// @33:789
  CFG4 un84_readreq (
	.A(un84_readreq_4_Z),
	.B(un4_readreq_5),
	.C(un84_readreq_0_Z),
	.D(un10_readreq_3_Z),
	.Y(un84_readreq_Z)
);
defparam un84_readreq.INIT=16'h8000;
// @33:786
  CFG4 un80_readreq (
	.A(un44_readreq_1_Z),
	.B(un80_readreq_2_0),
	.C(un4_readreq_5),
	.D(un32_readreq_1_Z),
	.Y(un80_readreq_Z)
);
defparam un80_readreq.INIT=16'h8000;
// @33:785
  CFG4 un78_readreq (
	.A(un28_readreq_1_Z),
	.B(un6_readreq_2_Z),
	.C(un66_readreq_0),
	.D(N_1100_1),
	.Y(un78_readreq_Z)
);
defparam un78_readreq.INIT=16'h8000;
// @33:781
  CFG4 un70_readreq (
	.A(un8_readreq_1_Z),
	.B(un6_readreq_2_Z),
	.C(un66_readreq_0),
	.D(N_866_2),
	.Y(un70_readreq_Z)
);
defparam un70_readreq.INIT=16'h8000;
// @33:780
  CFG4 un68_readreq (
	.A(un68_readreq_0_Z),
	.B(N_866_2),
	.C(un4_readreq_5),
	.D(N_811_1),
	.Y(un68_readreq_Z)
);
defparam un68_readreq.INIT=16'h8000;
// @33:779
  CFG4 un66_readreq (
	.A(un16_readreq_3),
	.B(un66_readreq_0),
	.C(N_1183_1),
	.D(N_866_2),
	.Y(un66_readreq_Z)
);
defparam un66_readreq.INIT=16'h8000;
// @33:722
  CFG4 un60_readreq (
	.A(N_796_8),
	.B(un28_readreq_1_Z),
	.C(un4_readreq_5),
	.D(un60_readreq_2_0_Z),
	.Y(un60_readreq_Z)
);
defparam un60_readreq.INIT=16'h4000;
// @33:708
  CFG4 un56_readreq (
	.A(un8_readreq_1_Z),
	.B(un4_readreq_5),
	.C(N_796_8),
	.D(un54_readreq_2_0_Z),
	.Y(un56_readreq_Z)
);
defparam un56_readreq.INIT=16'h0800;
// @33:702
  CFG4 un54_readreq (
	.A(un54_readreq_2_0_Z),
	.B(un54_readreq_0_Z),
	.C(un4_readreq_5),
	.D(un10_readreq_3_Z),
	.Y(un54_readreq_Z)
);
defparam un54_readreq.INIT=16'h8000;
// @33:685
  CFG4 un50_readreq (
	.A(un10_readreq_3_Z),
	.B(un16_readreq_2_Z),
	.C(un14_readreq_2_0_Z),
	.D(un4_readreq_5),
	.Y(un50_readreq_Z)
);
defparam un50_readreq.INIT=16'h8000;
// @33:523
  CFG4 un16_readreq (
	.A(un16_readreq_2_Z),
	.B(un16_readreq_0_Z),
	.C(N_1183_1),
	.D(un4_readreq_5),
	.Y(un16_readreq_Z)
);
defparam un16_readreq.INIT=16'h8000;
// @33:502
  CFG4 un12_readreq (
	.A(N_1190_1),
	.B(un12_readreq_0_Z),
	.C(N_1183_1),
	.D(N_978_1),
	.Y(un12_readreq_Z)
);
defparam un12_readreq.INIT=16'h8000;
// @33:468
  CFG4 un6_readreq (
	.A(N_978_1),
	.B(un6_readreq_1_Z),
	.C(un6_readreq_2_Z),
	.D(N_1175),
	.Y(un6_readreq_Z)
);
defparam un6_readreq.INIT=16'h0080;
// @33:497
  CFG3 un10_readreq (
	.A(N_978_1),
	.B(un10_readreq_1_Z),
	.C(un10_readreq_2_Z),
	.Y(un10_readreq_Z)
);
defparam un10_readreq.INIT=8'h80;
// @33:551
  CFG4 un22_readreq (
	.A(un10_readreq_3_Z),
	.B(un22_readreq_0_Z),
	.C(un10_readreq_1_Z),
	.D(un4_readreq_5),
	.Y(un22_readreq_Z)
);
defparam un22_readreq.INIT=16'h8000;
// @33:572
  CFG3 un26_readreq (
	.A(un26_readreq_1_0),
	.B(un26_readreq_0_Z),
	.C(un4_readreq_5),
	.Y(un26_readreq_Z)
);
defparam un26_readreq.INIT=8'h80;
// @33:579
  CFG4 un28_readreq (
	.A(un28_readreq_1_Z),
	.B(un24_readreq_1_Z),
	.C(un28_readreq_4_Z),
	.D(un16_readreq_2_Z),
	.Y(un28_readreq_Z)
);
defparam un28_readreq.INIT=16'h8000;
// @33:600
  CFG4 un32_readreq (
	.A(un10_readreq_3_Z),
	.B(un32_readreq_0_Z),
	.C(un28_readreq_4_Z),
	.D(un16_readreq_2_Z),
	.Y(un32_readreq_Z)
);
defparam un32_readreq.INIT=16'h8000;
// @33:607
  CFG4 un34_readreq (
	.A(un34_readreq_0_Z),
	.B(un16_readreq_2_Z),
	.C(un10_readreq_3_Z),
	.D(un4_readreq_5),
	.Y(un34_readreq_Z)
);
defparam un34_readreq.INIT=16'h8000;
// @33:628
  CFG3 un38_readreq (
	.A(un38_readreq_0_Z),
	.B(un38_readreq_1_0),
	.C(un4_readreq_5),
	.Y(un38_readreq_Z)
);
defparam un38_readreq.INIT=8'h80;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a14_2[28]  (
	.A(RamBusAddress_i[5]),
	.B(PPSCount[28]),
	.C(N_1099_4),
	.D(un30_readreq_1_Z),
	.Y(N_1099)
);
defparam \un1_serialnumber_1_iv_i_a14_2[28] .INIT=16'h00E0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_1[27]  (
	.A(Address_3),
	.B(un1_serialnumber_1_iv_i_a18_1_0_Z[27]),
	.C(N_1180_2),
	.D(un8_readreq_1_Z),
	.Y(N_1061)
);
defparam \un1_serialnumber_1_iv_i_a18_1[27] .INIT=16'h0040;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_1[23]  (
	.A(Address_3),
	.B(un1_serialnumber_1_iv_i_a18_1_0_Z[23]),
	.C(N_1180_2),
	.D(un8_readreq_1_Z),
	.Y(N_980)
);
defparam \un1_serialnumber_1_iv_i_a18_1[23] .INIT=16'h0040;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a14_2[31]  (
	.A(RamBusAddress_i[5]),
	.B(PPSCount[31]),
	.C(N_1099_4),
	.D(un30_readreq_1_Z),
	.Y(N_1157)
);
defparam \un1_serialnumber_1_iv_i_a14_2[31] .INIT=16'h00E0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_10[27]  (
	.A(RamBusAddress_i[5]),
	.B(UartUsbRxFifoCount[9]),
	.C(N_1001),
	.D(Address_3),
	.Y(N_1070)
);
defparam \un1_serialnumber_1_iv_i_a18_10[27] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_10[23]  (
	.A(RamBusAddress_i[5]),
	.B(UartUsbRxFifoCount[5]),
	.C(N_1001),
	.D(Address_3),
	.Y(N_989)
);
defparam \un1_serialnumber_1_iv_i_a18_10[23] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_1[21]  (
	.A(RamBusAddress_i[5]),
	.B(RamBusAddress_i[4]),
	.C(N_931),
	.D(N_874),
	.Y(N_938)
);
defparam \un1_serialnumber_1_iv_i_a18_1[21] .INIT=16'h4000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_4[21]  (
	.A(MotorCurrentStep[5]),
	.B(RamBusAddress_i[6]),
	.C(Address_3),
	.D(N_816_2),
	.Y(N_941)
);
defparam \un1_serialnumber_1_iv_i_a18_4[21] .INIT=16'h3200;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_4[19]  (
	.A(MotorCurrentStep[3]),
	.B(RamBusAddress_i[6]),
	.C(Address_3),
	.D(N_816_2),
	.Y(N_899)
);
defparam \un1_serialnumber_1_iv_i_a18_4[19] .INIT=16'h3200;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_1[16]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[5]),
	.C(N_874),
	.D(N_806),
	.Y(N_813)
);
defparam \un1_serialnumber_1_iv_i_a18_1[16] .INIT=16'h2000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18_4[16]  (
	.A(MotorCurrentStep[0]),
	.B(RamBusAddress_i[6]),
	.C(Address_3),
	.D(N_816_2),
	.Y(N_816)
);
defparam \un1_serialnumber_1_iv_i_a18_4[16] .INIT=16'h3200;
// @33:668
  CFG4 un48_readreq (
	.A(un4_readreq_5),
	.B(un44_readreq_2_0),
	.C(un48_readreq_0_Z),
	.D(N_796_8),
	.Y(un48_readreq_Z)
);
defparam un48_readreq.INIT=16'h0080;
// @33:784
  CFG4 un76_readreq (
	.A(un76_readreq_1_Z),
	.B(un76_readreq_2_0_Z),
	.C(N_796_8),
	.D(un4_readreq_5),
	.Y(un76_readreq_Z)
);
defparam un76_readreq.INIT=16'h0800;
// @33:806
  CFG4 un116_readreq (
	.A(un4_readreq_5),
	.B(N_811_1),
	.C(un116_readreq_0_Z),
	.D(N_796_8),
	.Y(un116_readreq_Z)
);
defparam un116_readreq.INIT=16'h0080;
// @33:819
  CFG4 un140_readreq (
	.A(un140_readreq_1_Z),
	.B(un124_readreq_5_Z),
	.C(un76_readreq_2_0_Z),
	.D(N_796_8),
	.Y(un140_readreq_Z)
);
defparam un140_readreq.INIT=16'h0080;
// @33:824
  CFG4 un150_readreq (
	.A(un84_readreq_4_Z),
	.B(un8_readreq_1_Z),
	.C(N_796_8),
	.D(un146_readreq_0_Z),
	.Y(un150_readreq_Z)
);
defparam un150_readreq.INIT=16'h0800;
// @33:663
  CFG4 un46_readreq (
	.A(un18_readreq_3_Z),
	.B(un46_readreq_0_Z),
	.C(un4_readreq_5),
	.D(N_866_2),
	.Y(un46_readreq_Z)
);
defparam un46_readreq.INIT=16'h8000;
// @33:460
  CFG3 un4_readreq (
	.A(N_796_8),
	.B(N_811_1),
	.C(un4_readreq_0_Z),
	.Y(un4_readreq_Z)
);
defparam un4_readreq.INIT=8'h40;
// @33:782
  CFG4 un72_readreq (
	.A(un10_readreq_3_Z),
	.B(un66_readreq_0),
	.C(un10_readreq_1_Z),
	.D(N_866_2),
	.Y(un72_readreq_Z)
);
defparam un72_readreq.INIT=16'h8000;
// @33:783
  CFG4 un74_readreq (
	.A(N_866_2),
	.B(N_1183_1),
	.C(un74_readreq_0_Z),
	.D(N_796_8),
	.Y(un74_readreq_Z)
);
defparam un74_readreq.INIT=16'h0080;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3_RNO_0[24]  (
	.A(Uart1RxFifoCount[6]),
	.B(un22_readreq_0_Z),
	.C(un24_readreq_1_Z),
	.D(un8_readreq_1_Z),
	.Y(Uart1RxFifoCount_m[6])
);
defparam \un1_serialnumber_0_iv_3_RNO_0[24] .INIT=16'h8000;
// @33:422
  CFG4 un26_readreq_0_RNIS7OM (
	.A(Uart0RxFifoCount[6]),
	.B(un18_readreq_1_Z),
	.C(un26_readreq_0_Z),
	.D(N_862_2),
	.Y(Uart0RxFifoCount_m[6])
);
defparam un26_readreq_0_RNIS7OM.INIT=16'h8000;
// @33:422
  CFG4 \DataOut_RNO_45[14]  (
	.A(un18_readreq_3_Z),
	.B(PosSenseBit0B_c),
	.C(un64_readreq_2_Z),
	.D(N_978_1),
	.Y(PosSenseBit1B_m)
);
defparam \DataOut_RNO_45[14] .INIT=16'h8000;
// @33:422
  CFG4 \DataOut_RNO_53[14]  (
	.A(PosDetB0OffStep[14]),
	.B(N_1097_1),
	.C(N_796_8),
	.D(un88_readreq_1_Z),
	.Y(PosDetB0OffStep_m[14])
);
defparam \DataOut_RNO_53[14] .INIT=16'h0800;
// @33:422
  CFG4 \DataOut_RNO_51[14]  (
	.A(un4_readreq_5),
	.B(un92_readreq_1_0),
	.C(PosDetB1OffStep[14]),
	.D(un92_readreq_2_0),
	.Y(PosDetB1OffStep_m[14])
);
defparam \DataOut_RNO_51[14] .INIT=16'h8000;
// @33:422
  CFG4 \DataOut_RNO_58[14]  (
	.A(PosDet0AOnStep[14]),
	.B(un4_readreq_5),
	.C(N_1175),
	.D(un98_readreq_2_Z),
	.Y(PosDet0AOnStep_m[14])
);
defparam \DataOut_RNO_58[14] .INIT=16'h0800;
// @33:422
  CFG3 \un1_serialnumber_1_iv_25_RNO[6]  (
	.A(PosDet0AOffStep[6]),
	.B(un100_readreq_1_Z),
	.C(un100_readreq_2_Z),
	.Y(PosDet0AOffStep_i_m[6])
);
defparam \un1_serialnumber_1_iv_25_RNO[6] .INIT=8'h40;
// @33:422
  CFG3 \un1_serialnumber_1_iv_25_RNO[7]  (
	.A(PosDet0AOffStep[7]),
	.B(un100_readreq_1_Z),
	.C(un100_readreq_2_Z),
	.Y(PosDet0AOffStep_i_m[7])
);
defparam \un1_serialnumber_1_iv_25_RNO[7] .INIT=8'h40;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_2[16]  (
	.A(un1_serialnumber_0_iv_i_1_Z[29]),
	.B(N_1183),
	.Y(un1_serialnumber_1_iv_i_2_Z[16])
);
defparam \un1_serialnumber_1_iv_i_2[16] .INIT=4'hE;
// @33:422
  CFG2 \un1_serialnumber_0_iv_i_2[29]  (
	.A(un1_serialnumber_0_iv_i_1_Z[29]),
	.B(N_1179),
	.Y(un1_serialnumber_0_iv_i_2_Z[29])
);
defparam \un1_serialnumber_0_iv_i_2[29] .INIT=4'hE;
// @33:730
  CFG2 un62_readreq (
	.A(un10_readreq_2_Z),
	.B(un60_readreq_2_0_Z),
	.Y(un62_readreq_Z)
);
defparam un62_readreq.INIT=4'h8;
// @33:809
  CFG4 un122_readreq (
	.A(un92_readreq_1_0),
	.B(N_1183_1),
	.C(N_1190_1),
	.D(un4_readreq_5),
	.Y(un122_readreq_Z)
);
defparam un122_readreq.INIT=16'h8000;
// @33:799
  CFG4 un102_readreq (
	.A(N_855_1),
	.B(un8_readreq_1_Z),
	.C(un4_readreq_5),
	.D(un92_readreq_1_0),
	.Y(un102_readreq_Z)
);
defparam un102_readreq.INIT=16'h8000;
// @33:800
  CFG2 un104_readreq (
	.A(un58_readreq_2_Z),
	.B(un104_readreq_1_Z),
	.Y(un104_readreq_Z)
);
defparam un104_readreq.INIT=4'h8;
// @33:802
  CFG3 un108_readreq (
	.A(un108_readreq_1_Z),
	.B(un108_readreq_2_0_Z),
	.C(un10_readreq_3_Z),
	.Y(un108_readreq_Z)
);
defparam un108_readreq.INIT=8'h80;
// @33:803
  CFG3 un110_readreq (
	.A(un28_readreq_1_Z),
	.B(un92_readreq_1_0),
	.C(un108_readreq_1_Z),
	.Y(un110_readreq_Z)
);
defparam un110_readreq.INIT=8'h80;
// @33:804
  CFG4 un112_readreq (
	.A(un18_readreq_3_Z),
	.B(un4_readreq_5),
	.C(un92_readreq_1_0),
	.D(un32_readreq_1_Z),
	.Y(un112_readreq_Z)
);
defparam un112_readreq.INIT=16'h8000;
// @33:808
  CFG4 un120_readreq (
	.A(un10_readreq_3_Z),
	.B(un44_readreq_1_Z),
	.C(un42_readreq_1_0),
	.D(un4_readreq_5),
	.Y(un120_readreq_Z)
);
defparam un120_readreq.INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_6_tz[18]  (
	.A(MotorCurrentStep[2]),
	.B(RamBusAddress_i[4]),
	.C(N_865_2),
	.D(un1_serialnumber_1_iv_i_a19_2_1_Z[18]),
	.Y(un1_serialnumber_1_iv_i_6_tz_Z[18])
);
defparam \un1_serialnumber_1_iv_i_6_tz[18] .INIT=16'hFF20;
// @33:584
  CFG4 un30_readreq (
	.A(un36_readreq_0_Z),
	.B(un30_readreq_1_Z),
	.C(N_811_1),
	.D(un4_readreq_5),
	.Y(un30_readreq_Z)
);
defparam un30_readreq.INIT=16'h8000;
// @33:798
  CFG2 un100_readreq (
	.A(un100_readreq_2_Z),
	.B(un100_readreq_1_Z),
	.Y(un100_readreq_Z)
);
defparam un100_readreq.INIT=4'h8;
// @33:797
  CFG4 un98_readreq (
	.A(un4_readreq_5),
	.B(N_1175),
	.C(un92_readreq_1_0),
	.D(N_1183_1),
	.Y(un98_readreq_Z)
);
defparam un98_readreq.INIT=16'h2000;
// @33:793
  CFG4 un92_readreq (
	.A(un92_readreq_1_0),
	.B(N_811_1),
	.C(un4_readreq_5),
	.D(N_1175),
	.Y(un92_readreq_Z)
);
defparam un92_readreq.INIT=16'h0080;
// @33:791
  CFG4 un88_readreq (
	.A(N_1097_1),
	.B(N_796_8),
	.C(un82_readreq_1_0_Z),
	.D(un10_readreq_1_Z),
	.Y(un88_readreq_Z)
);
defparam un88_readreq.INIT=16'h2000;
// @33:790
  CFG4 un86_readreq (
	.A(un82_readreq_1_0_Z),
	.B(N_796_8),
	.C(un8_readreq_1_Z),
	.D(un84_readreq_4_Z),
	.Y(un86_readreq_Z)
);
defparam un86_readreq.INIT=16'h2000;
// @33:788
  CFG4 un82_readreq (
	.A(N_1100_1),
	.B(N_1183_1),
	.C(N_796_8),
	.D(un82_readreq_1_0_Z),
	.Y(un82_readreq_Z)
);
defparam un82_readreq.INIT=16'h0800;
// @33:714
  CFG2 un58_readreq (
	.A(un58_readreq_2_Z),
	.B(un58_readreq_1_Z),
	.Y(un58_readreq_Z)
);
defparam un58_readreq.INIT=4'h8;
// @33:556
  CFG4 un24_readreq (
	.A(un8_readreq_1_Z),
	.B(un22_readreq_0_Z),
	.C(un6_readreq_2_Z),
	.D(un4_readreq_5),
	.Y(un24_readreq_Z)
);
defparam un24_readreq.INIT=16'h8000;
// @33:528
  CFG4 un18_readreq (
	.A(un26_readreq_0_Z),
	.B(un18_readreq_3_Z),
	.C(N_862_2),
	.D(un4_readreq_5),
	.Y(un18_readreq_Z)
);
defparam un18_readreq.INIT=16'h8000;
// @33:762
  CFG4 un64_readreq (
	.A(N_978_1),
	.B(un32_readreq_1_Z),
	.C(un12_readreq_0_Z),
	.D(un18_readreq_3_Z),
	.Y(un64_readreq_Z)
);
defparam un64_readreq.INIT=16'h8000;
  CFG4 \un1_serialnumber_1_iv_i_7_RNO[16]  (
	.A(un1_serialnumber_1_iv_i_a18_3_0_Z[16]),
	.B(N_856_2),
	.C(Uart2RxFifoCount[8]),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_7_RNO_Z[16])
);
defparam \un1_serialnumber_1_iv_i_7_RNO[16] .INIT=16'h88C8;
  CFG4 \un1_serialnumber_1_iv_i_7_RNO[21]  (
	.A(un1_serialnumber_1_iv_i_a18_3_0_Z[21]),
	.B(N_856_2),
	.C(Uart2RxFifoCount[3]),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_7_RNO_Z[21])
);
defparam \un1_serialnumber_1_iv_i_7_RNO[21] .INIT=16'h88C8;
  CFG4 \un1_serialnumber_1_iv_i_9_RNO_0[25]  (
	.A(un1_serialnumber_1_iv_i_a20_3_0_Z[25]),
	.B(N_856_2),
	.C(Uart2RxFifoCount[7]),
	.D(O),
	.Y(un1_serialnumber_1_iv_i_9_RNO_0_Z[25])
);
defparam \un1_serialnumber_1_iv_i_9_RNO_0[25] .INIT=16'h88C8;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_5[23]  (
	.A(N_1097),
	.B(N_1183),
	.Y(N_963_5)
);
defparam \un1_serialnumber_1_iv_i_5[23] .INIT=4'hE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a14[31]  (
	.A(PPSCounter[31]),
	.B(RamBusAddress_i[6]),
	.C(Address_3),
	.D(N_1096_3),
	.Y(N_1154)
);
defparam \un1_serialnumber_1_iv_i_a14[31] .INIT=16'hF200;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a14[28]  (
	.A(PPSCounter[28]),
	.B(RamBusAddress_i[6]),
	.C(Address_3),
	.D(N_1096_3),
	.Y(N_1096)
);
defparam \un1_serialnumber_1_iv_i_a14[28] .INIT=16'hF200;
// @33:422
  CFG2 \un1_serialnumber_1_iv_i_a18[19]  (
	.A(un1_serialnumber_1_iv_i_a18_0_Z[16]),
	.B(N_891),
	.Y(N_894)
);
defparam \un1_serialnumber_1_iv_i_a18[19] .INIT=4'h8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_0[4]  (
	.A(un100_readreq_1_Z),
	.B(PosDet0AOffStep[4]),
	.C(un6_readreq_Z),
	.D(un100_readreq_2_Z),
	.Y(un1_serialnumber_1_iv_0_Z[4])
);
defparam \un1_serialnumber_1_iv_0[4] .INIT=16'hF2F0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0[3]  (
	.A(un100_readreq_1_Z),
	.B(PosDet0AOffStep[3]),
	.C(un52_readreq_Z),
	.D(un100_readreq_2_Z),
	.Y(un1_serialnumber_0_iv_0_Z[3])
);
defparam \un1_serialnumber_0_iv_0[3] .INIT=16'hF2F0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0[1]  (
	.A(un100_readreq_1_Z),
	.B(PosDet0AOffStep[1]),
	.C(un4_readreq_Z),
	.D(un100_readreq_2_Z),
	.Y(un1_serialnumber_0_iv_0_Z[1])
);
defparam \un1_serialnumber_0_iv_0[1] .INIT=16'hF2F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_0[0]  (
	.A(un100_readreq_1_Z),
	.B(PosDet0AOffStep[0]),
	.C(un6_readreq_Z),
	.D(un100_readreq_2_Z),
	.Y(un1_serialnumber_1_iv_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0[0] .INIT=16'hF8F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_5_0[18]  (
	.A(un1_serialnumber_1_iv_i_a19_11_1_Z[18]),
	.B(un1_serialnumber_1_iv_i_5_tz_Z[18]),
	.C(N_856_2),
	.D(N_864_2),
	.Y(un1_serialnumber_1_iv_i_5_0_Z[18])
);
defparam \un1_serialnumber_1_iv_i_5_0[18] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1[27]  (
	.A(N_979_1),
	.B(Address_8),
	.C(N_1062),
	.D(un1_serialnumber_1_iv_i_a18_0_0_Z[27]),
	.Y(un1_serialnumber_1_iv_i_1_Z[27])
);
defparam \un1_serialnumber_1_iv_i_1[27] .INIT=16'hF2F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1[23]  (
	.A(N_979_1),
	.B(Address_8),
	.C(N_981),
	.D(un1_serialnumber_1_iv_i_a18_0_0_0_Z[23]),
	.Y(un1_serialnumber_1_iv_i_1_Z[23])
);
defparam \un1_serialnumber_1_iv_i_1[23] .INIT=16'hF2F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_2[19]  (
	.A(N_1390_tz),
	.B(un1_serialnumber_1_iv_i_a18_1_0_Z[19]),
	.C(N_856_2),
	.D(N_874),
	.Y(un1_serialnumber_1_iv_i_2_Z[19])
);
defparam \un1_serialnumber_1_iv_i_2[19] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1[31]  (
	.A(N_1189),
	.B(Address_3),
	.C(N_1157),
	.D(un1_serialnumber_1_iv_i_a14_1_0_Z[31]),
	.Y(un1_serialnumber_1_iv_i_1_Z[31])
);
defparam \un1_serialnumber_1_iv_i_1[31] .INIT=16'hF2F0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_3[28]  (
	.A(N_1003_12),
	.B(N_1185),
	.C(N_983),
	.D(N_1097),
	.Y(un1_serialnumber_1_iv_i_3_Z[28])
);
defparam \un1_serialnumber_1_iv_i_3[28] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1[28]  (
	.A(N_1189),
	.B(Address_3),
	.C(N_1099),
	.D(un1_serialnumber_1_iv_i_a14_1_0_Z[28]),
	.Y(un1_serialnumber_1_iv_i_1_Z[28])
);
defparam \un1_serialnumber_1_iv_i_1[28] .INIT=16'hF2F0;
  CFG4 \DataOut_RNO_16[14]  (
	.A(N_1177),
	.B(RamBusAddress_i[6]),
	.C(N_811_1),
	.D(N_1182),
	.Y(un1_m3_0_a2_a_a_0_31)
);
defparam \DataOut_RNO_16[14] .INIT=16'h00DF;
  CFG4 \DataOut_RNO_28[14]  (
	.A(un82_readreq_1_0_Z),
	.B(un8_readreq_1_Z),
	.C(PosDetB0OnStep_m_0[14]),
	.D(PosDetB0OffStep_m[14]),
	.Y(un1_m3_0_a2_a_a_0_19)
);
defparam \DataOut_RNO_28[14] .INIT=16'h007F;
  CFG4 \DataOut_RNO_55[14]  (
	.A(un108_readreq_1_Z),
	.B(PosDet3AOnStep[14]),
	.C(PosDet0AOnStep_m[14]),
	.D(un110_readreq_2_Z),
	.Y(un1_m3_0_a2_a_a_0_16)
);
defparam \DataOut_RNO_55[14] .INIT=16'h070F;
// @33:1031
  CFG4 PPSCountReset_2_sqmuxa (
	.A(LastWriteReq_1_sqmuxa_Z),
	.B(LastWriteReq_Z),
	.C(un10_readreq_2_Z),
	.D(un60_readreq_2_0_Z),
	.Y(PPSCountReset_2_sqmuxa_Z)
);
defparam PPSCountReset_2_sqmuxa.INIT=16'h1000;
  CFG3 \un1_serialnumber_1_iv_i_a20_11_RNIO28J[25]  (
	.A(N_1179),
	.B(N_1097),
	.C(N_1028),
	.Y(un1_serialnumber_1_iv_i_a20_11_RNIO28J_Z[25])
);
defparam \un1_serialnumber_1_iv_i_a20_11_RNIO28J[25] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[15]  (
	.A(un12_readreq_0_Z),
	.B(N_978_1),
	.C(un12_readreq_1_0),
	.D(un8_readreq_Z),
	.Y(un1_serialnumber_1_iv_4_Z[6])
);
defparam \un1_serialnumber_1_iv_2[15] .INIT=16'hFF80;
// @33:422
  CFG2 \un1_serialnumber_1_iv_0[6]  (
	.A(un52_readreq_Z),
	.B(un6_readreq_Z),
	.Y(un1_serialnumber_0_iv_5_Z[1])
);
defparam \un1_serialnumber_1_iv_0[6] .INIT=4'hE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0[20]  (
	.A(Uart1RxFifoCount_m_0[2]),
	.B(un52_readreq_Z),
	.C(un22_readreq_0_Z),
	.D(un8_readreq_1_Z),
	.Y(un1_serialnumber_0_iv_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0[20] .INIT=16'hECCC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18[23]  (
	.A(Address_8),
	.B(N_997),
	.C(N_978_1),
	.D(N_998),
	.Y(N_978)
);
defparam \un1_serialnumber_1_iv_i_a18[23] .INIT=16'h5040;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_a18[27]  (
	.A(Address_8),
	.B(N_1078),
	.C(N_978_1),
	.D(N_1079),
	.Y(N_1059)
);
defparam \un1_serialnumber_1_iv_i_a18[27] .INIT=16'h5040;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[24]  (
	.A(Uart2RxFifoCount_m_0[6]),
	.B(un36_readreq_0_Z),
	.C(Uart1RxFifoCount_m[6]),
	.D(N_811_1),
	.Y(un1_serialnumber_3[24])
);
defparam \un1_serialnumber_0_iv_3[24] .INIT=16'hF8F0;
// @33:422
  CFG2 \un1_serialnumber_0_iv_35_RNO[5]  (
	.A(un46_readreq_Z),
	.B(UartGpsRxFifoData[5]),
	.Y(UartGpsRxFifoData_m[5])
);
defparam \un1_serialnumber_0_iv_35_RNO[5] .INIT=4'h8;
// @33:422
  CFG4 \un1_serialnumber_0_iv_42_RNO[5]  (
	.A(un10_readreq_3_Z),
	.B(un44_readreq_2_0),
	.C(PosDet6AOffStep[5]),
	.D(un124_readreq_0_Z),
	.Y(PosDet6AOffStep_m[5])
);
defparam \un1_serialnumber_0_iv_42_RNO[5] .INIT=16'h8000;
// @33:422
  CFG2 \un1_serialnumber_0_iv_38_RNO[5]  (
	.A(un130_readreq_Z),
	.B(PosDet0BOnStep[5]),
	.Y(PosDet0BOnStep_m[5])
);
defparam \un1_serialnumber_0_iv_38_RNO[5] .INIT=4'h8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_47_RNO[8]  (
	.A(un4_readreq_5),
	.B(un42_readreq_1_0),
	.C(PosDet5AOffStep[8]),
	.D(un44_readreq_1_0),
	.Y(PosDet5AOffStep_m[8])
);
defparam \un1_serialnumber_1_iv_47_RNO[8] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_0_iv_41_RNO[11]  (
	.A(un10_readreq_3_Z),
	.B(un44_readreq_2_0),
	.C(PosDet6AOffStep[11]),
	.D(un124_readreq_0_Z),
	.Y(PosDet6AOffStep_m[11])
);
defparam \un1_serialnumber_0_iv_41_RNO[11] .INIT=16'h8000;
// @33:422
  CFG2 \un1_serialnumber_0_iv_39_RNO[11]  (
	.A(un134_readreq_Z),
	.B(PosDet1BOnStep[11]),
	.Y(PosDet1BOnStep_m[11])
);
defparam \un1_serialnumber_0_iv_39_RNO[11] .INIT=4'h8;
// @33:422
  CFG4 un26_readreq_0_RNIO3OM (
	.A(Uart0RxFifoCount[2]),
	.B(un18_readreq_1_Z),
	.C(un26_readreq_0_Z),
	.D(N_862_2),
	.Y(Uart0RxFifoCount_m[2])
);
defparam un26_readreq_0_RNIO3OM.INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7_RNO[20]  (
	.A(Uart3RxFifoCount[2]),
	.B(un36_readreq_0_Z),
	.C(un36_readreq_1_0),
	.D(un4_readreq_5),
	.Y(Uart3RxFifoCount_m[2])
);
defparam \un1_serialnumber_0_iv_7_RNO[20] .INIT=16'h8000;
// @33:422
  CFG2 un42_readreq_RNIHPP2 (
	.A(un42_readreq_Z),
	.B(UartUsbRxFifoCount[2]),
	.Y(UartUsbRxFifoCount_m[2])
);
defparam un42_readreq_RNIHPP2.INIT=4'h8;
// @33:422
  CFG2 \un1_serialnumber_0_iv_6_RNO[20]  (
	.A(un48_readreq_Z),
	.B(UartGpsRxFifoCount[2]),
	.Y(UartGpsRxFifoCount_m[2])
);
defparam \un1_serialnumber_0_iv_6_RNO[20] .INIT=4'h8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_45_RNO[10]  (
	.A(PosDetB0OffStep[10]),
	.B(N_1097_1),
	.C(N_796_8),
	.D(un88_readreq_1_Z),
	.Y(PosDetB0OffStep_m[10])
);
defparam \un1_serialnumber_1_iv_45_RNO[10] .INIT=16'h0800;
// @33:422
  CFG2 \un1_serialnumber_1_iv_30_RNO[10]  (
	.A(un154_readreq_Z),
	.B(PosDet6BOnStep[10]),
	.Y(PosDet6BOnStep_m[10])
);
defparam \un1_serialnumber_1_iv_30_RNO[10] .INIT=4'h8;
// @33:422
  CFG2 \DataOut_RNO_18[14]  (
	.A(un128_readreq_Z),
	.B(PosDet7AOffStep[14]),
	.Y(PosDet7AOffStep_m[14])
);
defparam \DataOut_RNO_18[14] .INIT=4'h8;
// @33:422
  CFG2 \DataOut_RNO_31[14]  (
	.A(un134_readreq_Z),
	.B(PosDet1BOnStep[14]),
	.Y(PosDet1BOnStep_m[14])
);
defparam \DataOut_RNO_31[14] .INIT=4'h8;
// @33:422
  CFG2 \DataOut_RNO_48[14]  (
	.A(un142_readreq_Z),
	.B(PosDet3BOnStep[14]),
	.Y(PosDet3BOnStep_m[14])
);
defparam \DataOut_RNO_48[14] .INIT=4'h8;
// @33:422
  CFG4 \DataOut_RNO_46[14]  (
	.A(un80_readreq_2_0),
	.B(PosDet3BOffStep[14]),
	.C(un32_readreq_1_Z),
	.D(un124_readreq_0_Z),
	.Y(PosDet3BOffStep_m[14])
);
defparam \DataOut_RNO_46[14] .INIT=16'h8000;
// @33:422
  CFG4 un64_readreq_2_RNIVM201 (
	.A(un18_readreq_3_Z),
	.B(PosSenseBit2A_c),
	.C(un64_readreq_2_Z),
	.D(N_978_1),
	.Y(PosSenseHomeA_m)
);
defparam un64_readreq_2_RNIVM201.INIT=16'h8000;
// @33:422
  CFG4 un64_readreq_2_RNIO4291 (
	.A(un18_readreq_3_Z),
	.B(PosSenseHomeB_c),
	.C(un64_readreq_2_Z),
	.D(N_978_1),
	.Y(PosSenseBit0B_m)
);
defparam un64_readreq_2_RNIO4291.INIT=16'h8000;
// @33:348
  CFG2 UartGpsFifoReset_1_sqmuxa (
	.A(un48_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(UartGpsFifoReset_1_sqmuxa_Z)
);
defparam UartGpsFifoReset_1_sqmuxa.INIT=4'h2;
// @33:422
  CFG2 \un1_serialnumber_0_iv_55_RNO[2]  (
	.A(un74_readreq_Z),
	.B(PosDetA1OnStep[2]),
	.Y(PosDetA1OnStep_i_m[2])
);
defparam \un1_serialnumber_0_iv_55_RNO[2] .INIT=4'h2;
// @33:422
  CFG2 \un1_serialnumber_0_iv_28_RNO[3]  (
	.A(un42_readreq_Z),
	.B(UartUsbTxFifoFull),
	.Y(UartUsbTxFifoFull_i_m)
);
defparam \un1_serialnumber_0_iv_28_RNO[3] .INIT=4'h2;
// @33:422
  CFG2 \un1_serialnumber_0_iv_41_RNO[3]  (
	.A(un74_readreq_Z),
	.B(PosDetA1OnStep[3]),
	.Y(PosDetA1OnStep_i_m[3])
);
defparam \un1_serialnumber_0_iv_41_RNO[3] .INIT=4'h2;
// @33:422
  CFG3 \un1_serialnumber_1_iv_40_RNO[4]  (
	.A(un58_readreq_2_Z),
	.B(PosDet1AOffStep[4]),
	.C(un104_readreq_1_Z),
	.Y(PosDet1AOffStep_i_m[4])
);
defparam \un1_serialnumber_1_iv_40_RNO[4] .INIT=8'h20;
// @33:422
  CFG4 \un1_serialnumber_1_iv_46_RNO[4]  (
	.A(un10_readreq_3_Z),
	.B(un44_readreq_2_0),
	.C(PosDet6AOffStep[4]),
	.D(un124_readreq_0_Z),
	.Y(PosDet6AOffStep_i_m[4])
);
defparam \un1_serialnumber_1_iv_46_RNO[4] .INIT=16'h0800;
// @33:422
  CFG3 \un1_serialnumber_1_iv_38_1_RNO[6]  (
	.A(ClkDacReadback[6]),
	.B(un58_readreq_1_Z),
	.C(un58_readreq_2_Z),
	.Y(ClkDacReadback_i_m[6])
);
defparam \un1_serialnumber_1_iv_38_1_RNO[6] .INIT=8'h40;
// @33:422
  CFG3 \un1_serialnumber_1_iv_48_RNO[7]  (
	.A(un10_readreq_2_Z),
	.B(MotorBMinus),
	.C(un60_readreq_2_0_Z),
	.Y(MotorBMinus_i_m)
);
defparam \un1_serialnumber_1_iv_48_RNO[7] .INIT=8'h20;
// @33:422
  CFG2 \un1_serialnumber_1_iv_49_RNO[7]  (
	.A(un86_readreq_Z),
	.B(PosDetB0OnStep[7]),
	.Y(PosDetB0OnStep_i_m[7])
);
defparam \un1_serialnumber_1_iv_49_RNO[7] .INIT=4'h2;
// @33:422
  CFG2 \un1_serialnumber_1_iv_51_RNO[7]  (
	.A(un116_readreq_Z),
	.B(PosDet4AOffStep[7]),
	.Y(PosDet4AOffStep_i_m[7])
);
defparam \un1_serialnumber_1_iv_51_RNO[7] .INIT=4'h2;
// @33:422
  CFG4 \un1_serialnumber_0_iv_48_RNO[9]  (
	.A(Uart3RxFifoCount[1]),
	.B(un36_readreq_0_Z),
	.C(un36_readreq_1_0),
	.D(un4_readreq_5),
	.Y(Uart3RxFifoCount_m[1])
);
defparam \un1_serialnumber_0_iv_48_RNO[9] .INIT=16'h8000;
// @33:422
  CFG3 \un1_serialnumber_0_iv_36_RNO[9]  (
	.A(PosDet0AOffStep[9]),
	.B(un100_readreq_1_Z),
	.C(un100_readreq_2_Z),
	.Y(PosDet0AOffStep_m[9])
);
defparam \un1_serialnumber_0_iv_36_RNO[9] .INIT=8'h80;
// @33:422
  CFG2 \un1_serialnumber_0_iv_47_RNO[9]  (
	.A(un114_readreq_Z),
	.B(PosDet4AOnStep[9]),
	.Y(PosDet4AOnStep_m[9])
);
defparam \un1_serialnumber_0_iv_47_RNO[9] .INIT=4'h8;
// @33:422
  CFG4 \un1_serialnumber_0_iv_41_RNO[9]  (
	.A(un10_readreq_3_Z),
	.B(un44_readreq_2_0),
	.C(PosDet6AOffStep[9]),
	.D(un124_readreq_0_Z),
	.Y(PosDet6AOffStep_m[9])
);
defparam \un1_serialnumber_0_iv_41_RNO[9] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_48_1_RNO[13]  (
	.A(Uart3RxFifoCount[5]),
	.B(un36_readreq_0_Z),
	.C(un36_readreq_1_0),
	.D(un4_readreq_5),
	.Y(Uart3RxFifoCount_m[5])
);
defparam \un1_serialnumber_1_iv_48_1_RNO[13] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_66_1_RNO[15]  (
	.A(un18_readreq_1_Z),
	.B(PosDet3AOffStep[15]),
	.C(un32_readreq_1_Z),
	.D(un92_readreq_1_0),
	.Y(PosDet3AOffStep_i_m[15])
);
defparam \un1_serialnumber_1_iv_66_1_RNO[15] .INIT=16'h2000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_49_RNO[15]  (
	.A(un10_readreq_3_Z),
	.B(un44_readreq_2_0),
	.C(PosDet6AOffStep[15]),
	.D(un124_readreq_0_Z),
	.Y(PosDet6AOffStep_i_m[15])
);
defparam \un1_serialnumber_1_iv_49_RNO[15] .INIT=16'h0800;
// @33:347
  CFG4 ReadUart0_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(un12_readreq_0_Z),
	.C(un14_readreq_1_Z),
	.D(un14_readreq_2_0_Z),
	.Y(ReadUart0_1_sqmuxa_Z)
);
defparam ReadUart0_1_sqmuxa.INIT=16'h4000;
// @33:347
  CFG2 ReadUart2_1_sqmuxa (
	.A(un26_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart2_1_sqmuxa_Z)
);
defparam ReadUart2_1_sqmuxa.INIT=4'h2;
// @33:347
  CFG2 ReadUart3_1_sqmuxa (
	.A(un32_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart3_1_sqmuxa_Z)
);
defparam ReadUart3_1_sqmuxa.INIT=4'h2;
// @33:347
  CFG4 ReadUartGps_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(un44_readreq_1_0),
	.C(un4_readreq_5),
	.D(un44_readreq_2_0),
	.Y(ReadUartGps_1_sqmuxa_Z)
);
defparam ReadUartGps_1_sqmuxa.INIT=16'h4000;
// @33:347
  CFG2 ReadUartUsb_1_sqmuxa (
	.A(un38_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUartUsb_1_sqmuxa_Z)
);
defparam ReadUartUsb_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG2 MonitorAdcSpiXferStart_1_sqmuxa (
	.A(un10_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(MonitorAdcSpiXferStart_1_sqmuxa_Z)
);
defparam MonitorAdcSpiXferStart_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG2 PPSCountReset_1_sqmuxa (
	.A(un58_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(PPSCountReset_1_sqmuxa_Z)
);
defparam PPSCountReset_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG2 Uart0FifoReset_1_sqmuxa (
	.A(un18_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(Uart0FifoReset_1_sqmuxa_Z)
);
defparam Uart0FifoReset_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG2 Uart1FifoReset_1_sqmuxa (
	.A(un24_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(Uart1FifoReset_1_sqmuxa_Z)
);
defparam Uart1FifoReset_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG2 Uart2FifoReset_1_sqmuxa (
	.A(un30_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(Uart2FifoReset_1_sqmuxa_Z)
);
defparam Uart2FifoReset_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG2 Uart3FifoReset_1_sqmuxa (
	.A(un36_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(Uart3FifoReset_1_sqmuxa_Z)
);
defparam Uart3FifoReset_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG2 UartUsbFifoReset_1_sqmuxa (
	.A(un42_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(UartUsbFifoReset_1_sqmuxa_Z)
);
defparam UartUsbFifoReset_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG4 WriteUart0_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(un12_readreq_0_Z),
	.C(un14_readreq_1_Z),
	.D(un14_readreq_2_0_Z),
	.Y(WriteUart0_1_sqmuxa_Z)
);
defparam WriteUart0_1_sqmuxa.INIT=16'h4000;
// @33:348
  CFG2 WriteUart2_1_sqmuxa (
	.A(un26_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart2_1_sqmuxa_Z)
);
defparam WriteUart2_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG2 WriteUart3_1_sqmuxa (
	.A(un32_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart3_1_sqmuxa_Z)
);
defparam WriteUart3_1_sqmuxa.INIT=4'h2;
// @33:348
  CFG4 WriteUartGps_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(un44_readreq_1_0),
	.C(un4_readreq_5),
	.D(un44_readreq_2_0),
	.Y(WriteUartGps_1_sqmuxa_Z)
);
defparam WriteUartGps_1_sqmuxa.INIT=16'h4000;
// @33:348
  CFG2 WriteUartUsb_1_sqmuxa (
	.A(un38_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUartUsb_1_sqmuxa_Z)
);
defparam WriteUartUsb_1_sqmuxa.INIT=4'h2;
// @33:873
  CFG2 ClkDacWrite_1_sqmuxa (
	.A(un58_readreq_Z),
	.B(LedB_i_0_sqmuxa_Z),
	.Y(ClkDacWrite_1_sqmuxa_Z)
);
defparam ClkDacWrite_1_sqmuxa.INIT=4'h8;
// @33:873
  CFG2 LedB_i_1_sqmuxa (
	.A(un62_readreq_Z),
	.B(LedB_i_0_sqmuxa_Z),
	.Y(LedB_i_1_sqmuxa_Z)
);
defparam LedB_i_1_sqmuxa.INIT=4'h8;
// @33:873
  CFG2 MonitorAdcSpiDataIn_1_sqmuxa (
	.A(un10_readreq_Z),
	.B(LedB_i_0_sqmuxa_Z),
	.Y(MonitorAdcSpiDataIn_1_sqmuxa_Z)
);
defparam MonitorAdcSpiDataIn_1_sqmuxa.INIT=4'h8;
// @33:873
  CFG4 Uart0TxFifoData_1_sqmuxa (
	.A(LedB_i_0_sqmuxa_Z),
	.B(un14_readreq_2_0_Z),
	.C(un12_readreq_0_Z),
	.D(un14_readreq_1_Z),
	.Y(Uart0TxFifoData_1_sqmuxa_Z)
);
defparam Uart0TxFifoData_1_sqmuxa.INIT=16'h8000;
// @33:873
  CFG2 Uart2TxFifoData_1_sqmuxa (
	.A(un26_readreq_Z),
	.B(LedB_i_0_sqmuxa_Z),
	.Y(Uart2TxFifoData_1_sqmuxa_Z)
);
defparam Uart2TxFifoData_1_sqmuxa.INIT=4'h8;
// @33:873
  CFG2 Uart3TxFifoData_1_sqmuxa (
	.A(un32_readreq_Z),
	.B(LedB_i_0_sqmuxa_Z),
	.Y(Uart3TxFifoData_1_sqmuxa_Z)
);
defparam Uart3TxFifoData_1_sqmuxa.INIT=4'h8;
// @33:873
  CFG4 UartGpsTxFifoData_1_sqmuxa (
	.A(LedB_i_0_sqmuxa_Z),
	.B(un44_readreq_1_0),
	.C(un44_readreq_2_0),
	.D(un4_readreq_5),
	.Y(UartGpsTxFifoData_1_sqmuxa_Z)
);
defparam UartGpsTxFifoData_1_sqmuxa.INIT=16'h8000;
// @33:873
  CFG2 UartUsbTxFifoData_1_sqmuxa (
	.A(un38_readreq_Z),
	.B(LedB_i_0_sqmuxa_Z),
	.Y(UartUsbTxFifoData_1_sqmuxa_Z)
);
defparam UartUsbTxFifoData_1_sqmuxa.INIT=4'h8;
// @33:422
  CFG2 \un1_serialnumber_0_iv_50_RNO[1]  (
	.A(un48_readreq_Z),
	.B(UartGpsRxFifoFull),
	.Y(UartGpsRxFifoFull_i_m)
);
defparam \un1_serialnumber_0_iv_50_RNO[1] .INIT=4'h2;
// @33:422
  CFG4 un24_readreq_1_RNIO5O81 (
	.A(Uart1RxFifoCount[4]),
	.B(un22_readreq_0_Z),
	.C(un24_readreq_1_Z),
	.D(un8_readreq_1_Z),
	.Y(Uart1RxFifoCount_m[4])
);
defparam un24_readreq_1_RNIO5O81.INIT=16'h8000;
// @33:422
  CFG2 \un1_serialnumber_0_iv_45_RNO[12]  (
	.A(un114_readreq_Z),
	.B(PosDet4AOnStep[12]),
	.Y(PosDet4AOnStep_m[12])
);
defparam \un1_serialnumber_0_iv_45_RNO[12] .INIT=4'h8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_1[25]  (
	.A(N_1190_1),
	.B(N_874),
	.C(un1_serialnumber_1_iv_i_a19_1_0_Z[18]),
	.D(N_1097),
	.Y(N_838_3)
);
defparam \un1_serialnumber_1_iv_i_1[25] .INIT=16'hFF40;
// @33:422
  CFG4 \un1_serialnumber_0_iv_4[3]  (
	.A(N_796_8),
	.B(N_811_1),
	.C(un4_readreq_0_Z),
	.D(un6_readreq_Z),
	.Y(un1_serialnumber_0_iv_4_Z[3])
);
defparam \un1_serialnumber_0_iv_4[3] .INIT=16'hFF40;
// @33:873
  CFG2 MonitorAdcSpiFrameEnable_i_1_sqmuxa (
	.A(un12_readreq_Z),
	.B(LedB_i_0_sqmuxa_Z),
	.Y(MonitorAdcSpiFrameEnable_i_1_sqmuxa_Z)
);
defparam MonitorAdcSpiFrameEnable_i_1_sqmuxa.INIT=4'h8;
// @33:348
  CFG3 Uart0ClkDivider_i_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(WriteReq),
	.C(un50_readreq_Z),
	.Y(Uart0ClkDivider_i_1_sqmuxa_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa.INIT=8'h40;
// @33:348
  CFG3 ReadMonitorAdcSample_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(WriteReq),
	.C(un8_readreq_Z),
	.Y(ReadMonitorAdcSample_1_sqmuxa_Z)
);
defparam ReadMonitorAdcSample_1_sqmuxa.INIT=8'h40;
// @33:422
  CFG4 \un1_serialnumber_0_iv_44_RNO[5]  (
	.A(un18_readreq_1_Z),
	.B(PosDet3AOffStep[5]),
	.C(un32_readreq_1_Z),
	.D(un92_readreq_1_0),
	.Y(PosDet3AOffStep_m[5])
);
defparam \un1_serialnumber_0_iv_44_RNO[5] .INIT=16'h8000;
// @33:422
  CFG2 \un1_serialnumber_0_iv_39_RNO[5]  (
	.A(un50_readreq_Z),
	.B(Uart0ClkDivider[5]),
	.Y(Uart0ClkDivider_i_m[5])
);
defparam \un1_serialnumber_0_iv_39_RNO[5] .INIT=4'h8;
// @33:422
  CFG4 \un1_serialnumber_0_iv_40_RNO[11]  (
	.A(un80_readreq_2_0),
	.B(PosDet3BOffStep[11]),
	.C(un32_readreq_1_Z),
	.D(un124_readreq_0_Z),
	.Y(PosDet3BOffStep_m[11])
);
defparam \un1_serialnumber_0_iv_40_RNO[11] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_0_iv_43_RNO[11]  (
	.A(un18_readreq_1_Z),
	.B(PosDet3AOffStep[11]),
	.C(un32_readreq_1_Z),
	.D(un92_readreq_1_0),
	.Y(PosDet3AOffStep_m[11])
);
defparam \un1_serialnumber_0_iv_43_RNO[11] .INIT=16'h8000;
// @33:422
  CFG2 \un1_serialnumber_0_iv_37_RNO[11]  (
	.A(un66_readreq_Z),
	.B(PosDetHomeAOnStep[11]),
	.Y(PosDetHomeAOnStep_m[11])
);
defparam \un1_serialnumber_0_iv_37_RNO[11] .INIT=4'h8;
// @33:422
  CFG2 \un1_serialnumber_0_iv_38_RNO[11]  (
	.A(un50_readreq_Z),
	.B(Uart1ClkDivider[3]),
	.Y(Uart1ClkDivider_i_m[3])
);
defparam \un1_serialnumber_0_iv_38_RNO[11] .INIT=4'h8;
// @33:422
  CFG4 \un1_serialnumber_0_iv_52_1_RNO[11]  (
	.A(Uart0RxFifoCount[3]),
	.B(un18_readreq_1_Z),
	.C(un26_readreq_0_Z),
	.D(N_862_2),
	.Y(Uart0RxFifoCount_m[3])
);
defparam \un1_serialnumber_0_iv_52_1_RNO[11] .INIT=16'h8000;
// @33:873
  CFG4 Uart1TxFifoData_1_sqmuxa (
	.A(LedB_i_0_sqmuxa_Z),
	.B(N_979_1),
	.C(un20_readreq_2_Z),
	.D(un4_readreq_5),
	.Y(Uart1TxFifoData_1_sqmuxa_Z)
);
defparam Uart1TxFifoData_1_sqmuxa.INIT=16'h8000;
// @33:348
  CFG4 WriteUart1_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(N_979_1),
	.C(un4_readreq_5),
	.D(un20_readreq_2_Z),
	.Y(WriteUart1_1_sqmuxa_Z)
);
defparam WriteUart1_1_sqmuxa.INIT=16'h4000;
// @33:347
  CFG4 ReadUart1_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(N_979_1),
	.C(un4_readreq_5),
	.D(un20_readreq_2_Z),
	.Y(ReadUart1_1_sqmuxa_Z)
);
defparam ReadUart1_1_sqmuxa.INIT=16'h4000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_47_RNO[13]  (
	.A(un4_readreq_5),
	.B(un42_readreq_1_0),
	.C(PosDet5AOffStep[13]),
	.D(un44_readreq_1_0),
	.Y(PosDet5AOffStep_m[13])
);
defparam \un1_serialnumber_1_iv_47_RNO[13] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_3[25]  (
	.A(N_1026),
	.B(un1_serialnumber_1_iv_i_a18_0_Z[16]),
	.C(un1_serialnumber_1_iv_i_a20_2_0_Z[25]),
	.D(N_1018),
	.Y(un1_serialnumber_1_iv_i_3_Z[25])
);
defparam \un1_serialnumber_1_iv_i_3[25] .INIT=16'hFFEA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_7[18]  (
	.A(N_875),
	.B(N_876),
	.C(un1_serialnumber_1_iv_i_a18_0_Z[16]),
	.D(N_983),
	.Y(un1_serialnumber_1_iv_i_7_Z[18])
);
defparam \un1_serialnumber_1_iv_i_7[18] .INIT=16'hFFE0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_3[21]  (
	.A(N_933),
	.B(N_946),
	.C(N_945),
	.D(un1_serialnumber_1_iv_i_a18_0_Z[16]),
	.Y(un1_serialnumber_1_iv_i_3_Z[21])
);
defparam \un1_serialnumber_1_iv_i_3[21] .INIT=16'hFEFC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_3[16]  (
	.A(N_833),
	.B(N_834),
	.C(un1_serialnumber_1_iv_i_a18_0_Z[16]),
	.D(un1_serialnumber_1_iv_i_0_Z[16]),
	.Y(un1_serialnumber_1_iv_i_3_Z[16])
);
defparam \un1_serialnumber_1_iv_i_3[16] .INIT=16'hFFE0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_37[15]  (
	.A(PosDetHomeBOnStep[15]),
	.B(PosDetB0OnStep[15]),
	.C(un86_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_1_iv_37_Z[15])
);
defparam \un1_serialnumber_1_iv_37[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_33[15]  (
	.A(PosDet3AOnStep[15]),
	.B(PosDet0AOnStep[15]),
	.C(un110_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_1_iv_33_Z[15])
);
defparam \un1_serialnumber_1_iv_33[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_29[15]  (
	.A(PosDetB2OffStep[15]),
	.B(PosDetA2OffStep[15]),
	.C(un96_readreq_Z),
	.D(un80_readreq_Z),
	.Y(un1_serialnumber_1_iv_29_Z[15])
);
defparam \un1_serialnumber_1_iv_29[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_28[15]  (
	.A(PosDet7BOffStep[15]),
	.B(PosDetA0OffStep[15]),
	.C(un160_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_1_iv_28_Z[15])
);
defparam \un1_serialnumber_1_iv_28[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_26[15]  (
	.A(PosDet1BOffStep[15]),
	.B(PosDet3BOffStep[15]),
	.C(un144_readreq_Z),
	.D(un136_readreq_Z),
	.Y(un1_serialnumber_1_iv_26_Z[15])
);
defparam \un1_serialnumber_1_iv_26[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_25[15]  (
	.A(PosDetA2OnStep[15]),
	.B(PosDetB2OnStep[15]),
	.C(un94_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_1_iv_25_Z[15])
);
defparam \un1_serialnumber_1_iv_25[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_24[15]  (
	.A(PosDet3BOnStep[15]),
	.B(PosDet7BOnStep[15]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_1_iv_24_Z[15])
);
defparam \un1_serialnumber_1_iv_24[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_23[15]  (
	.A(PosDetA0OnStep[15]),
	.B(PosDet1BOnStep[15]),
	.C(un134_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_1_iv_23_Z[15])
);
defparam \un1_serialnumber_1_iv_23[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_22[15]  (
	.A(PosDet5AOnStep[15]),
	.B(MotorSeekStep[15]),
	.C(un118_readreq_Z),
	.D(un60_readreq_Z),
	.Y(un1_serialnumber_1_iv_22_Z[15])
);
defparam \un1_serialnumber_1_iv_22[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_21[15]  (
	.A(Uart2RxFifoCount[7]),
	.B(Uart1ClkDivider[7]),
	.C(un50_readreq_Z),
	.D(un30_readreq_Z),
	.Y(un1_serialnumber_1_iv_21_Z[15])
);
defparam \un1_serialnumber_1_iv_21[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_20[15]  (
	.A(un28_readreq_Z),
	.B(PPSCounter[15]),
	.C(un52_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_1_iv_20_Z[15])
);
defparam \un1_serialnumber_1_iv_20[15] .INIT=16'hFBFA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_19[15]  (
	.A(PosDet0BOnStep[15]),
	.B(PosDetHomeAOnStep[15]),
	.C(un130_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_1_iv_19_Z[15])
);
defparam \un1_serialnumber_1_iv_19[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_18[15]  (
	.A(PosDet5BOnStep[15]),
	.B(PosDet4BOnStep[15]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_1_iv_18_Z[15])
);
defparam \un1_serialnumber_1_iv_18[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_17[15]  (
	.A(PosDet5BOffStep[15]),
	.B(PosDet0AOffStep[15]),
	.C(un152_readreq_Z),
	.D(un100_readreq_Z),
	.Y(un1_serialnumber_1_iv_17_Z[15])
);
defparam \un1_serialnumber_1_iv_17[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_16[15]  (
	.A(PosDet2AOffStep[15]),
	.B(ClkDacReadback[15]),
	.C(un108_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_1_iv_16_Z[15])
);
defparam \un1_serialnumber_1_iv_16[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_14[15]  (
	.A(un22_readreq_Z),
	.B(PPSCount[15]),
	.C(un16_readreq_Z),
	.D(un54_readreq_Z),
	.Y(un1_serialnumber_1_iv_14_Z[15])
);
defparam \un1_serialnumber_1_iv_14[15] .INIT=16'hFBFA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_13[15]  (
	.A(PosDet4AOffStep[15]),
	.B(PosDetA1OnStep[15]),
	.C(un116_readreq_Z),
	.D(un74_readreq_Z),
	.Y(un1_serialnumber_1_iv_13_Z[15])
);
defparam \un1_serialnumber_1_iv_13[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_12[15]  (
	.A(PosDet4AOnStep[15]),
	.B(PosDetHomeBOffStep[15]),
	.C(un114_readreq_Z),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_1_iv_12_Z[15])
);
defparam \un1_serialnumber_1_iv_12[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_11[15]  (
	.A(PosDet2BOnStep[15]),
	.B(un6_readreq_Z),
	.C(un34_readreq_Z),
	.D(un138_readreq_Z),
	.Y(un1_serialnumber_1_iv_11_Z[15])
);
defparam \un1_serialnumber_1_iv_11[15] .INIT=16'hFDFC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_10[15]  (
	.A(PosDetB1OnStep[15]),
	.B(PosDet6BOnStep[15]),
	.C(un154_readreq_Z),
	.D(un90_readreq_Z),
	.Y(un1_serialnumber_1_iv_10_Z[15])
);
defparam \un1_serialnumber_1_iv_10[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_9[15]  (
	.A(PosDet7AOffStep[15]),
	.B(PosDet2AOnStep[15]),
	.C(un128_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_serialnumber_1_iv_9_Z[15])
);
defparam \un1_serialnumber_1_iv_9[15] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_8[15]  (
	.A(un46_readreq_Z),
	.B(un40_readreq_Z),
	.C(PosDet6BOffStep[15]),
	.D(un156_readreq_Z),
	.Y(un1_serialnumber_1_iv_8_Z[15])
);
defparam \un1_serialnumber_1_iv_8[15] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_6[15]  (
	.A(PosDet7AOnStep[15]),
	.B(PosDet0BOffStep[15]),
	.C(un132_readreq_Z),
	.D(un126_readreq_Z),
	.Y(un1_serialnumber_1_iv_6_Z[15])
);
defparam \un1_serialnumber_1_iv_6[15] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5[15]  (
	.A(un76_readreq_Z),
	.B(un48_readreq_Z),
	.C(PosDetA1OffStep[15]),
	.D(UartGpsRxFifoCount[7]),
	.Y(un1_serialnumber_1_iv_5_Z[15])
);
defparam \un1_serialnumber_1_iv_5[15] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_4[15]  (
	.A(un140_readreq_Z),
	.B(un42_readreq_Z),
	.C(PosDet2BOffStep[15]),
	.D(UartUsbRxFifoCount[7]),
	.Y(un1_serialnumber_1_iv_4_Z[15])
);
defparam \un1_serialnumber_1_iv_4[15] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_34[4]  (
	.A(PosDetB0OffStep[4]),
	.B(PosDetB0OnStep[4]),
	.C(un88_readreq_Z),
	.D(un86_readreq_Z),
	.Y(un1_serialnumber_1_iv_34_Z[4])
);
defparam \un1_serialnumber_1_iv_34[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_30[4]  (
	.A(PosDet3AOffStep[4]),
	.B(PosDet3AOnStep[4]),
	.C(un112_readreq_Z),
	.D(un110_readreq_Z),
	.Y(un1_serialnumber_1_iv_30_Z[4])
);
defparam \un1_serialnumber_1_iv_30[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_29[4]  (
	.A(PosDet1AOnStep[4]),
	.B(MonitorAdcSpiDataOut[4]),
	.C(un102_readreq_Z),
	.D(un10_readreq_Z),
	.Y(un1_serialnumber_1_iv_29_Z[4])
);
defparam \un1_serialnumber_1_iv_29[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_27[4]  (
	.A(PosDetB2OffStep[4]),
	.B(PosDetA2OffStep[4]),
	.C(un96_readreq_Z),
	.D(un80_readreq_Z),
	.Y(un1_serialnumber_1_iv_27_Z[4])
);
defparam \un1_serialnumber_1_iv_27[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_26[4]  (
	.A(PosDet7BOffStep[4]),
	.B(PosDetA0OffStep[4]),
	.C(un160_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_1_iv_26_Z[4])
);
defparam \un1_serialnumber_1_iv_26[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_24[4]  (
	.A(PosDet1BOffStep[4]),
	.B(PosDet3BOffStep[4]),
	.C(un144_readreq_Z),
	.D(un136_readreq_Z),
	.Y(un1_serialnumber_1_iv_24_Z[4])
);
defparam \un1_serialnumber_1_iv_24[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_23[4]  (
	.A(PosDet7BOnStep[4]),
	.B(PosDetA2OnStep[4]),
	.C(un158_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_1_iv_23_Z[4])
);
defparam \un1_serialnumber_1_iv_23[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_22[4]  (
	.A(PosDet3BOnStep[4]),
	.B(PosDet1BOnStep[4]),
	.C(un142_readreq_Z),
	.D(un134_readreq_Z),
	.Y(un1_serialnumber_1_iv_22_Z[4])
);
defparam \un1_serialnumber_1_iv_22[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_21[4]  (
	.A(PosDetA0OnStep[4]),
	.B(PosDetB2OnStep[4]),
	.C(un94_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_1_iv_21_Z[4])
);
defparam \un1_serialnumber_1_iv_21[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_20[4]  (
	.A(PosDet5AOnStep[4]),
	.B(MotorSeekStep[4]),
	.C(un118_readreq_Z),
	.D(un60_readreq_Z),
	.Y(un1_serialnumber_1_iv_20_Z[4])
);
defparam \un1_serialnumber_1_iv_20[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_19[4]  (
	.A(un52_readreq_Z),
	.B(un50_readreq_Z),
	.C(Uart0ClkDivider[4]),
	.D(un12_readreq_Z),
	.Y(un1_serialnumber_1_iv_19_Z[4])
);
defparam \un1_serialnumber_1_iv_19[4] .INIT=16'hFFAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_18[4]  (
	.A(PPSCounter[4]),
	.B(PosDet0BOnStep[4]),
	.C(un130_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_1_iv_18_Z[4])
);
defparam \un1_serialnumber_1_iv_18[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_17[4]  (
	.A(PosDetHomeAOnStep[4]),
	.B(PosDet4BOnStep[4]),
	.C(un146_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_1_iv_17_Z[4])
);
defparam \un1_serialnumber_1_iv_17[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_16[4]  (
	.A(PosDet5BOffStep[4]),
	.B(PosDet5BOnStep[4]),
	.C(un152_readreq_Z),
	.D(un150_readreq_Z),
	.Y(un1_serialnumber_1_iv_16_Z[4])
);
defparam \un1_serialnumber_1_iv_16[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_13[4]  (
	.A(Uart2RxFifoData[4]),
	.B(Uart1RxFifoData[4]),
	.C(un28_readreq_Z),
	.D(un22_readreq_Z),
	.Y(un1_serialnumber_1_iv_13_Z[4])
);
defparam \un1_serialnumber_1_iv_13[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_12[4]  (
	.A(PPSCount[4]),
	.B(MonitorAdcChannelReadIndex_i_Z[4]),
	.C(un54_readreq_Z),
	.D(un8_readreq_Z),
	.Y(un1_serialnumber_1_iv_12_Z[4])
);
defparam \un1_serialnumber_1_iv_12[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_8[4]  (
	.A(un34_readreq_Z),
	.B(un138_readreq_Z),
	.C(PosDet2BOnStep[4]),
	.D(Uart3RxFifoData[4]),
	.Y(un1_serialnumber_1_iv_8_Z[4])
);
defparam \un1_serialnumber_1_iv_8[4] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_7_0[4]  (
	.A(PosDetB1OnStep[4]),
	.B(PosDet6BOnStep[4]),
	.C(un154_readreq_Z),
	.D(un90_readreq_Z),
	.Y(un1_serialnumber_1_iv_7_0_Z[4])
);
defparam \un1_serialnumber_1_iv_7_0[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_6_0[4]  (
	.A(PosDet7AOffStep[4]),
	.B(PosDet2AOnStep[4]),
	.C(un128_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_serialnumber_1_iv_6_0_Z[4])
);
defparam \un1_serialnumber_1_iv_6_0[4] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5_0[4]  (
	.A(UartUsbRxFifoData[4]),
	.B(UartGpsRxFifoData[4]),
	.C(un46_readreq_Z),
	.D(un40_readreq_Z),
	.Y(un1_serialnumber_1_iv_5_0_Z[4])
);
defparam \un1_serialnumber_1_iv_5_0[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_4[4]  (
	.A(PosDetHomeAOffStep[4]),
	.B(PosDet6BOffStep[4]),
	.C(un156_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_1_iv_4_Z[4])
);
defparam \un1_serialnumber_1_iv_4[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_3[4]  (
	.A(PosDet7AOnStep[4]),
	.B(PosDet0BOffStep[4]),
	.C(un132_readreq_Z),
	.D(un126_readreq_Z),
	.Y(un1_serialnumber_1_iv_3_Z[4])
);
defparam \un1_serialnumber_1_iv_3[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[4]  (
	.A(PosDetA1OffStep[4]),
	.B(PosDet2BOffStep[4]),
	.C(un140_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_1_iv_2_Z[4])
);
defparam \un1_serialnumber_1_iv_2[4] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_31[6]  (
	.A(PosDetB0OffStep[6]),
	.B(PosDetB0OnStep[6]),
	.C(un88_readreq_Z),
	.D(un86_readreq_Z),
	.Y(un1_serialnumber_1_iv_31_Z[6])
);
defparam \un1_serialnumber_1_iv_31[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_28[6]  (
	.A(PosDet3AOnStep[6]),
	.B(PosDet0AOnStep[6]),
	.C(un110_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_1_iv_28_Z[6])
);
defparam \un1_serialnumber_1_iv_28[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_27[6]  (
	.A(PosDet1AOnStep[6]),
	.B(PosDet3AOffStep[6]),
	.C(un112_readreq_Z),
	.D(un102_readreq_Z),
	.Y(un1_serialnumber_1_iv_27_Z[6])
);
defparam \un1_serialnumber_1_iv_27[6] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_24[6]  (
	.A(PosDetB2OffStep[6]),
	.B(PosDetA2OffStep[6]),
	.C(un96_readreq_Z),
	.D(un80_readreq_Z),
	.Y(un1_serialnumber_1_iv_24_Z[6])
);
defparam \un1_serialnumber_1_iv_24[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_23[6]  (
	.A(PosDet7BOffStep[6]),
	.B(PosDetA0OffStep[6]),
	.C(un160_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_1_iv_23_Z[6])
);
defparam \un1_serialnumber_1_iv_23[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_22[6]  (
	.A(PosDet6AOffStep[6]),
	.B(PosDet4BOffStep[6]),
	.C(un148_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_1_iv_22_Z[6])
);
defparam \un1_serialnumber_1_iv_22[6] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_21[6]  (
	.A(PosDet1BOffStep[6]),
	.B(PosDet3BOffStep[6]),
	.C(un144_readreq_Z),
	.D(un136_readreq_Z),
	.Y(un1_serialnumber_1_iv_21_Z[6])
);
defparam \un1_serialnumber_1_iv_21[6] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_20[6]  (
	.A(PosDet7BOnStep[6]),
	.B(PosDetA2OnStep[6]),
	.C(un158_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_1_iv_20_Z[6])
);
defparam \un1_serialnumber_1_iv_20[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_19[6]  (
	.A(PosDet3BOnStep[6]),
	.B(PosDet1BOnStep[6]),
	.C(un142_readreq_Z),
	.D(un134_readreq_Z),
	.Y(un1_serialnumber_1_iv_19_Z[6])
);
defparam \un1_serialnumber_1_iv_19[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_18[6]  (
	.A(PosDetA0OnStep[6]),
	.B(PosDetB2OnStep[6]),
	.C(un94_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_1_iv_18_Z[6])
);
defparam \un1_serialnumber_1_iv_18[6] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_17[6]  (
	.A(PosDet5AOnStep[6]),
	.B(MotorSeekStep[6]),
	.C(un118_readreq_Z),
	.D(un60_readreq_Z),
	.Y(un1_serialnumber_1_iv_17_Z[6])
);
defparam \un1_serialnumber_1_iv_17[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_16[6]  (
	.A(un56_readreq_Z),
	.B(un50_readreq_Z),
	.C(Uart0ClkDivider[6]),
	.D(PPSCounter[6]),
	.Y(un1_serialnumber_1_iv_16_Z[6])
);
defparam \un1_serialnumber_1_iv_16[6] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_15[6]  (
	.A(PosDet0BOnStep[6]),
	.B(PosDetHomeAOnStep[6]),
	.C(un130_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_1_iv_15_Z[6])
);
defparam \un1_serialnumber_1_iv_15[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_14[6]  (
	.A(PosDet5BOnStep[6]),
	.B(PosDet4BOnStep[6]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_1_iv_14_Z[6])
);
defparam \un1_serialnumber_1_iv_14[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_13[6]  (
	.A(PosDet2AOffStep[6]),
	.B(PosDet5BOffStep[6]),
	.C(un152_readreq_Z),
	.D(un108_readreq_Z),
	.Y(un1_serialnumber_1_iv_13_Z[6])
);
defparam \un1_serialnumber_1_iv_13[6] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_10[6]  (
	.A(un22_readreq_Z),
	.B(un54_readreq_Z),
	.C(PPSCount[6]),
	.D(Uart1RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_10_Z[6])
);
defparam \un1_serialnumber_1_iv_10[6] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_9[6]  (
	.A(PosDetHomeBOffStep[6]),
	.B(PosDetA1OnStep[6]),
	.C(un84_readreq_Z),
	.D(un74_readreq_Z),
	.Y(un1_serialnumber_1_iv_9_Z[6])
);
defparam \un1_serialnumber_1_iv_9[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_8[6]  (
	.A(PosDet4AOffStep[6]),
	.B(PosDet4AOnStep[6]),
	.C(un116_readreq_Z),
	.D(un114_readreq_Z),
	.Y(un1_serialnumber_1_iv_8_Z[6])
);
defparam \un1_serialnumber_1_iv_8[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_7[6]  (
	.A(un16_readreq_Z),
	.B(un138_readreq_Z),
	.C(PosDet2BOnStep[6]),
	.D(Uart0RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_7_Z[6])
);
defparam \un1_serialnumber_1_iv_7[6] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_6[6]  (
	.A(un34_readreq_Z),
	.B(un90_readreq_Z),
	.C(PosDetB1OnStep[6]),
	.D(Uart3RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_6_Z[6])
);
defparam \un1_serialnumber_1_iv_6[6] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5[6]  (
	.A(PosDet6BOnStep[6]),
	.B(PosDet7AOffStep[6]),
	.C(un154_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_1_iv_5_Z[6])
);
defparam \un1_serialnumber_1_iv_5[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_4[6]  (
	.A(un40_readreq_Z),
	.B(un106_readreq_Z),
	.C(PosDet2AOnStep[6]),
	.D(UartUsbRxFifoData[6]),
	.Y(un1_serialnumber_1_iv_4_0[6])
);
defparam \un1_serialnumber_1_iv_4[6] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_3[6]  (
	.A(un156_readreq_Z),
	.B(un46_readreq_Z),
	.C(PosDet6BOffStep[6]),
	.D(UartGpsRxFifoData[6]),
	.Y(un1_serialnumber_1_iv_3_Z[6])
);
defparam \un1_serialnumber_1_iv_3[6] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[6]  (
	.A(PosDetHomeAOffStep[6]),
	.B(PosDet0BOffStep[6]),
	.C(un132_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_1_iv_2_Z[6])
);
defparam \un1_serialnumber_1_iv_2[6] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1[6]  (
	.A(PosDet7AOnStep[6]),
	.B(PosDetA1OffStep[6]),
	.C(un126_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_1_iv_1_Z[6])
);
defparam \un1_serialnumber_1_iv_1[6] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_36[3]  (
	.A(PosDetHomeBOnStep[3]),
	.B(PosDetB0OnStep[3]),
	.C(un86_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_0_iv_36_Z[3])
);
defparam \un1_serialnumber_0_iv_36[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_35[3]  (
	.A(PosDetB0OffStep[3]),
	.B(PosDetB1OffStep[3]),
	.C(un92_readreq_Z),
	.D(un88_readreq_Z),
	.Y(un1_serialnumber_0_iv_35_Z[3])
);
defparam \un1_serialnumber_0_iv_35[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_32[3]  (
	.A(PosDet3AOnStep[3]),
	.B(PosDet0AOnStep[3]),
	.C(un110_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_0_iv_32_Z[3])
);
defparam \un1_serialnumber_0_iv_32[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_31[3]  (
	.A(PosDet1AOnStep[3]),
	.B(PosDet3AOffStep[3]),
	.C(un112_readreq_Z),
	.D(un102_readreq_Z),
	.Y(un1_serialnumber_0_iv_31_Z[3])
);
defparam \un1_serialnumber_0_iv_31[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_27[3]  (
	.A(PosDetA0OffStep[3]),
	.B(PosDetA2OffStep[3]),
	.C(un80_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_0_iv_27_Z[3])
);
defparam \un1_serialnumber_0_iv_27[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_26[3]  (
	.A(PosDet7BOffStep[3]),
	.B(PosDet6AOffStep[3]),
	.C(un160_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_0_iv_26_Z[3])
);
defparam \un1_serialnumber_0_iv_26[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_25[3]  (
	.A(PosDet4BOffStep[3]),
	.B(PosDet3BOffStep[3]),
	.C(un148_readreq_Z),
	.D(un144_readreq_Z),
	.Y(un1_serialnumber_0_iv_25_Z[3])
);
defparam \un1_serialnumber_0_iv_25[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_24[3]  (
	.A(PosDetA2OnStep[3]),
	.B(PosDet1BOffStep[3]),
	.C(un136_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_0_iv_24_Z[3])
);
defparam \un1_serialnumber_0_iv_24[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_23[3]  (
	.A(PosDet3BOnStep[3]),
	.B(PosDet7BOnStep[3]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_0_iv_23_Z[3])
);
defparam \un1_serialnumber_0_iv_23[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_22[3]  (
	.A(PosDetA0OnStep[3]),
	.B(PosDet1BOnStep[3]),
	.C(un134_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_0_iv_22_Z[3])
);
defparam \un1_serialnumber_0_iv_22[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_21[3]  (
	.A(PosDet5AOnStep[3]),
	.B(PosDetB2OnStep[3]),
	.C(un118_readreq_Z),
	.D(un94_readreq_Z),
	.Y(un1_serialnumber_0_iv_21_Z[3])
);
defparam \un1_serialnumber_0_iv_21[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_20[3]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart0ClkDivider[3]),
	.D(MotorSeekStep[3]),
	.Y(un1_serialnumber_0_iv_20_Z[3])
);
defparam \un1_serialnumber_0_iv_20[3] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_19[3]  (
	.A(un56_readreq_Z),
	.B(un30_readreq_Z),
	.C(PPSCounter[3]),
	.D(Uart2TxFifoFull),
	.Y(un1_serialnumber_0_iv_19_Z[3])
);
defparam \un1_serialnumber_0_iv_19[3] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_17[3]  (
	.A(PosDetHomeAOnStep[3]),
	.B(PosDet4BOnStep[3]),
	.C(un146_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_0_iv_17_Z[3])
);
defparam \un1_serialnumber_0_iv_17[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_16[3]  (
	.A(PosDet5BOffStep[3]),
	.B(PosDet5BOnStep[3]),
	.C(un152_readreq_Z),
	.D(un150_readreq_Z),
	.Y(un1_serialnumber_0_iv_16_Z[3])
);
defparam \un1_serialnumber_0_iv_16[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_15[3]  (
	.A(PosDet2AOffStep[3]),
	.B(ClkDacReadback[3]),
	.C(un108_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_0_iv_15_Z[3])
);
defparam \un1_serialnumber_0_iv_15[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_14[3]  (
	.A(un36_readreq_Z),
	.B(un104_readreq_Z),
	.C(PosDet1AOffStep[3]),
	.D(Uart3TxFifoFull),
	.Y(un1_serialnumber_0_iv_14_Z[3])
);
defparam \un1_serialnumber_0_iv_14[3] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_13[3]  (
	.A(Uart2RxFifoData[3]),
	.B(Uart1RxFifoData[3]),
	.C(un28_readreq_Z),
	.D(un22_readreq_Z),
	.Y(un1_serialnumber_0_iv_13_Z[3])
);
defparam \un1_serialnumber_0_iv_13[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_12[3]  (
	.A(PPSCount[3]),
	.B(MonitorAdcChannelReadIndex_i_Z[3]),
	.C(un54_readreq_Z),
	.D(un8_readreq_Z),
	.Y(un1_serialnumber_0_iv_12_Z[3])
);
defparam \un1_serialnumber_0_iv_12[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_10[3]  (
	.A(PosDet4AOffStep[3]),
	.B(PosDet4AOnStep[3]),
	.C(un116_readreq_Z),
	.D(un114_readreq_Z),
	.Y(un1_serialnumber_0_iv_10_Z[3])
);
defparam \un1_serialnumber_0_iv_10[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_9[3]  (
	.A(un16_readreq_Z),
	.B(un138_readreq_Z),
	.C(PosDet2BOnStep[3]),
	.D(Uart0RxFifoData[3]),
	.Y(un1_serialnumber_0_iv_9_Z[3])
);
defparam \un1_serialnumber_0_iv_9[3] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_8[3]  (
	.A(un34_readreq_Z),
	.B(un90_readreq_Z),
	.C(PosDetB1OnStep[3]),
	.D(Uart3RxFifoData[3]),
	.Y(un1_serialnumber_0_iv_8_Z[3])
);
defparam \un1_serialnumber_0_iv_8[3] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[3]  (
	.A(PosDet6BOnStep[3]),
	.B(PosDet7AOffStep[3]),
	.C(un154_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_0_iv_7_Z[3])
);
defparam \un1_serialnumber_0_iv_7[3] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_6[3]  (
	.A(un40_readreq_Z),
	.B(un106_readreq_Z),
	.C(PosDet2AOnStep[3]),
	.D(UartUsbRxFifoData[3]),
	.Y(un1_serialnumber_0_iv_6_Z[3])
);
defparam \un1_serialnumber_0_iv_6[3] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_5[3]  (
	.A(un156_readreq_Z),
	.B(un46_readreq_Z),
	.C(PosDet6BOffStep[3]),
	.D(UartGpsRxFifoData[3]),
	.Y(un1_serialnumber_0_iv_5_Z[3])
);
defparam \un1_serialnumber_0_iv_5[3] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_4_0[3]  (
	.A(PosDetHomeAOffStep[3]),
	.B(PosDet0BOffStep[3]),
	.C(un132_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_0_iv_4_0_Z[3])
);
defparam \un1_serialnumber_0_iv_4_0[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[3]  (
	.A(un126_readreq_Z),
	.B(un48_readreq_Z),
	.C(PosDet7AOnStep[3]),
	.D(UartGpsTxFifoFull),
	.Y(un1_serialnumber_0_iv_3_Z[3])
);
defparam \un1_serialnumber_0_iv_3[3] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[3]  (
	.A(PosDetA1OffStep[3]),
	.B(PosDet2BOffStep[3]),
	.C(un140_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_0_iv_2_Z[3])
);
defparam \un1_serialnumber_0_iv_2[3] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_28_0[12]  (
	.A(PosDetHomeBOnStep[12]),
	.B(PosDetB0OffStep[12]),
	.C(un88_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_0_iv_28_Z[12])
);
defparam \un1_serialnumber_0_iv_28_0[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_27[12]  (
	.A(PosDetB0OnStep[12]),
	.B(PosDetB1OffStep[12]),
	.C(un92_readreq_Z),
	.D(un86_readreq_Z),
	.Y(un1_serialnumber_0_iv_27_Z[12])
);
defparam \un1_serialnumber_0_iv_27[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_25[12]  (
	.A(PosDet3AOffStep[12]),
	.B(PosDet3AOnStep[12]),
	.C(un112_readreq_Z),
	.D(un110_readreq_Z),
	.Y(un1_serialnumber_0_iv_25_Z[12])
);
defparam \un1_serialnumber_0_iv_25[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_24[12]  (
	.A(PosDet1AOnStep[12]),
	.B(PosDet0AOnStep[12]),
	.C(un102_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_0_iv_24_Z[12])
);
defparam \un1_serialnumber_0_iv_24[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_22[12]  (
	.A(PosDetB2OffStep[12]),
	.B(PosDetA2OffStep[12]),
	.C(un96_readreq_Z),
	.D(un80_readreq_Z),
	.Y(un1_serialnumber_0_iv_22_Z[12])
);
defparam \un1_serialnumber_0_iv_22[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_21[12]  (
	.A(PosDet6AOffStep[12]),
	.B(PosDetA0OffStep[12]),
	.C(un124_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_0_iv_21_Z[12])
);
defparam \un1_serialnumber_0_iv_21[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_20[12]  (
	.A(PosDet4BOffStep[12]),
	.B(PosDet1BOffStep[12]),
	.C(un148_readreq_Z),
	.D(un136_readreq_Z),
	.Y(un1_serialnumber_0_iv_20_Z[12])
);
defparam \un1_serialnumber_0_iv_20[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_19[12]  (
	.A(PosDet3BOffStep[12]),
	.B(PosDet7BOffStep[12]),
	.C(un160_readreq_Z),
	.D(un144_readreq_Z),
	.Y(un1_serialnumber_0_iv_19_Z[12])
);
defparam \un1_serialnumber_0_iv_19[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_18[12]  (
	.A(PosDetA2OnStep[12]),
	.B(PosDetB2OnStep[12]),
	.C(un94_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_0_iv_18_Z[12])
);
defparam \un1_serialnumber_0_iv_18[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_17[12]  (
	.A(PosDetA0OnStep[12]),
	.B(PosDet1BOnStep[12]),
	.C(un134_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_0_iv_17_Z[12])
);
defparam \un1_serialnumber_0_iv_17[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_16[12]  (
	.A(PosDet3BOnStep[12]),
	.B(PosDet7BOnStep[12]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_0_iv_16_Z[12])
);
defparam \un1_serialnumber_0_iv_16[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_15[12]  (
	.A(un118_readreq_Z),
	.B(un36_readreq_Z),
	.C(PosDet5AOnStep[12]),
	.D(Uart3RxFifoCount[4]),
	.Y(un1_serialnumber_0_iv_15_Z[12])
);
defparam \un1_serialnumber_0_iv_15[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_14[12]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart1ClkDivider[4]),
	.D(MotorSeekStep[12]),
	.Y(un1_serialnumber_0_iv_14_Z[12])
);
defparam \un1_serialnumber_0_iv_14[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_13[12]  (
	.A(PPSCounter[12]),
	.B(PosDetHomeAOnStep[12]),
	.C(un66_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_0_iv_13_Z[12])
);
defparam \un1_serialnumber_0_iv_13[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_12[12]  (
	.A(PosDet4BOnStep[12]),
	.B(PosDet0BOnStep[12]),
	.C(un146_readreq_Z),
	.D(un130_readreq_Z),
	.Y(un1_serialnumber_0_iv_12_Z[12])
);
defparam \un1_serialnumber_0_iv_12[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_11[12]  (
	.A(PosDet5BOnStep[12]),
	.B(PosDet0AOffStep[12]),
	.C(un150_readreq_Z),
	.D(un100_readreq_Z),
	.Y(un1_serialnumber_0_iv_11_Z[12])
);
defparam \un1_serialnumber_0_iv_11[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_10[12]  (
	.A(PosDet2AOffStep[12]),
	.B(PosDet5BOffStep[12]),
	.C(un152_readreq_Z),
	.D(un108_readreq_Z),
	.Y(un1_serialnumber_0_iv_10_Z[12])
);
defparam \un1_serialnumber_0_iv_10[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_9[12]  (
	.A(PosDet1AOffStep[12]),
	.B(ClkDacReadback[12]),
	.C(un104_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_0_iv_9_Z[12])
);
defparam \un1_serialnumber_0_iv_9[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_8[12]  (
	.A(UartGpsRxFifoCount[4]),
	.B(UartUsbRxFifoCount[4]),
	.C(un48_readreq_Z),
	.D(un42_readreq_Z),
	.Y(un1_serialnumber_0_iv_8_Z[12])
);
defparam \un1_serialnumber_0_iv_8[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[12]  (
	.A(PPSCount[12]),
	.B(PosDetA1OnStep[12]),
	.C(un74_readreq_Z),
	.D(un54_readreq_Z),
	.Y(un1_serialnumber_0_iv_7_Z[12])
);
defparam \un1_serialnumber_0_iv_7[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_6[12]  (
	.A(PosDet4AOffStep[12]),
	.B(PosDetHomeBOffStep[12]),
	.C(un116_readreq_Z),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_0_iv_6_Z[12])
);
defparam \un1_serialnumber_0_iv_6[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_4[12]  (
	.A(PosDetB1OnStep[12]),
	.B(PosDet2AOnStep[12]),
	.C(un106_readreq_Z),
	.D(un90_readreq_Z),
	.Y(un1_serialnumber_0_iv_4_Z[12])
);
defparam \un1_serialnumber_0_iv_4[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[12]  (
	.A(PosDet6BOffStep[12]),
	.B(PosDet0BOffStep[12]),
	.C(un156_readreq_Z),
	.D(un132_readreq_Z),
	.Y(un1_serialnumber_0_iv_3_Z[12])
);
defparam \un1_serialnumber_0_iv_3[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[12]  (
	.A(PosDet7AOnStep[12]),
	.B(PosDetHomeAOffStep[12]),
	.C(un126_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_0_iv_2_Z[12])
);
defparam \un1_serialnumber_0_iv_2[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[12]  (
	.A(PosDetA1OffStep[12]),
	.B(PosDet2BOffStep[12]),
	.C(un140_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_0_iv_1_Z[12])
);
defparam \un1_serialnumber_0_iv_1[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0[12]  (
	.A(PosDet2BOnStep[12]),
	.B(PosDet7AOffStep[12]),
	.C(un138_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_0_iv_0_Z[12])
);
defparam \un1_serialnumber_0_iv_0[12] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_36[1]  (
	.A(PosDetHomeBOnStep[1]),
	.B(PosDetB0OnStep[1]),
	.C(un86_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_0_iv_36_Z[1])
);
defparam \un1_serialnumber_0_iv_36[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_31[1]  (
	.A(PosDet3AOffStep[1]),
	.B(PosDet3AOnStep[1]),
	.C(un112_readreq_Z),
	.D(un110_readreq_Z),
	.Y(un1_serialnumber_0_iv_31_Z[1])
);
defparam \un1_serialnumber_0_iv_31[1] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_30[1]  (
	.A(PosDet1AOnStep[1]),
	.B(MonitorAdcSpiDataOut[1]),
	.C(un102_readreq_Z),
	.D(un10_readreq_Z),
	.Y(un1_serialnumber_0_iv_30_Z[1])
);
defparam \un1_serialnumber_0_iv_30[1] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_27[1]  (
	.A(PosDetA0OffStep[1]),
	.B(PosDetB2OffStep[1]),
	.C(un96_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_0_iv_27_Z[1])
);
defparam \un1_serialnumber_0_iv_27[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_26[1]  (
	.A(PosDet7BOffStep[1]),
	.B(PosDet6AOffStep[1]),
	.C(un160_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_0_iv_26_Z[1])
);
defparam \un1_serialnumber_0_iv_26[1] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_25[1]  (
	.A(PosDet4BOffStep[1]),
	.B(PosDet3BOffStep[1]),
	.C(un148_readreq_Z),
	.D(un144_readreq_Z),
	.Y(un1_serialnumber_0_iv_25_Z[1])
);
defparam \un1_serialnumber_0_iv_25[1] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_24[1]  (
	.A(PosDetA2OnStep[1]),
	.B(PosDet1BOffStep[1]),
	.C(un136_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_0_iv_24_Z[1])
);
defparam \un1_serialnumber_0_iv_24[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_23[1]  (
	.A(PosDet3BOnStep[1]),
	.B(PosDet7BOnStep[1]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_0_iv_23_Z[1])
);
defparam \un1_serialnumber_0_iv_23[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_22[1]  (
	.A(PosDetA0OnStep[1]),
	.B(PosDet1BOnStep[1]),
	.C(un134_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_0_iv_22_Z[1])
);
defparam \un1_serialnumber_0_iv_22[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_21[1]  (
	.A(PosDet5AOnStep[1]),
	.B(PosDetB2OnStep[1]),
	.C(un118_readreq_Z),
	.D(un94_readreq_Z),
	.Y(un1_serialnumber_0_iv_21_Z[1])
);
defparam \un1_serialnumber_0_iv_21[1] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_20[1]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart0ClkDivider[1]),
	.D(MotorSeekStep[1]),
	.Y(un1_serialnumber_0_iv_20_Z[1])
);
defparam \un1_serialnumber_0_iv_20[1] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_19[1]  (
	.A(un12_readreq_Z),
	.B(un30_readreq_Z),
	.C(MonitorAdcSpiXferDone),
	.D(Uart2RxFifoFull),
	.Y(un1_serialnumber_0_iv_19_Z[1])
);
defparam \un1_serialnumber_0_iv_19[1] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_18[1]  (
	.A(PPSCounter[1]),
	.B(PosDet0BOnStep[1]),
	.C(un130_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_0_iv_18_Z[1])
);
defparam \un1_serialnumber_0_iv_18[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_16[1]  (
	.A(PosDet5BOnStep[1]),
	.B(PosDet4BOnStep[1]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_0_iv_16_Z[1])
);
defparam \un1_serialnumber_0_iv_16[1] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_15[1]  (
	.A(PosDet2AOffStep[1]),
	.B(PosDet5BOffStep[1]),
	.C(un152_readreq_Z),
	.D(un108_readreq_Z),
	.Y(un1_serialnumber_0_iv_15_Z[1])
);
defparam \un1_serialnumber_0_iv_15[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_14[1]  (
	.A(un36_readreq_Z),
	.B(un58_readreq_Z),
	.C(ClkDacReadback[1]),
	.D(Uart3RxFifoFull),
	.Y(un1_serialnumber_0_iv_14_Z[1])
);
defparam \un1_serialnumber_0_iv_14[1] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_13[1]  (
	.A(un28_readreq_Z),
	.B(un104_readreq_Z),
	.C(PosDet1AOffStep[1]),
	.D(Uart2RxFifoData[1]),
	.Y(un1_serialnumber_0_iv_13_Z[1])
);
defparam \un1_serialnumber_0_iv_13[1] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_12[1]  (
	.A(un8_readreq_Z),
	.B(un22_readreq_Z),
	.C(MonitorAdcChannelReadIndex_i_Z[1]),
	.D(Uart1RxFifoData[1]),
	.Y(un1_serialnumber_0_iv_12_Z[1])
);
defparam \un1_serialnumber_0_iv_12[1] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_11[1]  (
	.A(PPSCount[1]),
	.B(PosDetA1OnStep[1]),
	.C(un74_readreq_Z),
	.D(un54_readreq_Z),
	.Y(un1_serialnumber_0_iv_11_Z[1])
);
defparam \un1_serialnumber_0_iv_11[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_10[1]  (
	.A(PosDet4AOffStep[1]),
	.B(PosDetHomeBOffStep[1]),
	.C(un116_readreq_Z),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_0_iv_10_Z[1])
);
defparam \un1_serialnumber_0_iv_10[1] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_9[1]  (
	.A(un114_readreq_Z),
	.B(un16_readreq_Z),
	.C(PosDet4AOnStep[1]),
	.D(Uart0RxFifoData[1]),
	.Y(un1_serialnumber_0_iv_9_Z[1])
);
defparam \un1_serialnumber_0_iv_9[1] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_8[1]  (
	.A(un34_readreq_Z),
	.B(un138_readreq_Z),
	.C(PosDet2BOnStep[1]),
	.D(Uart3RxFifoData[1]),
	.Y(un1_serialnumber_0_iv_8_Z[1])
);
defparam \un1_serialnumber_0_iv_8[1] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[1]  (
	.A(PosDetB1OnStep[1]),
	.B(PosDet6BOnStep[1]),
	.C(un154_readreq_Z),
	.D(un90_readreq_Z),
	.Y(un1_serialnumber_0_iv_7_Z[1])
);
defparam \un1_serialnumber_0_iv_7[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_6[1]  (
	.A(PosDet7AOffStep[1]),
	.B(PosDet2AOnStep[1]),
	.C(un128_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_serialnumber_0_iv_6_Z[1])
);
defparam \un1_serialnumber_0_iv_6[1] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_5[1]  (
	.A(UartUsbRxFifoData[1]),
	.B(UartGpsRxFifoData[1]),
	.C(un46_readreq_Z),
	.D(un40_readreq_Z),
	.Y(un1_serialnumber_0_iv_5_0[1])
);
defparam \un1_serialnumber_0_iv_5[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_4[1]  (
	.A(PosDetHomeAOffStep[1]),
	.B(PosDet6BOffStep[1]),
	.C(un156_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_0_iv_4_Z[1])
);
defparam \un1_serialnumber_0_iv_4[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[1]  (
	.A(PosDet7AOnStep[1]),
	.B(PosDet0BOffStep[1]),
	.C(un132_readreq_Z),
	.D(un126_readreq_Z),
	.Y(un1_serialnumber_0_iv_3_Z[1])
);
defparam \un1_serialnumber_0_iv_3[1] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[1]  (
	.A(un140_readreq_Z),
	.B(un42_readreq_Z),
	.C(PosDet2BOffStep[1]),
	.D(UartUsbRxFifoFull),
	.Y(un1_serialnumber_0_iv_1_Z[1])
);
defparam \un1_serialnumber_0_iv_1[1] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_38[0]  (
	.A(un24_readreq_Z),
	.B(un122_readreq_Z),
	.C(PosDet6AOnStep[0]),
	.D(Uart1RxFifoEmpty),
	.Y(un1_serialnumber_1_iv_38_Z[0])
);
defparam \un1_serialnumber_1_iv_38[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_36[0]  (
	.A(PosDetB0OffStep[0]),
	.B(PosDetB0OnStep[0]),
	.C(un88_readreq_Z),
	.D(un86_readreq_Z),
	.Y(un1_serialnumber_1_iv_36_Z[0])
);
defparam \un1_serialnumber_1_iv_36[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_33[0]  (
	.A(un18_readreq_Z),
	.B(un98_readreq_Z),
	.C(PosDet0AOnStep[0]),
	.D(Uart0RxFifoEmpty),
	.Y(un1_serialnumber_1_iv_33_Z[0])
);
defparam \un1_serialnumber_1_iv_33[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_32[0]  (
	.A(PosDet3AOffStep[0]),
	.B(PosDet3AOnStep[0]),
	.C(un112_readreq_Z),
	.D(un110_readreq_Z),
	.Y(un1_serialnumber_1_iv_32_Z[0])
);
defparam \un1_serialnumber_1_iv_32[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_31[0]  (
	.A(PosDet1AOnStep[0]),
	.B(MonitorAdcSpiDataOut[0]),
	.C(un102_readreq_Z),
	.D(un10_readreq_Z),
	.Y(un1_serialnumber_1_iv_31_Z[0])
);
defparam \un1_serialnumber_1_iv_31[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_28[0]  (
	.A(PosDetB2OffStep[0]),
	.B(PosDetA2OffStep[0]),
	.C(un96_readreq_Z),
	.D(un80_readreq_Z),
	.Y(un1_serialnumber_1_iv_28_Z[0])
);
defparam \un1_serialnumber_1_iv_28[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_27[0]  (
	.A(PosDet7BOffStep[0]),
	.B(PosDetA0OffStep[0]),
	.C(un160_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_1_iv_27_Z[0])
);
defparam \un1_serialnumber_1_iv_27[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_26[0]  (
	.A(PosDet6AOffStep[0]),
	.B(PosDet4BOffStep[0]),
	.C(un148_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_1_iv_26_Z[0])
);
defparam \un1_serialnumber_1_iv_26[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_25[0]  (
	.A(PosDet1BOffStep[0]),
	.B(PosDet3BOffStep[0]),
	.C(un144_readreq_Z),
	.D(un136_readreq_Z),
	.Y(un1_serialnumber_1_iv_25_Z[0])
);
defparam \un1_serialnumber_1_iv_25[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_24[0]  (
	.A(PosDet7BOnStep[0]),
	.B(PosDetA2OnStep[0]),
	.C(un158_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_1_iv_24_Z[0])
);
defparam \un1_serialnumber_1_iv_24[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_23[0]  (
	.A(PosDet3BOnStep[0]),
	.B(PosDet1BOnStep[0]),
	.C(un142_readreq_Z),
	.D(un134_readreq_Z),
	.Y(un1_serialnumber_1_iv_23_Z[0])
);
defparam \un1_serialnumber_1_iv_23[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_22[0]  (
	.A(PosDetA0OnStep[0]),
	.B(PosDetB2OnStep[0]),
	.C(un94_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_1_iv_22_Z[0])
);
defparam \un1_serialnumber_1_iv_22[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_21[0]  (
	.A(un118_readreq_Z),
	.B(un50_readreq_Z),
	.C(PosDet5AOnStep[0]),
	.D(Uart0ClkDivider[0]),
	.Y(un1_serialnumber_1_iv_21_Z[0])
);
defparam \un1_serialnumber_1_iv_21[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_20[0]  (
	.A(un30_readreq_Z),
	.B(un60_readreq_Z),
	.C(MotorSeekStep[0]),
	.D(Uart2RxFifoEmpty),
	.Y(un1_serialnumber_1_iv_20_Z[0])
);
defparam \un1_serialnumber_1_iv_20[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_19[0]  (
	.A(MonitorAdcSpiFrameEnable),
	.B(PPSCounter[0]),
	.C(un12_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_1_iv_19_Z[0])
);
defparam \un1_serialnumber_1_iv_19[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_18[0]  (
	.A(PosDet0BOnStep[0]),
	.B(PosDetHomeAOnStep[0]),
	.C(un130_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_1_iv_18_Z[0])
);
defparam \un1_serialnumber_1_iv_18[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_17[0]  (
	.A(PosDet5BOnStep[0]),
	.B(PosDet4BOnStep[0]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_1_iv_17_Z[0])
);
defparam \un1_serialnumber_1_iv_17[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_16[0]  (
	.A(PosDet2AOffStep[0]),
	.B(PosDet5BOffStep[0]),
	.C(un152_readreq_Z),
	.D(un108_readreq_Z),
	.Y(un1_serialnumber_1_iv_16_Z[0])
);
defparam \un1_serialnumber_1_iv_16[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_15[0]  (
	.A(un36_readreq_Z),
	.B(un58_readreq_Z),
	.C(ClkDacReadback[0]),
	.D(Uart3RxFifoEmpty),
	.Y(un1_serialnumber_1_iv_15_Z[0])
);
defparam \un1_serialnumber_1_iv_15[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_14[0]  (
	.A(un28_readreq_Z),
	.B(un104_readreq_Z),
	.C(PosDet1AOffStep[0]),
	.D(Uart2RxFifoData[0]),
	.Y(un1_serialnumber_1_iv_14_Z[0])
);
defparam \un1_serialnumber_1_iv_14[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_13[0]  (
	.A(un8_readreq_Z),
	.B(un22_readreq_Z),
	.C(MonitorAdcChannelReadIndex_i_Z[0]),
	.D(Uart1RxFifoData[0]),
	.Y(un1_serialnumber_1_iv_13_Z[0])
);
defparam \un1_serialnumber_1_iv_13[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_12[0]  (
	.A(PPSCount[0]),
	.B(PosDetA1OnStep[0]),
	.C(un74_readreq_Z),
	.D(un54_readreq_Z),
	.Y(un1_serialnumber_1_iv_12_Z[0])
);
defparam \un1_serialnumber_1_iv_12[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_10[0]  (
	.A(PosDet4AOffStep[0]),
	.B(PosDet4AOnStep[0]),
	.C(un116_readreq_Z),
	.D(un114_readreq_Z),
	.Y(un1_serialnumber_1_iv_10_Z[0])
);
defparam \un1_serialnumber_1_iv_10[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_9[0]  (
	.A(un16_readreq_Z),
	.B(un138_readreq_Z),
	.C(PosDet2BOnStep[0]),
	.D(Uart0RxFifoData[0]),
	.Y(un1_serialnumber_1_iv_9_Z[0])
);
defparam \un1_serialnumber_1_iv_9[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_8[0]  (
	.A(un34_readreq_Z),
	.B(un90_readreq_Z),
	.C(PosDetB1OnStep[0]),
	.D(Uart3RxFifoData[0]),
	.Y(un1_serialnumber_1_iv_8_Z[0])
);
defparam \un1_serialnumber_1_iv_8[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_7[0]  (
	.A(PosDet6BOnStep[0]),
	.B(PosDet7AOffStep[0]),
	.C(un154_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_1_iv_7_Z[0])
);
defparam \un1_serialnumber_1_iv_7[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_6[0]  (
	.A(un40_readreq_Z),
	.B(un106_readreq_Z),
	.C(PosDet2AOnStep[0]),
	.D(UartUsbRxFifoData[0]),
	.Y(un1_serialnumber_1_iv_6_Z[0])
);
defparam \un1_serialnumber_1_iv_6[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5[0]  (
	.A(un156_readreq_Z),
	.B(un46_readreq_Z),
	.C(PosDet6BOffStep[0]),
	.D(UartGpsRxFifoData[0]),
	.Y(un1_serialnumber_1_iv_5_Z[0])
);
defparam \un1_serialnumber_1_iv_5[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_4[0]  (
	.A(PosDetHomeAOffStep[0]),
	.B(PosDet0BOffStep[0]),
	.C(un132_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_1_iv_4_Z[0])
);
defparam \un1_serialnumber_1_iv_4[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_3[0]  (
	.A(un126_readreq_Z),
	.B(un48_readreq_Z),
	.C(PosDet7AOnStep[0]),
	.D(UartGpsRxFifoEmpty),
	.Y(un1_serialnumber_1_iv_3_Z[0])
);
defparam \un1_serialnumber_1_iv_3[0] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[0]  (
	.A(PosDetA1OffStep[0]),
	.B(PosDet2BOffStep[0]),
	.C(un140_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_1_iv_2_Z[0])
);
defparam \un1_serialnumber_1_iv_2[0] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_31[10]  (
	.A(un122_readreq_Z),
	.B(un30_readreq_Z),
	.C(PosDet6AOnStep[10]),
	.D(Uart2RxFifoCount[2]),
	.Y(un1_serialnumber_1_iv_31_Z[10])
);
defparam \un1_serialnumber_1_iv_31[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_29[10]  (
	.A(PosDetHomeBOnStep[10]),
	.B(PosDetB0OnStep[10]),
	.C(un86_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_1_iv_29_Z[10])
);
defparam \un1_serialnumber_1_iv_29[10] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_26[10]  (
	.A(PosDet1AOnStep[10]),
	.B(PosDet0AOnStep[10]),
	.C(un102_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_1_iv_26_Z[10])
);
defparam \un1_serialnumber_1_iv_26[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_25[10]  (
	.A(PosDet3AOffStep[10]),
	.B(PosDet3AOnStep[10]),
	.C(un112_readreq_Z),
	.D(un110_readreq_Z),
	.Y(un1_serialnumber_1_iv_25_Z[10])
);
defparam \un1_serialnumber_1_iv_25[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_22[10]  (
	.A(PosDetA0OffStep[10]),
	.B(PosDetA2OffStep[10]),
	.C(un80_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_1_iv_22_Z[10])
);
defparam \un1_serialnumber_1_iv_22[10] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_21[10]  (
	.A(PosDet7BOffStep[10]),
	.B(PosDet6AOffStep[10]),
	.C(un160_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_1_iv_21_Z[10])
);
defparam \un1_serialnumber_1_iv_21[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_20[10]  (
	.A(PosDet4BOffStep[10]),
	.B(PosDet3BOffStep[10]),
	.C(un148_readreq_Z),
	.D(un144_readreq_Z),
	.Y(un1_serialnumber_1_iv_20_Z[10])
);
defparam \un1_serialnumber_1_iv_20[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_19[10]  (
	.A(PosDetB2OnStep[10]),
	.B(PosDet1BOffStep[10]),
	.C(un136_readreq_Z),
	.D(un94_readreq_Z),
	.Y(un1_serialnumber_1_iv_19_Z[10])
);
defparam \un1_serialnumber_1_iv_19[10] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_18[10]  (
	.A(PosDetA2OnStep[10]),
	.B(PosDetA0OnStep[10]),
	.C(un78_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_1_iv_18_Z[10])
);
defparam \un1_serialnumber_1_iv_18[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_17[10]  (
	.A(PosDet3BOnStep[10]),
	.B(PosDet7BOnStep[10]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_1_iv_17_Z[10])
);
defparam \un1_serialnumber_1_iv_17[10] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_16[10]  (
	.A(PosDet5AOnStep[10]),
	.B(PosDet1BOnStep[10]),
	.C(un134_readreq_Z),
	.D(un118_readreq_Z),
	.Y(un1_serialnumber_1_iv_16_Z[10])
);
defparam \un1_serialnumber_1_iv_16[10] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_15[10]  (
	.A(Uart3RxFifoCount[2]),
	.B(Uart1ClkDivider[2]),
	.C(un50_readreq_Z),
	.D(un36_readreq_Z),
	.Y(un1_serialnumber_1_iv_15_Z[10])
);
defparam \un1_serialnumber_1_iv_15[10] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_14[10]  (
	.A(MotorSeekStep[10]),
	.B(PPSCounter[10]),
	.C(un60_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_1_iv_14_Z[10])
);
defparam \un1_serialnumber_1_iv_14[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_13[10]  (
	.A(PosDet0BOnStep[10]),
	.B(PosDetHomeAOnStep[10]),
	.C(un130_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_1_iv_13_Z[10])
);
defparam \un1_serialnumber_1_iv_13[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_12[10]  (
	.A(PosDet5BOnStep[10]),
	.B(PosDet4BOnStep[10]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_1_iv_12_Z[10])
);
defparam \un1_serialnumber_1_iv_12[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_11[10]  (
	.A(PosDet5BOffStep[10]),
	.B(PosDet0AOffStep[10]),
	.C(un152_readreq_Z),
	.D(un100_readreq_Z),
	.Y(un1_serialnumber_1_iv_11_Z[10])
);
defparam \un1_serialnumber_1_iv_11[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_10[10]  (
	.A(PosDet2AOffStep[10]),
	.B(ClkDacReadback[10]),
	.C(un108_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_1_iv_10_Z[10])
);
defparam \un1_serialnumber_1_iv_10[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_7[10]  (
	.A(PosDetHomeBOffStep[10]),
	.B(PosDetA1OnStep[10]),
	.C(un84_readreq_Z),
	.D(un74_readreq_Z),
	.Y(un1_serialnumber_1_iv_7_Z[10])
);
defparam \un1_serialnumber_1_iv_7[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5[10]  (
	.A(PosDet2BOnStep[10]),
	.B(PosDetB1OnStep[10]),
	.C(un138_readreq_Z),
	.D(un90_readreq_Z),
	.Y(un1_serialnumber_1_iv_5_Z[10])
);
defparam \un1_serialnumber_1_iv_5[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_3[10]  (
	.A(PosDet6BOffStep[10]),
	.B(PosDet2AOnStep[10]),
	.C(un156_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_serialnumber_1_iv_3_Z[10])
);
defparam \un1_serialnumber_1_iv_3[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[10]  (
	.A(PosDetHomeAOffStep[10]),
	.B(PosDet0BOffStep[10]),
	.C(un132_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_1_iv_2_Z[10])
);
defparam \un1_serialnumber_1_iv_2[10] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1[10]  (
	.A(PosDet7AOnStep[10]),
	.B(PosDetA1OffStep[10]),
	.C(un126_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_1_iv_1_Z[10])
);
defparam \un1_serialnumber_1_iv_1[10] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_35[2]  (
	.A(PosDetHomeBOnStep[2]),
	.B(PosDetB0OffStep[2]),
	.C(un88_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_0_iv_35_Z[2])
);
defparam \un1_serialnumber_0_iv_35[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_34[2]  (
	.A(PosDetB0OnStep[2]),
	.B(PosDetB1OffStep[2]),
	.C(un92_readreq_Z),
	.D(un86_readreq_Z),
	.Y(un1_serialnumber_0_iv_34_Z[2])
);
defparam \un1_serialnumber_0_iv_34[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_31[2]  (
	.A(PosDet3AOnStep[2]),
	.B(PosDet0AOnStep[2]),
	.C(un110_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_0_iv_31_Z[2])
);
defparam \un1_serialnumber_0_iv_31[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_30[2]  (
	.A(PosDet1AOnStep[2]),
	.B(PosDet3AOffStep[2]),
	.C(un112_readreq_Z),
	.D(un102_readreq_Z),
	.Y(un1_serialnumber_0_iv_30_Z[2])
);
defparam \un1_serialnumber_0_iv_30[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_26[2]  (
	.A(PosDetA0OffStep[2]),
	.B(PosDetA2OffStep[2]),
	.C(un80_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_0_iv_26_Z[2])
);
defparam \un1_serialnumber_0_iv_26[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_25[2]  (
	.A(PosDet7BOffStep[2]),
	.B(PosDet6AOffStep[2]),
	.C(un160_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_0_iv_25_Z[2])
);
defparam \un1_serialnumber_0_iv_25[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_24[2]  (
	.A(PosDet4BOffStep[2]),
	.B(PosDet3BOffStep[2]),
	.C(un148_readreq_Z),
	.D(un144_readreq_Z),
	.Y(un1_serialnumber_0_iv_24_Z[2])
);
defparam \un1_serialnumber_0_iv_24[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_23[2]  (
	.A(PosDetA2OnStep[2]),
	.B(PosDet1BOffStep[2]),
	.C(un136_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_0_iv_23_Z[2])
);
defparam \un1_serialnumber_0_iv_23[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_22[2]  (
	.A(PosDet3BOnStep[2]),
	.B(PosDet7BOnStep[2]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_0_iv_22_Z[2])
);
defparam \un1_serialnumber_0_iv_22[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_21[2]  (
	.A(PosDetA0OnStep[2]),
	.B(PosDet1BOnStep[2]),
	.C(un134_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_0_iv_21_Z[2])
);
defparam \un1_serialnumber_0_iv_21[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_20[2]  (
	.A(PosDet5AOnStep[2]),
	.B(PosDetB2OnStep[2]),
	.C(un118_readreq_Z),
	.D(un94_readreq_Z),
	.Y(un1_serialnumber_0_iv_20_Z[2])
);
defparam \un1_serialnumber_0_iv_20[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_19[2]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart0ClkDivider[2]),
	.D(MotorSeekStep[2]),
	.Y(un1_serialnumber_0_iv_19_Z[2])
);
defparam \un1_serialnumber_0_iv_19[2] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_18[2]  (
	.A(Uart2TxFifoEmpty),
	.B(nDrdyMonitorAdc_i),
	.C(un30_readreq_Z),
	.D(un12_readreq_Z),
	.Y(un1_serialnumber_0_iv_18_Z[2])
);
defparam \un1_serialnumber_0_iv_18[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_17[2]  (
	.A(PPSCounter[2]),
	.B(PosDet0BOnStep[2]),
	.C(un130_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_0_iv_17_Z[2])
);
defparam \un1_serialnumber_0_iv_17[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_16[2]  (
	.A(PosDetHomeAOnStep[2]),
	.B(PosDet4BOnStep[2]),
	.C(un146_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_0_iv_16_Z[2])
);
defparam \un1_serialnumber_0_iv_16[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_15[2]  (
	.A(PosDet5BOffStep[2]),
	.B(PosDet5BOnStep[2]),
	.C(un152_readreq_Z),
	.D(un150_readreq_Z),
	.Y(un1_serialnumber_0_iv_15_Z[2])
);
defparam \un1_serialnumber_0_iv_15[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_14[2]  (
	.A(PosDet2AOffStep[2]),
	.B(ClkDacReadback[2]),
	.C(un108_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_0_iv_14_Z[2])
);
defparam \un1_serialnumber_0_iv_14[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_13[2]  (
	.A(un36_readreq_Z),
	.B(un104_readreq_Z),
	.C(PosDet1AOffStep[2]),
	.D(Uart3TxFifoEmpty),
	.Y(un1_serialnumber_0_iv_13_Z[2])
);
defparam \un1_serialnumber_0_iv_13[2] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_12[2]  (
	.A(Uart2RxFifoData[2]),
	.B(Uart1RxFifoData[2]),
	.C(un28_readreq_Z),
	.D(un22_readreq_Z),
	.Y(un1_serialnumber_0_iv_12_Z[2])
);
defparam \un1_serialnumber_0_iv_12[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_11[2]  (
	.A(PPSCount[2]),
	.B(MonitorAdcChannelReadIndex_i_Z[2]),
	.C(un54_readreq_Z),
	.D(un8_readreq_Z),
	.Y(un1_serialnumber_0_iv_11_Z[2])
);
defparam \un1_serialnumber_0_iv_11[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_9[2]  (
	.A(PosDet4AOffStep[2]),
	.B(PosDet4AOnStep[2]),
	.C(un116_readreq_Z),
	.D(un114_readreq_Z),
	.Y(un1_serialnumber_0_iv_9_Z[2])
);
defparam \un1_serialnumber_0_iv_9[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_8[2]  (
	.A(un16_readreq_Z),
	.B(un138_readreq_Z),
	.C(PosDet2BOnStep[2]),
	.D(Uart0RxFifoData[2]),
	.Y(un1_serialnumber_0_iv_8_Z[2])
);
defparam \un1_serialnumber_0_iv_8[2] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[2]  (
	.A(un34_readreq_Z),
	.B(un90_readreq_Z),
	.C(PosDetB1OnStep[2]),
	.D(Uart3RxFifoData[2]),
	.Y(un1_serialnumber_0_iv_7_Z[2])
);
defparam \un1_serialnumber_0_iv_7[2] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_6[2]  (
	.A(PosDet6BOnStep[2]),
	.B(PosDet7AOffStep[2]),
	.C(un154_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_0_iv_6_Z[2])
);
defparam \un1_serialnumber_0_iv_6[2] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_5[2]  (
	.A(un40_readreq_Z),
	.B(un106_readreq_Z),
	.C(PosDet2AOnStep[2]),
	.D(UartUsbRxFifoData[2]),
	.Y(un1_serialnumber_0_iv_5_Z[2])
);
defparam \un1_serialnumber_0_iv_5[2] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_4[2]  (
	.A(un156_readreq_Z),
	.B(un46_readreq_Z),
	.C(PosDet6BOffStep[2]),
	.D(UartGpsRxFifoData[2]),
	.Y(un1_serialnumber_0_iv_4_Z[2])
);
defparam \un1_serialnumber_0_iv_4[2] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[2]  (
	.A(PosDetHomeAOffStep[2]),
	.B(PosDet0BOffStep[2]),
	.C(un132_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_0_iv_3_Z[2])
);
defparam \un1_serialnumber_0_iv_3[2] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[2]  (
	.A(un126_readreq_Z),
	.B(un48_readreq_Z),
	.C(PosDet7AOnStep[2]),
	.D(UartGpsTxFifoEmpty),
	.Y(un1_serialnumber_0_iv_2_Z[2])
);
defparam \un1_serialnumber_0_iv_2[2] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[2]  (
	.A(un76_readreq_Z),
	.B(un42_readreq_Z),
	.C(PosDetA1OffStep[2]),
	.D(UartUsbTxFifoEmpty),
	.Y(un1_serialnumber_0_iv_1_Z[2])
);
defparam \un1_serialnumber_0_iv_1[2] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_39[7]  (
	.A(un24_readreq_Z),
	.B(un64_readreq_Z),
	.C(PosSenseBit1B_c),
	.D(un18_readreq_Z),
	.Y(un1_serialnumber_1_iv_39_Z[7])
);
defparam \un1_serialnumber_1_iv_39[7] .INIT=16'hFFAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_32[7]  (
	.A(PosDetHomeBOnStep[7]),
	.B(PosDetB0OffStep[7]),
	.C(un88_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_1_iv_32_Z[7])
);
defparam \un1_serialnumber_1_iv_32[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_28[7]  (
	.A(PosDet3AOnStep[7]),
	.B(PosDet0AOnStep[7]),
	.C(un110_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_1_iv_28_Z[7])
);
defparam \un1_serialnumber_1_iv_28[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_27[7]  (
	.A(PosDet1AOnStep[7]),
	.B(PosDet3AOffStep[7]),
	.C(un112_readreq_Z),
	.D(un102_readreq_Z),
	.Y(un1_serialnumber_1_iv_27_Z[7])
);
defparam \un1_serialnumber_1_iv_27[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_24[7]  (
	.A(PosDetB2OffStep[7]),
	.B(PosDetA2OffStep[7]),
	.C(un96_readreq_Z),
	.D(un80_readreq_Z),
	.Y(un1_serialnumber_1_iv_24_Z[7])
);
defparam \un1_serialnumber_1_iv_24[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_23[7]  (
	.A(PosDet7BOffStep[7]),
	.B(PosDetA0OffStep[7]),
	.C(un160_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_1_iv_23_Z[7])
);
defparam \un1_serialnumber_1_iv_23[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_22[7]  (
	.A(PosDet6AOffStep[7]),
	.B(PosDet4BOffStep[7]),
	.C(un148_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_1_iv_22_Z[7])
);
defparam \un1_serialnumber_1_iv_22[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_21[7]  (
	.A(PosDet1BOffStep[7]),
	.B(PosDet3BOffStep[7]),
	.C(un144_readreq_Z),
	.D(un136_readreq_Z),
	.Y(un1_serialnumber_1_iv_21_Z[7])
);
defparam \un1_serialnumber_1_iv_21[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_20[7]  (
	.A(PosDetA2OnStep[7]),
	.B(PosDetB2OnStep[7]),
	.C(un94_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_1_iv_20_Z[7])
);
defparam \un1_serialnumber_1_iv_20[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_19[7]  (
	.A(PosDet3BOnStep[7]),
	.B(PosDet7BOnStep[7]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_1_iv_19_Z[7])
);
defparam \un1_serialnumber_1_iv_19[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_18[7]  (
	.A(PosDetA0OnStep[7]),
	.B(PosDet1BOnStep[7]),
	.C(un134_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_1_iv_18_Z[7])
);
defparam \un1_serialnumber_1_iv_18[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_17[7]  (
	.A(PosDet5AOnStep[7]),
	.B(MotorSeekStep[7]),
	.C(un118_readreq_Z),
	.D(un60_readreq_Z),
	.Y(un1_serialnumber_1_iv_17_Z[7])
);
defparam \un1_serialnumber_1_iv_17[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_16[7]  (
	.A(un56_readreq_Z),
	.B(un50_readreq_Z),
	.C(Uart0ClkDivider[7]),
	.D(PPSCounter[7]),
	.Y(un1_serialnumber_1_iv_16_Z[7])
);
defparam \un1_serialnumber_1_iv_16[7] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_15[7]  (
	.A(PosDet0BOnStep[7]),
	.B(PosDetHomeAOnStep[7]),
	.C(un130_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_1_iv_15_Z[7])
);
defparam \un1_serialnumber_1_iv_15[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_14[7]  (
	.A(PosDet5BOnStep[7]),
	.B(PosDet4BOnStep[7]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_1_iv_14_Z[7])
);
defparam \un1_serialnumber_1_iv_14[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_13[7]  (
	.A(PosDet2AOffStep[7]),
	.B(PosDet5BOffStep[7]),
	.C(un152_readreq_Z),
	.D(un108_readreq_Z),
	.Y(un1_serialnumber_1_iv_13_Z[7])
);
defparam \un1_serialnumber_1_iv_13[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_12[7]  (
	.A(ClkDacReadback[7]),
	.B(un42_readreq_Z),
	.C(un48_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_1_iv_12_Z[7])
);
defparam \un1_serialnumber_1_iv_12[7] .INIT=16'hFDFC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_11[7]  (
	.A(un28_readreq_Z),
	.B(un104_readreq_Z),
	.C(PosDet1AOffStep[7]),
	.D(Uart2RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_11_Z[7])
);
defparam \un1_serialnumber_1_iv_11[7] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_10[7]  (
	.A(un22_readreq_Z),
	.B(un54_readreq_Z),
	.C(PPSCount[7]),
	.D(Uart1RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_10_Z[7])
);
defparam \un1_serialnumber_1_iv_10[7] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_9[7]  (
	.A(PosDetHomeBOffStep[7]),
	.B(PosDetA1OnStep[7]),
	.C(un84_readreq_Z),
	.D(un74_readreq_Z),
	.Y(un1_serialnumber_1_iv_9_Z[7])
);
defparam \un1_serialnumber_1_iv_9[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_7[7]  (
	.A(un16_readreq_Z),
	.B(un138_readreq_Z),
	.C(PosDet2BOnStep[7]),
	.D(Uart0RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_7_Z[7])
);
defparam \un1_serialnumber_1_iv_7[7] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_6[7]  (
	.A(un34_readreq_Z),
	.B(un90_readreq_Z),
	.C(PosDetB1OnStep[7]),
	.D(Uart3RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_6_Z[7])
);
defparam \un1_serialnumber_1_iv_6[7] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5[7]  (
	.A(PosDet6BOnStep[7]),
	.B(PosDet7AOffStep[7]),
	.C(un154_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_1_iv_5_Z[7])
);
defparam \un1_serialnumber_1_iv_5[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_1_iv_4[7]  (
	.A(un40_readreq_Z),
	.B(un106_readreq_Z),
	.C(PosDet2AOnStep[7]),
	.D(UartUsbRxFifoData[7]),
	.Y(un1_serialnumber_1_iv_4_Z[7])
);
defparam \un1_serialnumber_1_iv_4[7] .INIT=16'h0CAE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_3[7]  (
	.A(un156_readreq_Z),
	.B(un46_readreq_Z),
	.C(PosDet6BOffStep[7]),
	.D(UartGpsRxFifoData[7]),
	.Y(un1_serialnumber_1_iv_3_Z[7])
);
defparam \un1_serialnumber_1_iv_3[7] .INIT=16'h0ACE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[7]  (
	.A(PosDetHomeAOffStep[7]),
	.B(PosDet0BOffStep[7]),
	.C(un132_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_1_iv_2_Z[7])
);
defparam \un1_serialnumber_1_iv_2[7] .INIT=16'h7530;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1[7]  (
	.A(PosDet7AOnStep[7]),
	.B(PosDetA1OffStep[7]),
	.C(un126_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_1_iv_1_Z[7])
);
defparam \un1_serialnumber_1_iv_1[7] .INIT=16'h7350;
// @33:422
  CFG4 \un1_serialnumber_0_iv_30[5]  (
	.A(PosDetHomeBOnStep[5]),
	.B(PosDetB0OnStep[5]),
	.C(un86_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_0_iv_30_Z[5])
);
defparam \un1_serialnumber_0_iv_30[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_27[5]  (
	.A(PosDet3AOnStep[5]),
	.B(PosDet1AOnStep[5]),
	.C(un110_readreq_Z),
	.D(un102_readreq_Z),
	.Y(un1_serialnumber_0_iv_27_Z[5])
);
defparam \un1_serialnumber_0_iv_27[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_23[5]  (
	.A(PosDetA0OffStep[5]),
	.B(PosDetB2OffStep[5]),
	.C(un96_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_0_iv_23_Z[5])
);
defparam \un1_serialnumber_0_iv_23[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_21[5]  (
	.A(PosDet4BOffStep[5]),
	.B(PosDet7BOffStep[5]),
	.C(un160_readreq_Z),
	.D(un148_readreq_Z),
	.Y(un1_serialnumber_0_iv_21_Z[5])
);
defparam \un1_serialnumber_0_iv_21[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_20[5]  (
	.A(PosDet3BOffStep[5]),
	.B(PosDetA2OnStep[5]),
	.C(un144_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_0_iv_20_Z[5])
);
defparam \un1_serialnumber_0_iv_20[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_19[5]  (
	.A(PosDetA0OnStep[5]),
	.B(PosDetB2OnStep[5]),
	.C(un94_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_0_iv_19_Z[5])
);
defparam \un1_serialnumber_0_iv_19[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_18[5]  (
	.A(PosDet1BOnStep[5]),
	.B(PosDet7BOnStep[5]),
	.C(un158_readreq_Z),
	.D(un134_readreq_Z),
	.Y(un1_serialnumber_0_iv_18_Z[5])
);
defparam \un1_serialnumber_0_iv_18[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_17[5]  (
	.A(PosDet5AOnStep[5]),
	.B(PosDet3BOnStep[5]),
	.C(un142_readreq_Z),
	.D(un118_readreq_Z),
	.Y(un1_serialnumber_0_iv_17_Z[5])
);
defparam \un1_serialnumber_0_iv_17[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_15[5]  (
	.A(PPSCounter[5]),
	.B(PosDetHomeAOnStep[5]),
	.C(un66_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_0_iv_15_Z[5])
);
defparam \un1_serialnumber_0_iv_15[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_13[5]  (
	.A(PosDet5BOnStep[5]),
	.B(PosDet0AOffStep[5]),
	.C(un150_readreq_Z),
	.D(un100_readreq_Z),
	.Y(un1_serialnumber_0_iv_13_Z[5])
);
defparam \un1_serialnumber_0_iv_13[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_12[5]  (
	.A(PosDet2AOffStep[5]),
	.B(PosDet5BOffStep[5]),
	.C(un152_readreq_Z),
	.D(un108_readreq_Z),
	.Y(un1_serialnumber_0_iv_12_Z[5])
);
defparam \un1_serialnumber_0_iv_12[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_11[5]  (
	.A(PosDet1AOffStep[5]),
	.B(ClkDacReadback[5]),
	.C(un104_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_0_iv_11_Z[5])
);
defparam \un1_serialnumber_0_iv_11[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_10[5]  (
	.A(un28_readreq_Z),
	.B(un54_readreq_Z),
	.C(PPSCount[5]),
	.D(Uart2RxFifoData[5]),
	.Y(un1_serialnumber_0_iv_10_Z[5])
);
defparam \un1_serialnumber_0_iv_10[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_9[5]  (
	.A(PosDet4AOffStep[5]),
	.B(PosDetA1OnStep[5]),
	.C(un116_readreq_Z),
	.D(un74_readreq_Z),
	.Y(un1_serialnumber_0_iv_9_Z[5])
);
defparam \un1_serialnumber_0_iv_9[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_8[5]  (
	.A(PosDet4AOnStep[5]),
	.B(PosDetHomeBOffStep[5]),
	.C(un114_readreq_Z),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_0_iv_8_Z[5])
);
defparam \un1_serialnumber_0_iv_8[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[5]  (
	.A(un16_readreq_Z),
	.B(un138_readreq_Z),
	.C(PosDet2BOnStep[5]),
	.D(Uart0RxFifoData[5]),
	.Y(un1_serialnumber_0_iv_7_Z[5])
);
defparam \un1_serialnumber_0_iv_7[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_6[5]  (
	.A(un34_readreq_Z),
	.B(un90_readreq_Z),
	.C(PosDetB1OnStep[5]),
	.D(Uart3RxFifoData[5]),
	.Y(un1_serialnumber_0_iv_6_Z[5])
);
defparam \un1_serialnumber_0_iv_6[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_5[5]  (
	.A(PosDet6BOnStep[5]),
	.B(PosDet7AOffStep[5]),
	.C(un154_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_0_iv_5_Z[5])
);
defparam \un1_serialnumber_0_iv_5[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_4[5]  (
	.A(un40_readreq_Z),
	.B(un106_readreq_Z),
	.C(PosDet2AOnStep[5]),
	.D(UartUsbRxFifoData[5]),
	.Y(un1_serialnumber_0_iv_4_Z[5])
);
defparam \un1_serialnumber_0_iv_4[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[5]  (
	.A(PosDet6BOffStep[5]),
	.B(PosDet0BOffStep[5]),
	.C(un156_readreq_Z),
	.D(un132_readreq_Z),
	.Y(un1_serialnumber_0_iv_3_Z[5])
);
defparam \un1_serialnumber_0_iv_3[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[5]  (
	.A(PosDet7AOnStep[5]),
	.B(PosDetHomeAOffStep[5]),
	.C(un126_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_0_iv_2_Z[5])
);
defparam \un1_serialnumber_0_iv_2[5] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[5]  (
	.A(PosDetA1OffStep[5]),
	.B(PosDet2BOffStep[5]),
	.C(un140_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_0_iv_1_Z[5])
);
defparam \un1_serialnumber_0_iv_1[5] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_31[8]  (
	.A(un24_readreq_Z),
	.B(un122_readreq_Z),
	.C(PosDet6AOnStep[8]),
	.D(Uart1RxFifoCount[0]),
	.Y(un1_serialnumber_1_iv_31_Z[8])
);
defparam \un1_serialnumber_1_iv_31[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_29[8]  (
	.A(PosDetB0OffStep[8]),
	.B(PosDetB0OnStep[8]),
	.C(un88_readreq_Z),
	.D(un86_readreq_Z),
	.Y(un1_serialnumber_1_iv_29_Z[8])
);
defparam \un1_serialnumber_1_iv_29[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_28[8]  (
	.A(PosDetB1OffStep[8]),
	.B(Fault1V_c),
	.C(un62_readreq_Z),
	.D(un92_readreq_Z),
	.Y(un1_serialnumber_1_iv_28_Z[8])
);
defparam \un1_serialnumber_1_iv_28[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_26[8]  (
	.A(PosDet3AOffStep[8]),
	.B(PosDet3AOnStep[8]),
	.C(un112_readreq_Z),
	.D(un110_readreq_Z),
	.Y(un1_serialnumber_1_iv_26_Z[8])
);
defparam \un1_serialnumber_1_iv_26[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_25[8]  (
	.A(PosDet1AOnStep[8]),
	.B(PosDet0AOnStep[8]),
	.C(un102_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_1_iv_25_Z[8])
);
defparam \un1_serialnumber_1_iv_25[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_22[8]  (
	.A(PosDetA0OffStep[8]),
	.B(PosDetA2OffStep[8]),
	.C(un80_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_1_iv_22_Z[8])
);
defparam \un1_serialnumber_1_iv_22[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_21[8]  (
	.A(PosDet7BOffStep[8]),
	.B(PosDet6AOffStep[8]),
	.C(un160_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_1_iv_21_Z[8])
);
defparam \un1_serialnumber_1_iv_21[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_20[8]  (
	.A(PosDet4BOffStep[8]),
	.B(PosDet3BOffStep[8]),
	.C(un148_readreq_Z),
	.D(un144_readreq_Z),
	.Y(un1_serialnumber_1_iv_20_Z[8])
);
defparam \un1_serialnumber_1_iv_20[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_19[8]  (
	.A(PosDetB2OnStep[8]),
	.B(PosDet1BOffStep[8]),
	.C(un136_readreq_Z),
	.D(un94_readreq_Z),
	.Y(un1_serialnumber_1_iv_19_Z[8])
);
defparam \un1_serialnumber_1_iv_19[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_18[8]  (
	.A(PosDetA2OnStep[8]),
	.B(PosDetA0OnStep[8]),
	.C(un78_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_1_iv_18_Z[8])
);
defparam \un1_serialnumber_1_iv_18[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_17[8]  (
	.A(PosDet3BOnStep[8]),
	.B(PosDet7BOnStep[8]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_1_iv_17_Z[8])
);
defparam \un1_serialnumber_1_iv_17[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_16[8]  (
	.A(PosDet5AOnStep[8]),
	.B(PosDet1BOnStep[8]),
	.C(un134_readreq_Z),
	.D(un118_readreq_Z),
	.Y(un1_serialnumber_1_iv_16_Z[8])
);
defparam \un1_serialnumber_1_iv_16[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_15[8]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart1ClkDivider[0]),
	.D(MotorSeekStep[8]),
	.Y(un1_serialnumber_1_iv_15_Z[8])
);
defparam \un1_serialnumber_1_iv_15[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_14[8]  (
	.A(un56_readreq_Z),
	.B(un30_readreq_Z),
	.C(Uart2RxFifoCount[0]),
	.D(PPSCounter[8]),
	.Y(un1_serialnumber_1_iv_14_Z[8])
);
defparam \un1_serialnumber_1_iv_14[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_13[8]  (
	.A(PosDet0BOnStep[8]),
	.B(PosDetHomeAOnStep[8]),
	.C(un130_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_1_iv_13_Z[8])
);
defparam \un1_serialnumber_1_iv_13[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_12[8]  (
	.A(PosDet5BOnStep[8]),
	.B(PosDet4BOnStep[8]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_1_iv_12_Z[8])
);
defparam \un1_serialnumber_1_iv_12[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_11[8]  (
	.A(PosDet5BOffStep[8]),
	.B(PosDet0AOffStep[8]),
	.C(un152_readreq_Z),
	.D(un100_readreq_Z),
	.Y(un1_serialnumber_1_iv_11_Z[8])
);
defparam \un1_serialnumber_1_iv_11[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_10[8]  (
	.A(PosDet2AOffStep[8]),
	.B(ClkDacReadback[8]),
	.C(un108_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_1_iv_10_Z[8])
);
defparam \un1_serialnumber_1_iv_10[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_9[8]  (
	.A(un36_readreq_Z),
	.B(un104_readreq_Z),
	.C(PosDet1AOffStep[8]),
	.D(Uart3RxFifoCount[0]),
	.Y(un1_serialnumber_1_iv_9_Z[8])
);
defparam \un1_serialnumber_1_iv_9[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_8[8]  (
	.A(PPSCount[8]),
	.B(PosDetA1OnStep[8]),
	.C(un74_readreq_Z),
	.D(un54_readreq_Z),
	.Y(un1_serialnumber_1_iv_8_Z[8])
);
defparam \un1_serialnumber_1_iv_8[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_7[8]  (
	.A(PosDet4AOffStep[8]),
	.B(PosDetHomeBOffStep[8]),
	.C(un116_readreq_Z),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_1_iv_7_Z[8])
);
defparam \un1_serialnumber_1_iv_7[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_6[8]  (
	.A(PosDetB1OnStep[8]),
	.B(PosDet4AOnStep[8]),
	.C(un114_readreq_Z),
	.D(un90_readreq_Z),
	.Y(un1_serialnumber_1_iv_6_Z[8])
);
defparam \un1_serialnumber_1_iv_6[8] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5[8]  (
	.A(PosDet6BOnStep[8]),
	.B(PosDet2AOnStep[8]),
	.C(un154_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_serialnumber_1_iv_5_Z[8])
);
defparam \un1_serialnumber_1_iv_5[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_3[8]  (
	.A(un132_readreq_Z),
	.B(un48_readreq_Z),
	.C(PosDet0BOffStep[8]),
	.D(UartGpsRxFifoCount[0]),
	.Y(un1_serialnumber_1_iv_3_Z[8])
);
defparam \un1_serialnumber_1_iv_3[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[8]  (
	.A(PosDet7AOnStep[8]),
	.B(PosDetA1OffStep[8]),
	.C(un126_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_1_iv_2_Z[8])
);
defparam \un1_serialnumber_1_iv_2[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1[8]  (
	.A(un140_readreq_Z),
	.B(un42_readreq_Z),
	.C(PosDet2BOffStep[8]),
	.D(UartUsbRxFifoCount[0]),
	.Y(un1_serialnumber_1_iv_1_Z[8])
);
defparam \un1_serialnumber_1_iv_1[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_0_0[8]  (
	.A(PosDet2BOnStep[8]),
	.B(PosDet7AOffStep[8]),
	.C(un138_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_1_iv_0_0_Z[8])
);
defparam \un1_serialnumber_1_iv_0_0[8] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_31[13]  (
	.A(un24_readreq_Z),
	.B(un122_readreq_Z),
	.C(PosDet6AOnStep[13]),
	.D(Uart1RxFifoCount[5]),
	.Y(un1_serialnumber_1_iv_31_Z[13])
);
defparam \un1_serialnumber_1_iv_31[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_29[13]  (
	.A(PosDetB0OffStep[13]),
	.B(PosDetB0OnStep[13]),
	.C(un88_readreq_Z),
	.D(un86_readreq_Z),
	.Y(un1_serialnumber_1_iv_29_Z[13])
);
defparam \un1_serialnumber_1_iv_29[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_28[13]  (
	.A(LedR_i_Z),
	.B(PosDetB1OffStep[13]),
	.C(un92_readreq_Z),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_1_iv_28_Z[13])
);
defparam \un1_serialnumber_1_iv_28[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_26[13]  (
	.A(PosDet3AOffStep[13]),
	.B(PosDet3AOnStep[13]),
	.C(un112_readreq_Z),
	.D(un110_readreq_Z),
	.Y(un1_serialnumber_1_iv_26_Z[13])
);
defparam \un1_serialnumber_1_iv_26[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_25[13]  (
	.A(PosDet1AOnStep[13]),
	.B(PosDet0AOnStep[13]),
	.C(un102_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_1_iv_25_Z[13])
);
defparam \un1_serialnumber_1_iv_25[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_22[13]  (
	.A(PosDetA0OffStep[13]),
	.B(PosDetA2OffStep[13]),
	.C(un80_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_serialnumber_1_iv_22_Z[13])
);
defparam \un1_serialnumber_1_iv_22[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_21[13]  (
	.A(PosDet7BOffStep[13]),
	.B(PosDet6AOffStep[13]),
	.C(un160_readreq_Z),
	.D(un124_readreq_Z),
	.Y(un1_serialnumber_1_iv_21_Z[13])
);
defparam \un1_serialnumber_1_iv_21[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_20[13]  (
	.A(PosDet4BOffStep[13]),
	.B(PosDet3BOffStep[13]),
	.C(un148_readreq_Z),
	.D(un144_readreq_Z),
	.Y(un1_serialnumber_1_iv_20_Z[13])
);
defparam \un1_serialnumber_1_iv_20[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_19[13]  (
	.A(PosDetB2OnStep[13]),
	.B(PosDet1BOffStep[13]),
	.C(un136_readreq_Z),
	.D(un94_readreq_Z),
	.Y(un1_serialnumber_1_iv_19_Z[13])
);
defparam \un1_serialnumber_1_iv_19[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_18[13]  (
	.A(PosDetA2OnStep[13]),
	.B(PosDetA0OnStep[13]),
	.C(un78_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_1_iv_18_Z[13])
);
defparam \un1_serialnumber_1_iv_18[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_17[13]  (
	.A(PosDet3BOnStep[13]),
	.B(PosDet7BOnStep[13]),
	.C(un158_readreq_Z),
	.D(un142_readreq_Z),
	.Y(un1_serialnumber_1_iv_17_Z[13])
);
defparam \un1_serialnumber_1_iv_17[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_16[13]  (
	.A(PosDet5AOnStep[13]),
	.B(PosDet1BOnStep[13]),
	.C(un134_readreq_Z),
	.D(un118_readreq_Z),
	.Y(un1_serialnumber_1_iv_16_Z[13])
);
defparam \un1_serialnumber_1_iv_16[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_15[13]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart1ClkDivider[5]),
	.D(MotorSeekStep[13]),
	.Y(un1_serialnumber_1_iv_15_Z[13])
);
defparam \un1_serialnumber_1_iv_15[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_14[13]  (
	.A(un56_readreq_Z),
	.B(un30_readreq_Z),
	.C(Uart2RxFifoCount[5]),
	.D(PPSCounter[13]),
	.Y(un1_serialnumber_1_iv_14_Z[13])
);
defparam \un1_serialnumber_1_iv_14[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_13[13]  (
	.A(PosDet0BOnStep[13]),
	.B(PosDetHomeAOnStep[13]),
	.C(un130_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_1_iv_13_Z[13])
);
defparam \un1_serialnumber_1_iv_13[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_12[13]  (
	.A(PosDet5BOnStep[13]),
	.B(PosDet4BOnStep[13]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_1_iv_12_Z[13])
);
defparam \un1_serialnumber_1_iv_12[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_10[13]  (
	.A(PosDet2AOffStep[13]),
	.B(ClkDacReadback[13]),
	.C(un108_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_1_iv_10_Z[13])
);
defparam \un1_serialnumber_1_iv_10[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_8[13]  (
	.A(PPSCount[13]),
	.B(PosDetA1OnStep[13]),
	.C(un74_readreq_Z),
	.D(un54_readreq_Z),
	.Y(un1_serialnumber_1_iv_8_Z[13])
);
defparam \un1_serialnumber_1_iv_8[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_7[13]  (
	.A(PosDet4AOffStep[13]),
	.B(PosDetHomeBOffStep[13]),
	.C(un116_readreq_Z),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_1_iv_7_Z[13])
);
defparam \un1_serialnumber_1_iv_7[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_6[13]  (
	.A(PosDetB1OnStep[13]),
	.B(PosDet4AOnStep[13]),
	.C(un114_readreq_Z),
	.D(un90_readreq_Z),
	.Y(un1_serialnumber_1_iv_6_Z[13])
);
defparam \un1_serialnumber_1_iv_6[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5[13]  (
	.A(PosDet6BOnStep[13]),
	.B(PosDet2AOnStep[13]),
	.C(un154_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_serialnumber_1_iv_5_Z[13])
);
defparam \un1_serialnumber_1_iv_5[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_4[13]  (
	.A(PosDetHomeAOffStep[13]),
	.B(PosDet6BOffStep[13]),
	.C(un156_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_1_iv_4_Z[13])
);
defparam \un1_serialnumber_1_iv_4[13] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_3[13]  (
	.A(un132_readreq_Z),
	.B(un48_readreq_Z),
	.C(PosDet0BOffStep[13]),
	.D(UartGpsRxFifoCount[5]),
	.Y(un1_serialnumber_1_iv_3_Z[13])
);
defparam \un1_serialnumber_1_iv_3[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[13]  (
	.A(PosDet7AOnStep[13]),
	.B(PosDetA1OffStep[13]),
	.C(un126_readreq_Z),
	.D(un76_readreq_Z),
	.Y(un1_serialnumber_1_iv_2_Z[13])
);
defparam \un1_serialnumber_1_iv_2[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1[13]  (
	.A(un140_readreq_Z),
	.B(un42_readreq_Z),
	.C(PosDet2BOffStep[13]),
	.D(UartUsbRxFifoCount[5]),
	.Y(un1_serialnumber_1_iv_1_Z[13])
);
defparam \un1_serialnumber_1_iv_1[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_0[13]  (
	.A(PosDet2BOnStep[13]),
	.B(PosDet7AOffStep[13]),
	.C(un138_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_1_iv_0_Z[13])
);
defparam \un1_serialnumber_1_iv_0[13] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_31[9]  (
	.A(un24_readreq_Z),
	.B(un122_readreq_Z),
	.C(PosDet6AOnStep[9]),
	.D(Uart1RxFifoCount[1]),
	.Y(un1_serialnumber_0_iv_31_Z[9])
);
defparam \un1_serialnumber_0_iv_31[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_29[9]  (
	.A(PosDetHomeBOnStep[9]),
	.B(PosDetB0OnStep[9]),
	.C(un86_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_0_iv_29_Z[9])
);
defparam \un1_serialnumber_0_iv_29[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_26[9]  (
	.A(PosDet3AOnStep[9]),
	.B(PosDet1AOnStep[9]),
	.C(un110_readreq_Z),
	.D(un102_readreq_Z),
	.Y(un1_serialnumber_0_iv_26_Z[9])
);
defparam \un1_serialnumber_0_iv_26[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_25[9]  (
	.A(PosDet3AOffStep[9]),
	.B(PosDet0AOnStep[9]),
	.C(un112_readreq_Z),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_0_iv_25_Z[9])
);
defparam \un1_serialnumber_0_iv_25[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_20[9]  (
	.A(PosDet4BOffStep[9]),
	.B(PosDet7BOffStep[9]),
	.C(un160_readreq_Z),
	.D(un148_readreq_Z),
	.Y(un1_serialnumber_0_iv_20_Z[9])
);
defparam \un1_serialnumber_0_iv_20[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_19[9]  (
	.A(PosDet3BOffStep[9]),
	.B(PosDetA2OnStep[9]),
	.C(un144_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_serialnumber_0_iv_19_Z[9])
);
defparam \un1_serialnumber_0_iv_19[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_18[9]  (
	.A(PosDetA0OnStep[9]),
	.B(PosDetB2OnStep[9]),
	.C(un94_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_0_iv_18_Z[9])
);
defparam \un1_serialnumber_0_iv_18[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_17[9]  (
	.A(PosDet1BOnStep[9]),
	.B(PosDet7BOnStep[9]),
	.C(un158_readreq_Z),
	.D(un134_readreq_Z),
	.Y(un1_serialnumber_0_iv_17_Z[9])
);
defparam \un1_serialnumber_0_iv_17[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_16[9]  (
	.A(PosDet5AOnStep[9]),
	.B(PosDet3BOnStep[9]),
	.C(un142_readreq_Z),
	.D(un118_readreq_Z),
	.Y(un1_serialnumber_0_iv_16_Z[9])
);
defparam \un1_serialnumber_0_iv_16[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_15[9]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart1ClkDivider[1]),
	.D(MotorSeekStep[9]),
	.Y(un1_serialnumber_0_iv_15_Z[9])
);
defparam \un1_serialnumber_0_iv_15[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_14[9]  (
	.A(un56_readreq_Z),
	.B(un30_readreq_Z),
	.C(Uart2RxFifoCount[1]),
	.D(PPSCounter[9]),
	.Y(un1_serialnumber_0_iv_14_Z[9])
);
defparam \un1_serialnumber_0_iv_14[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_13[9]  (
	.A(PosDet0BOnStep[9]),
	.B(PosDetHomeAOnStep[9]),
	.C(un130_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_serialnumber_0_iv_13_Z[9])
);
defparam \un1_serialnumber_0_iv_13[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_12[9]  (
	.A(PosDet5BOnStep[9]),
	.B(PosDet4BOnStep[9]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_0_iv_12_Z[9])
);
defparam \un1_serialnumber_0_iv_12[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_10[9]  (
	.A(PosDet2AOffStep[9]),
	.B(ClkDacReadback[9]),
	.C(un108_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_0_iv_10_Z[9])
);
defparam \un1_serialnumber_0_iv_10[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_8[9]  (
	.A(PPSCount[9]),
	.B(PosDetA1OnStep[9]),
	.C(un74_readreq_Z),
	.D(un54_readreq_Z),
	.Y(un1_serialnumber_0_iv_8_Z[9])
);
defparam \un1_serialnumber_0_iv_8[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[9]  (
	.A(PosDet4AOffStep[9]),
	.B(PosDetHomeBOffStep[9]),
	.C(un116_readreq_Z),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_0_iv_7_Z[9])
);
defparam \un1_serialnumber_0_iv_7[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_5[9]  (
	.A(PosDet6BOnStep[9]),
	.B(PosDet2AOnStep[9]),
	.C(un154_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_serialnumber_0_iv_5_Z[9])
);
defparam \un1_serialnumber_0_iv_5[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_4[9]  (
	.A(PosDet6BOffStep[9]),
	.B(PosDet0BOffStep[9]),
	.C(un156_readreq_Z),
	.D(un132_readreq_Z),
	.Y(un1_serialnumber_0_iv_4_Z[9])
);
defparam \un1_serialnumber_0_iv_4[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[9]  (
	.A(un68_readreq_Z),
	.B(un48_readreq_Z),
	.C(PosDetHomeAOffStep[9]),
	.D(UartGpsRxFifoCount[1]),
	.Y(un1_serialnumber_0_iv_3_Z[9])
);
defparam \un1_serialnumber_0_iv_3[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[9]  (
	.A(PosDet7AOnStep[9]),
	.B(PosDet2BOffStep[9]),
	.C(un140_readreq_Z),
	.D(un126_readreq_Z),
	.Y(un1_serialnumber_0_iv_2_Z[9])
);
defparam \un1_serialnumber_0_iv_2[9] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[9]  (
	.A(un76_readreq_Z),
	.B(un42_readreq_Z),
	.C(PosDetA1OffStep[9]),
	.D(UartUsbRxFifoCount[1]),
	.Y(un1_serialnumber_0_iv_1_Z[9])
);
defparam \un1_serialnumber_0_iv_1[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0[9]  (
	.A(PosDet2BOnStep[9]),
	.B(PosDet7AOffStep[9]),
	.C(un138_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_0_iv_0_Z[9])
);
defparam \un1_serialnumber_0_iv_0[9] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_31[11]  (
	.A(un24_readreq_Z),
	.B(un122_readreq_Z),
	.C(PosDet6AOnStep[11]),
	.D(Uart1RxFifoCount[3]),
	.Y(un1_serialnumber_0_iv_31_Z[11])
);
defparam \un1_serialnumber_0_iv_31[11] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_29[11]  (
	.A(PosDetHomeBOnStep[11]),
	.B(PosDetB0OnStep[11]),
	.C(un86_readreq_Z),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_0_iv_29_Z[11])
);
defparam \un1_serialnumber_0_iv_29[11] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_26[11]  (
	.A(PosDet3AOnStep[11]),
	.B(PosDet1AOnStep[11]),
	.C(un110_readreq_Z),
	.D(un102_readreq_Z),
	.Y(un1_serialnumber_0_iv_26_Z[11])
);
defparam \un1_serialnumber_0_iv_26[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_20[11]  (
	.A(PosDet4BOffStep[11]),
	.B(PosDet7BOffStep[11]),
	.C(un160_readreq_Z),
	.D(un148_readreq_Z),
	.Y(un1_serialnumber_0_iv_20_Z[11])
);
defparam \un1_serialnumber_0_iv_20[11] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_18[11]  (
	.A(PosDetA2OnStep[11]),
	.B(PosDetA0OnStep[11]),
	.C(un78_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_serialnumber_0_iv_18_Z[11])
);
defparam \un1_serialnumber_0_iv_18[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_16[11]  (
	.A(PosDet5AOnStep[11]),
	.B(PosDet3BOnStep[11]),
	.C(un142_readreq_Z),
	.D(un118_readreq_Z),
	.Y(un1_serialnumber_0_iv_16_Z[11])
);
defparam \un1_serialnumber_0_iv_16[11] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_14[11]  (
	.A(un56_readreq_Z),
	.B(un30_readreq_Z),
	.C(Uart2RxFifoCount[3]),
	.D(PPSCounter[11]),
	.Y(un1_serialnumber_0_iv_14_Z[11])
);
defparam \un1_serialnumber_0_iv_14[11] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_12[11]  (
	.A(PosDet5BOnStep[11]),
	.B(PosDet4BOnStep[11]),
	.C(un150_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_0_iv_12_Z[11])
);
defparam \un1_serialnumber_0_iv_12[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_11[11]  (
	.A(PosDet5BOffStep[11]),
	.B(PosDet0AOffStep[11]),
	.C(un152_readreq_Z),
	.D(un100_readreq_Z),
	.Y(un1_serialnumber_0_iv_11_Z[11])
);
defparam \un1_serialnumber_0_iv_11[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_10[11]  (
	.A(PosDet2AOffStep[11]),
	.B(ClkDacReadback[11]),
	.C(un108_readreq_Z),
	.D(un58_readreq_Z),
	.Y(un1_serialnumber_0_iv_10_Z[11])
);
defparam \un1_serialnumber_0_iv_10[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_9[11]  (
	.A(un36_readreq_Z),
	.B(un104_readreq_Z),
	.C(PosDet1AOffStep[11]),
	.D(Uart3RxFifoCount[3]),
	.Y(un1_serialnumber_0_iv_9_Z[11])
);
defparam \un1_serialnumber_0_iv_9[11] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[11]  (
	.A(PosDet4AOffStep[11]),
	.B(PosDetHomeBOffStep[11]),
	.C(un116_readreq_Z),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_0_iv_7_Z[11])
);
defparam \un1_serialnumber_0_iv_7[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_6[11]  (
	.A(PosDetB1OnStep[11]),
	.B(PosDet4AOnStep[11]),
	.C(un114_readreq_Z),
	.D(un90_readreq_Z),
	.Y(un1_serialnumber_0_iv_6_Z[11])
);
defparam \un1_serialnumber_0_iv_6[11] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_5[11]  (
	.A(PosDet6BOnStep[11]),
	.B(PosDet2AOnStep[11]),
	.C(un154_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_serialnumber_0_iv_5_Z[11])
);
defparam \un1_serialnumber_0_iv_5[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_4[11]  (
	.A(PosDet6BOffStep[11]),
	.B(PosDet0BOffStep[11]),
	.C(un156_readreq_Z),
	.D(un132_readreq_Z),
	.Y(un1_serialnumber_0_iv_4_Z[11])
);
defparam \un1_serialnumber_0_iv_4[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[11]  (
	.A(un68_readreq_Z),
	.B(un48_readreq_Z),
	.C(PosDetHomeAOffStep[11]),
	.D(UartGpsRxFifoCount[3]),
	.Y(un1_serialnumber_0_iv_3_Z[11])
);
defparam \un1_serialnumber_0_iv_3[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[11]  (
	.A(PosDet7AOnStep[11]),
	.B(PosDet2BOffStep[11]),
	.C(un140_readreq_Z),
	.D(un126_readreq_Z),
	.Y(un1_serialnumber_0_iv_2_Z[11])
);
defparam \un1_serialnumber_0_iv_2[11] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[11]  (
	.A(un76_readreq_Z),
	.B(un42_readreq_Z),
	.C(PosDetA1OffStep[11]),
	.D(UartUsbRxFifoCount[3]),
	.Y(un1_serialnumber_0_iv_1_Z[11])
);
defparam \un1_serialnumber_0_iv_1[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0[11]  (
	.A(PosDet2BOnStep[11]),
	.B(PosDet7AOffStep[11]),
	.C(un138_readreq_Z),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_0_iv_0_Z[11])
);
defparam \un1_serialnumber_0_iv_0[11] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[22]  (
	.A(UartGpsRxFifoCount[4]),
	.B(Uart2ClkDivider[6]),
	.C(un50_readreq_Z),
	.D(un48_readreq_Z),
	.Y(un1_serialnumber_0_iv_2_Z[22])
);
defparam \un1_serialnumber_0_iv_2[22] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[22]  (
	.A(un54_readreq_Z),
	.B(un42_readreq_Z),
	.C(PPSCount[22]),
	.D(UartUsbRxFifoCount[4]),
	.Y(un1_serialnumber_0_iv_1_Z[22])
);
defparam \un1_serialnumber_0_iv_1[22] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0[22]  (
	.A(MotorCurrentStep[6]),
	.B(PPSCounter[22]),
	.C(un60_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_0_iv_0_Z[22])
);
defparam \un1_serialnumber_0_iv_0[22] .INIT=16'hECA0;
// @33:422
  CFG3 \un1_serialnumber_0_iv_1[20]  (
	.A(UartUsbRxFifoCount_m[2]),
	.B(PPSCount[20]),
	.C(un54_readreq_Z),
	.Y(un1_serialnumber_0_iv_1_Z[20])
);
defparam \un1_serialnumber_0_iv_1[20] .INIT=8'hEA;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0_0[20]  (
	.A(MotorCurrentStep[4]),
	.B(PPSCounter[20]),
	.C(un60_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_serialnumber_0_iv_0_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0_0[20] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_5[26]  (
	.A(Uart1RxFifoCount[8]),
	.B(un52_readreq_Z),
	.C(un24_readreq_Z),
	.D(un4_readreq_Z),
	.Y(un1_serialnumber_1_iv_5_Z[26])
);
defparam \un1_serialnumber_1_iv_5[26] .INIT=16'hFFEC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_3[26]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart3ClkDivider[2]),
	.D(MotorCurrentStep[10]),
	.Y(un1_serialnumber_1_iv_3_Z[26])
);
defparam \un1_serialnumber_1_iv_3[26] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_2[26]  (
	.A(un54_readreq_Z),
	.B(un30_readreq_Z),
	.C(PPSCount[26]),
	.D(Uart2RxFifoCount[8]),
	.Y(un1_serialnumber_1_iv_2_Z[26])
);
defparam \un1_serialnumber_1_iv_2[26] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_1[26]  (
	.A(UartGpsRxFifoCount[8]),
	.B(UartUsbRxFifoCount[8]),
	.C(un48_readreq_Z),
	.D(un42_readreq_Z),
	.Y(un1_serialnumber_1_iv_1_Z[26])
);
defparam \un1_serialnumber_1_iv_1[26] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_0[26]  (
	.A(un56_readreq_Z),
	.B(un36_readreq_Z),
	.C(Uart3RxFifoCount[8]),
	.D(PPSCounter[26]),
	.Y(un1_serialnumber_1_iv_0_Z[26])
);
defparam \un1_serialnumber_1_iv_0[26] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_5[17]  (
	.A(Uart1RxFifoCount[9]),
	.B(Oe1_c),
	.C(un24_readreq_Z),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_0_iv_5_Z[17])
);
defparam \un1_serialnumber_0_iv_5[17] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3[17]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart2ClkDivider[1]),
	.D(MotorCurrentStep[1]),
	.Y(un1_serialnumber_0_iv_3_Z[17])
);
defparam \un1_serialnumber_0_iv_3[17] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[17]  (
	.A(un54_readreq_Z),
	.B(un30_readreq_Z),
	.C(PPSCount[17]),
	.D(Uart2RxFifoCount[9]),
	.Y(un1_serialnumber_0_iv_2_Z[17])
);
defparam \un1_serialnumber_0_iv_2[17] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[17]  (
	.A(UartGpsRxFifoCount[9]),
	.B(UartUsbRxFifoCount[9]),
	.C(un48_readreq_Z),
	.D(un42_readreq_Z),
	.Y(un1_serialnumber_0_iv_1_Z[17])
);
defparam \un1_serialnumber_0_iv_1[17] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_0[17]  (
	.A(un56_readreq_Z),
	.B(un36_readreq_Z),
	.C(Uart3RxFifoCount[9]),
	.D(PPSCounter[17]),
	.Y(un1_serialnumber_0_iv_0_Z[17])
);
defparam \un1_serialnumber_0_iv_0[17] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_3_0[24]  (
	.A(un50_readreq_Z),
	.B(un60_readreq_Z),
	.C(Uart3ClkDivider[0]),
	.D(MotorCurrentStep[8]),
	.Y(un1_serialnumber_0_iv_3_Z[24])
);
defparam \un1_serialnumber_0_iv_3_0[24] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_2[24]  (
	.A(un56_readreq_Z),
	.B(un48_readreq_Z),
	.C(UartGpsRxFifoCount[6]),
	.D(PPSCounter[24]),
	.Y(un1_serialnumber_0_iv_2_Z[24])
);
defparam \un1_serialnumber_0_iv_2[24] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[24]  (
	.A(un54_readreq_Z),
	.B(un42_readreq_Z),
	.C(PPSCount[24]),
	.D(UartUsbRxFifoCount[6]),
	.Y(un1_serialnumber_0_iv_1_Z[24])
);
defparam \un1_serialnumber_0_iv_1[24] .INIT=16'hECA0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_9[18]  (
	.A(un1_serialnumber_1_iv_i_6_tz_Z[18]),
	.B(un1_serialnumber_1_iv_i_3_Z[18]),
	.C(N_874),
	.D(un1_serialnumber_1_iv_i_a19_13_1_Z[18]),
	.Y(un1_serialnumber_1_iv_i_9_Z[18])
);
defparam \un1_serialnumber_1_iv_i_9[18] .INIT=16'hFCEC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_8[18]  (
	.A(un1_serialnumber_1_iv_i_2_Z[18]),
	.B(un1_serialnumber_1_iv_i_5_0_Z[18]),
	.C(N_1175),
	.D(un1_serialnumber_1_iv_i_a19_8_1_Z[18]),
	.Y(un1_serialnumber_1_iv_i_8_Z[18])
);
defparam \un1_serialnumber_1_iv_i_8[18] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_7[27]  (
	.A(N_1069),
	.B(N_1068),
	.C(N_1061),
	.D(N_963_5),
	.Y(un1_serialnumber_1_iv_i_7_Z[27])
);
defparam \un1_serialnumber_1_iv_i_7[27] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_7[23]  (
	.A(N_988),
	.B(N_987),
	.C(N_980),
	.D(N_963_5),
	.Y(un1_serialnumber_1_iv_i_7_Z[23])
);
defparam \un1_serialnumber_1_iv_i_7[23] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_1[30]  (
	.A(un54_readreq_Z),
	.B(un50_readreq_Z),
	.C(PPSCount[30]),
	.D(Uart3ClkDivider[6]),
	.Y(un1_serialnumber_0_iv_1_Z[30])
);
defparam \un1_serialnumber_0_iv_1[30] .INIT=16'hECA0;
// @33:422
  CFG3 \un1_serialnumber_0_iv_0[30]  (
	.A(un4_readreq_Z),
	.B(PPSCounter[30]),
	.C(un56_readreq_Z),
	.Y(un1_serialnumber_0_iv_0_Z[30])
);
defparam \un1_serialnumber_0_iv_0[30] .INIT=8'hEA;
// @33:422
  CFG4 \un1_serialnumber_0_iv_i_5[29]  (
	.A(N_1096_3),
	.B(un1_serialnumber_0_iv_i_2_Z[29]),
	.C(N_1121),
	.D(un1_serialnumber_0_iv_i_0_Z[29]),
	.Y(un1_serialnumber_0_iv_i_5_Z[29])
);
defparam \un1_serialnumber_0_iv_i_5[29] .INIT=16'hFFEC;
  CFG4 \DataOut_RNO_17[14]  (
	.A(PosDet6BOnStep[14]),
	.B(PosDet6BOffStep[14]),
	.C(un156_readreq_Z),
	.D(un154_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_29)
);
defparam \DataOut_RNO_17[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_23[14]  (
	.A(PosDet6AOffStep[14]),
	.B(PosDet6AOnStep[14]),
	.C(un124_readreq_Z),
	.D(un122_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_28)
);
defparam \DataOut_RNO_23[14] .INIT=16'h135F;
  CFG4 \DataOut_RNO_25[14]  (
	.A(PosDet5BOffStep[14]),
	.B(PosDet5BOnStep[14]),
	.C(un152_readreq_Z),
	.D(un150_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_27)
);
defparam \DataOut_RNO_25[14] .INIT=16'h135F;
  CFG4 \DataOut_RNO_26[14]  (
	.A(PosDet5AOffStep_m_0[14]),
	.B(PosDet5AOnStep[14]),
	.C(un118_readreq_Z),
	.D(un120_readreq_0_Z),
	.Y(un1_m3_0_a2_a_a_0_26)
);
defparam \DataOut_RNO_26[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_24[14]  (
	.A(PosDet4BOnStep[14]),
	.B(PosDet4BOffStep[14]),
	.C(un148_readreq_Z),
	.D(un146_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_25)
);
defparam \DataOut_RNO_24[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_19[14]  (
	.A(PosDet4AOffStep[14]),
	.B(PosDet4AOnStep[14]),
	.C(un116_readreq_Z),
	.D(un114_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_24)
);
defparam \DataOut_RNO_19[14] .INIT=16'h135F;
  CFG4 \DataOut_RNO_20[14]  (
	.A(PosDet0BOnStep[14]),
	.B(PosDetB2OffStep[14]),
	.C(un130_readreq_Z),
	.D(un96_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_21)
);
defparam \DataOut_RNO_20[14] .INIT=16'h135F;
  CFG3 \DataOut_RNO_27[14]  (
	.A(PosDetB1OnStep[14]),
	.B(PosDetB1OffStep_m[14]),
	.C(un90_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_20)
);
defparam \DataOut_RNO_27[14] .INIT=8'h13;
  CFG4 \DataOut_RNO_30[14]  (
	.A(PosDetA2OffStep[14]),
	.B(PosDetA2OnStep[14]),
	.C(un80_readreq_Z),
	.D(un78_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_18)
);
defparam \DataOut_RNO_30[14] .INIT=16'h135F;
  CFG4 \DataOut_RNO_29[14]  (
	.A(PosDet0BOffStep[14]),
	.B(PosDetA1OnStep[14]),
	.C(un132_readreq_Z),
	.D(un74_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_17)
);
defparam \DataOut_RNO_29[14] .INIT=16'h135F;
  CFG4 \DataOut_RNO_34[14]  (
	.A(PosDet2BOffStep[14]),
	.B(PosDet2AOnStep[14]),
	.C(un140_readreq_Z),
	.D(un106_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_14)
);
defparam \DataOut_RNO_34[14] .INIT=16'h135F;
  CFG4 \DataOut_RNO_41[14]  (
	.A(PosDetHomeAOnStep[14]),
	.B(PosDet1BOffStep[14]),
	.C(un136_readreq_Z),
	.D(un66_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_12)
);
defparam \DataOut_RNO_41[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_42[14]  (
	.A(PosDetHomeAOffStep[14]),
	.B(PosDetB2OnStep[14]),
	.C(un94_readreq_Z),
	.D(un68_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_11)
);
defparam \DataOut_RNO_42[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_39[14]  (
	.A(PosDetA0OnStep[14]),
	.B(PosDetA1OffStep[14]),
	.C(un76_readreq_Z),
	.D(un70_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_10)
);
defparam \DataOut_RNO_39[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_40[14]  (
	.A(PosDet7BOnStep[14]),
	.B(PosDetA0OffStep[14]),
	.C(un158_readreq_Z),
	.D(un72_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_9)
);
defparam \DataOut_RNO_40[14] .INIT=16'h135F;
  CFG4 \DataOut_RNO_38[14]  (
	.A(PosDet7BOffStep[14]),
	.B(PosDet7AOnStep[14]),
	.C(un160_readreq_Z),
	.D(un126_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_8)
);
defparam \DataOut_RNO_38[14] .INIT=16'h135F;
  CFG3 \DataOut_RNO_37[14]  (
	.A(un48_readreq_Z),
	.B(UartGpsRxFifoCount[6]),
	.C(Uart0RxFifoCount_m[6]),
	.Y(un1_m3_0_a2_a_a_0_5)
);
defparam \DataOut_RNO_37[14] .INIT=8'h07;
  CFG4 \DataOut_RNO_44[14]  (
	.A(PosDetHomeBOffStep[14]),
	.B(PosDetHomeBOnStep_m_0[14]),
	.C(un82_readreq_1_Z),
	.D(un84_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_3)
);
defparam \DataOut_RNO_44[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_13[14]  (
	.A(PosDet0AOffStep_m_0[14]),
	.B(MotorSeekStep[14]),
	.C(un60_readreq_Z),
	.D(un100_readreq_2_Z),
	.Y(un1_m3_0_a2_a_a_0_2)
);
defparam \DataOut_RNO_13[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_2[14]  (
	.A(PPSCounter[14]),
	.B(LedG_i_Z),
	.C(un62_readreq_Z),
	.D(un56_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_1)
);
defparam \DataOut_RNO_2[14] .INIT=16'h153F;
  CFG4 \DataOut_RNO_47[14]  (
	.A(ClkDacReadback_m_0[14]),
	.B(PPSCount[14]),
	.C(un54_readreq_Z),
	.D(un58_readreq_2_Z),
	.Y(un1_m3_0_a2_a_a_0_0)
);
defparam \DataOut_RNO_47[14] .INIT=16'h153F;
// @33:422
  CFG4 \un1_serialnumber_0_iv_28[12]  (
	.A(Uart0RxFifoCount[4]),
	.B(Uart2RxFifoCount[4]),
	.C(un30_readreq_Z),
	.D(un18_readreq_Z),
	.Y(un1_serialnumber_0_iv_4_Z[22])
);
defparam \un1_serialnumber_0_iv_28[12] .INIT=16'hEAC0;
// @33:422
  CFG4 \un1_serialnumber_1_iv_39[4]  (
	.A(un24_readreq_Z),
	.B(un18_readreq_Z),
	.C(un30_readreq_Z),
	.D(un36_readreq_Z),
	.Y(un1_serialnumber_1_iv_39_Z[4])
);
defparam \un1_serialnumber_1_iv_39[4] .INIT=16'hFFFE;
// @33:348
  CFG3 un1_LastWriteReq_1 (
	.A(un58_readreq_Z),
	.B(LastWriteReq_Z),
	.C(un62_readreq_Z),
	.Y(un1_LastWriteReq_1_i)
);
defparam un1_LastWriteReq_1.INIT=8'hCD;
// @33:422
  CFG3 \un1_serialnumber_1_iv_i_7[25]  (
	.A(N_1003_12),
	.B(N_1028),
	.C(un1_serialnumber_1_iv_i_3_Z[25]),
	.Y(un1_serialnumber_1_iv_i_7_Z[25])
);
defparam \un1_serialnumber_1_iv_i_7[25] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_49[15]  (
	.A(PosDet6AOffStep_i_m[15]),
	.B(PosDet4BOffStep[15]),
	.C(un1_serialnumber_1_iv_28_Z[15]),
	.D(un148_readreq_Z),
	.Y(un1_serialnumber_1_iv_49_Z[15])
);
defparam \un1_serialnumber_1_iv_49[15] .INIT=16'hFBFA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_31[15]  (
	.A(un1_serialnumber_1_iv_6_Z[15]),
	.B(un10_readreq_Z),
	.C(PosDetHomeAOffStep[15]),
	.D(un68_readreq_Z),
	.Y(un1_serialnumber_1_iv_31_Z[15])
);
defparam \un1_serialnumber_1_iv_31[15] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_46[4]  (
	.A(PosDet6AOffStep_i_m[4]),
	.B(PosDet4BOffStep[4]),
	.C(un1_serialnumber_1_iv_26_Z[4]),
	.D(un148_readreq_Z),
	.Y(un1_serialnumber_1_iv_46_Z[4])
);
defparam \un1_serialnumber_1_iv_46[4] .INIT=16'hFBFA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_40[4]  (
	.A(un42_readreq_Z),
	.B(PosDet1AOffStep_i_m[4]),
	.C(un48_readreq_Z),
	.D(un1_serialnumber_1_iv_13_Z[4]),
	.Y(un1_serialnumber_1_iv_40_Z[4])
);
defparam \un1_serialnumber_1_iv_40[4] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_39_0[4]  (
	.A(un1_serialnumber_1_iv_0_Z[4]),
	.B(un1_serialnumber_1_iv_12_Z[4]),
	.C(PosDetA1OnStep[4]),
	.D(un74_readreq_Z),
	.Y(un1_serialnumber_1_iv_39_0_Z[4])
);
defparam \un1_serialnumber_1_iv_39_0[4] .INIT=16'hEFEE;
// @33:422
  CFG3 \un1_serialnumber_1_iv_32[4]  (
	.A(MotorAPlus),
	.B(un1_serialnumber_1_iv_5_0_Z[4]),
	.C(un62_readreq_Z),
	.Y(un1_serialnumber_1_iv_32_Z[4])
);
defparam \un1_serialnumber_1_iv_32[4] .INIT=8'hDC;
// @33:422
  CFG3 \un1_serialnumber_1_iv_31[4]  (
	.A(un1_serialnumber_1_iv_4_Z[4]),
	.B(PosDet0AOnStep[4]),
	.C(un98_readreq_Z),
	.Y(un1_serialnumber_1_iv_31_Z[4])
);
defparam \un1_serialnumber_1_iv_31[4] .INIT=8'hBA;
// @33:422
  CFG3 \un1_serialnumber_1_iv_35[6]  (
	.A(PosSenseBit0B_c),
	.B(un64_readreq_Z),
	.C(un1_serialnumber_1_iv_8_Z[6]),
	.Y(un1_serialnumber_1_iv_35_Z[6])
);
defparam \un1_serialnumber_1_iv_35[6] .INIT=8'hF4;
// @33:422
  CFG3 \un1_serialnumber_1_iv_30[6]  (
	.A(un1_serialnumber_1_iv_4_0[6]),
	.B(PosDetB1OffStep[6]),
	.C(un92_readreq_Z),
	.Y(un1_serialnumber_1_iv_30_Z[6])
);
defparam \un1_serialnumber_1_iv_30[6] .INIT=8'hBA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_25[6]  (
	.A(PosDet0AOffStep_i_m[6]),
	.B(un1_serialnumber_1_iv_1_Z[6]),
	.C(PosDet2BOffStep[6]),
	.D(un140_readreq_Z),
	.Y(un1_serialnumber_1_iv_25_Z[6])
);
defparam \un1_serialnumber_1_iv_25[6] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_45[3]  (
	.A(un1_serialnumber_0_iv_0_Z[3]),
	.B(un1_serialnumber_0_iv_19_Z[3]),
	.C(PosDet0BOnStep[3]),
	.D(un130_readreq_Z),
	.Y(un1_serialnumber_0_iv_45_Z[3])
);
defparam \un1_serialnumber_0_iv_45[3] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_41[3]  (
	.A(PosDetA1OnStep_i_m[3]),
	.B(un1_serialnumber_0_iv_12_Z[3]),
	.C(PosDetHomeBOffStep[3]),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_0_iv_41_Z[3])
);
defparam \un1_serialnumber_0_iv_41[3] .INIT=16'hEFEE;
// @33:422
  CFG3 \un1_serialnumber_0_iv_40[3]  (
	.A(PosSenseBit1A_c),
	.B(un64_readreq_Z),
	.C(un1_serialnumber_0_iv_10_Z[3]),
	.Y(un1_serialnumber_0_iv_40_Z[3])
);
defparam \un1_serialnumber_0_iv_40[3] .INIT=8'hF4;
// @33:422
  CFG4 \un1_serialnumber_0_iv_28[3]  (
	.A(un12_readreq_Z),
	.B(PosDetB2OffStep[3]),
	.C(UartUsbTxFifoFull_i_m),
	.D(un96_readreq_Z),
	.Y(un1_serialnumber_0_iv_28_Z[3])
);
defparam \un1_serialnumber_0_iv_28[3] .INIT=16'hFBFA;
// @33:422
  CFG3 \un1_serialnumber_0_iv_30[12]  (
	.A(un1_serialnumber_0_iv_0_Z[12]),
	.B(PosDet5AOffStep[12]),
	.C(un120_readreq_Z),
	.Y(un1_serialnumber_0_iv_30_Z[12])
);
defparam \un1_serialnumber_0_iv_30[12] .INIT=8'hEA;
// @33:422
  CFG3 \un1_serialnumber_0_iv_29[12]  (
	.A(un1_serialnumber_0_iv_4_Z[12]),
	.B(PosDet6AOnStep[12]),
	.C(un122_readreq_Z),
	.Y(un1_serialnumber_0_iv_29_Z[12])
);
defparam \un1_serialnumber_0_iv_29[12] .INIT=8'hEA;
// @33:422
  CFG3 \un1_serialnumber_0_iv_40[1]  (
	.A(PosSenseHomeA_c),
	.B(un64_readreq_Z),
	.C(un1_serialnumber_0_iv_10_Z[1]),
	.Y(un1_serialnumber_0_iv_40_Z[1])
);
defparam \un1_serialnumber_0_iv_40[1] .INIT=8'hF4;
// @33:422
  CFG4 \un1_serialnumber_1_iv_41[0]  (
	.A(un1_serialnumber_1_iv_0_Z[0]),
	.B(un1_serialnumber_1_iv_12_Z[0]),
	.C(PosDetHomeBOffStep[0]),
	.D(un84_readreq_Z),
	.Y(un1_serialnumber_1_iv_41_Z[0])
);
defparam \un1_serialnumber_1_iv_41[0] .INIT=16'hFEEE;
// @33:422
  CFG3 \un1_serialnumber_1_iv_35[0]  (
	.A(un1_serialnumber_1_iv_6_Z[0]),
	.B(PosDetB1OffStep[0]),
	.C(un92_readreq_Z),
	.Y(un1_serialnumber_1_iv_35_Z[0])
);
defparam \un1_serialnumber_1_iv_35[0] .INIT=8'hEA;
// @33:422
  CFG3 \un1_serialnumber_1_iv_34[0]  (
	.A(un62_readreq_Z),
	.B(PosLEDEnA_c),
	.C(un1_serialnumber_1_iv_5_Z[0]),
	.Y(un1_serialnumber_1_iv_34_Z[0])
);
defparam \un1_serialnumber_1_iv_34[0] .INIT=8'hF8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_29[0]  (
	.A(un42_readreq_Z),
	.B(UartUsbRxFifoEmpty),
	.C(un4_readreq_Z),
	.D(un1_serialnumber_1_iv_2_Z[0]),
	.Y(un1_serialnumber_1_iv_29_Z[0])
);
defparam \un1_serialnumber_1_iv_29[0] .INIT=16'hFFF8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_45[10]  (
	.A(PosDetB0OffStep_m[10]),
	.B(PosDetB1OffStep[10]),
	.C(un1_serialnumber_1_iv_29_Z[10]),
	.D(un92_readreq_Z),
	.Y(un1_serialnumber_1_iv_45_Z[10])
);
defparam \un1_serialnumber_1_iv_45[10] .INIT=16'hFEFA;
// @33:422
  CFG4 \un1_serialnumber_1_iv_34[10]  (
	.A(un1_serialnumber_1_iv_7_Z[10]),
	.B(UartUsbRxFifoCount_m[2]),
	.C(PPSCount[10]),
	.D(un54_readreq_Z),
	.Y(un1_serialnumber_1_iv_34_Z[10])
);
defparam \un1_serialnumber_1_iv_34[10] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_30[10]  (
	.A(PosDet6BOnStep_m[10]),
	.B(un1_serialnumber_0_iv_0_Z[20]),
	.C(PosDet7AOffStep[10]),
	.D(un128_readreq_Z),
	.Y(un1_serialnumber_1_iv_30_Z[10])
);
defparam \un1_serialnumber_1_iv_30[10] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_49[7]  (
	.A(PosDetB0OnStep_i_m[7]),
	.B(un1_serialnumber_1_iv_32_Z[7]),
	.C(PosDetB1OffStep[7]),
	.D(un92_readreq_Z),
	.Y(un1_serialnumber_1_iv_49_Z[7])
);
defparam \un1_serialnumber_1_iv_49[7] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_25[7]  (
	.A(PosDet0AOffStep_i_m[7]),
	.B(un1_serialnumber_1_iv_1_Z[7]),
	.C(PosDet2BOffStep[7]),
	.D(un140_readreq_Z),
	.Y(un1_serialnumber_1_iv_25_Z[7])
);
defparam \un1_serialnumber_1_iv_25[7] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_44[5]  (
	.A(PosDet3AOffStep_m[5]),
	.B(PosDet0AOnStep[5]),
	.C(un1_serialnumber_0_iv_27_Z[5]),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_0_iv_44_Z[5])
);
defparam \un1_serialnumber_0_iv_44[5] .INIT=16'hFEFA;
// @33:422
  CFG4 \un1_serialnumber_0_iv_42[5]  (
	.A(PosDet6AOffStep_m[5]),
	.B(PosDet1BOffStep[5]),
	.C(un1_serialnumber_0_iv_23_Z[5]),
	.D(un136_readreq_Z),
	.Y(un1_serialnumber_0_iv_42_Z[5])
);
defparam \un1_serialnumber_0_iv_42[5] .INIT=16'hFEFA;
// @33:422
  CFG4 \un1_serialnumber_0_iv_39[5]  (
	.A(Uart0ClkDivider_i_m[5]),
	.B(un1_serialnumber_0_iv_17_Z[5]),
	.C(MotorSeekStep[5]),
	.D(un60_readreq_Z),
	.Y(un1_serialnumber_0_iv_39_Z[5])
);
defparam \un1_serialnumber_0_iv_39[5] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_38[5]  (
	.A(PosDet0BOnStep_m[5]),
	.B(un1_serialnumber_0_iv_15_Z[5]),
	.C(PosDet4BOnStep[5]),
	.D(un146_readreq_Z),
	.Y(un1_serialnumber_0_iv_38_Z[5])
);
defparam \un1_serialnumber_0_iv_38[5] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_35[5]  (
	.A(un22_readreq_Z),
	.B(Uart1RxFifoData[5]),
	.C(un1_serialnumber_0_iv_10_Z[5]),
	.D(UartGpsRxFifoData_m[5]),
	.Y(un1_serialnumber_0_iv_35_Z[5])
);
defparam \un1_serialnumber_0_iv_35[5] .INIT=16'hFFF8;
// @33:422
  CFG3 \un1_serialnumber_0_iv_32[5]  (
	.A(un1_serialnumber_0_iv_6_Z[5]),
	.B(PosDet6AOnStep[5]),
	.C(un122_readreq_Z),
	.Y(un1_serialnumber_0_iv_32_Z[5])
);
defparam \un1_serialnumber_0_iv_32[5] .INIT=8'hEA;
// @33:422
  CFG3 \un1_serialnumber_0_iv_29[5]  (
	.A(un1_serialnumber_0_iv_4_Z[5]),
	.B(PosDetB1OffStep[5]),
	.C(un92_readreq_Z),
	.Y(un1_serialnumber_0_iv_29_Z[5])
);
defparam \un1_serialnumber_0_iv_29[5] .INIT=8'hEA;
// @33:422
  CFG3 \un1_serialnumber_0_iv_24[5]  (
	.A(un1_serialnumber_0_iv_1_Z[5]),
	.B(PosDetA2OffStep[5]),
	.C(un80_readreq_Z),
	.Y(un1_serialnumber_0_iv_24_Z[5])
);
defparam \un1_serialnumber_0_iv_24[5] .INIT=8'hEA;
// @33:422
  CFG4 \un1_serialnumber_0_iv_36[9]  (
	.A(PosDet0AOffStep_m[9]),
	.B(un1_serialnumber_0_iv_12_Z[9]),
	.C(PosDet5BOffStep[9]),
	.D(un152_readreq_Z),
	.Y(un1_serialnumber_0_iv_36_Z[9])
);
defparam \un1_serialnumber_0_iv_36[9] .INIT=16'hFEEE;
// @33:422
  CFG3 \un1_serialnumber_0_iv_23[9]  (
	.A(un1_serialnumber_0_iv_1_Z[9]),
	.B(PosDetB2OffStep[9]),
	.C(un96_readreq_Z),
	.Y(un1_serialnumber_0_iv_23_Z[9])
);
defparam \un1_serialnumber_0_iv_23[9] .INIT=8'hEA;
// @33:422
  CFG4 \un1_serialnumber_0_iv_43[11]  (
	.A(PosDet3AOffStep_m[11]),
	.B(PosDet0AOnStep[11]),
	.C(un1_serialnumber_0_iv_26_Z[11]),
	.D(un98_readreq_Z),
	.Y(un1_serialnumber_0_iv_43_Z[11])
);
defparam \un1_serialnumber_0_iv_43[11] .INIT=16'hFEFA;
// @33:422
  CFG4 \un1_serialnumber_0_iv_40[11]  (
	.A(PosDet3BOffStep_m[11]),
	.B(PosDetB2OnStep[11]),
	.C(un1_serialnumber_0_iv_20_Z[11]),
	.D(un94_readreq_Z),
	.Y(un1_serialnumber_0_iv_40_Z[11])
);
defparam \un1_serialnumber_0_iv_40[11] .INIT=16'hFEFA;
// @33:422
  CFG4 \un1_serialnumber_0_iv_39[11]  (
	.A(PosDet1BOnStep_m[11]),
	.B(un1_serialnumber_0_iv_18_Z[11]),
	.C(PosDet7BOnStep[11]),
	.D(un158_readreq_Z),
	.Y(un1_serialnumber_0_iv_39_Z[11])
);
defparam \un1_serialnumber_0_iv_39[11] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_38[11]  (
	.A(Uart1ClkDivider_i_m[3]),
	.B(un1_serialnumber_0_iv_16_Z[11]),
	.C(MotorSeekStep[11]),
	.D(un60_readreq_Z),
	.Y(un1_serialnumber_0_iv_38_Z[11])
);
defparam \un1_serialnumber_0_iv_38[11] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_37[11]  (
	.A(PosDetHomeAOnStep_m[11]),
	.B(un1_serialnumber_0_iv_14_Z[11]),
	.C(PosDet0BOnStep[11]),
	.D(un130_readreq_Z),
	.Y(un1_serialnumber_0_iv_37_Z[11])
);
defparam \un1_serialnumber_0_iv_37[11] .INIT=16'hFEEE;
// @33:422
  CFG3 \un1_serialnumber_0_iv_32[11]  (
	.A(un1_serialnumber_0_iv_0_Z[11]),
	.B(PosDet5AOffStep[11]),
	.C(un120_readreq_Z),
	.Y(un1_serialnumber_0_iv_32_Z[11])
);
defparam \un1_serialnumber_0_iv_32[11] .INIT=8'hEA;
// @33:422
  CFG3 \un1_serialnumber_0_iv_23[11]  (
	.A(un1_serialnumber_0_iv_1_Z[11]),
	.B(PosDetB2OffStep[11]),
	.C(un96_readreq_Z),
	.Y(un1_serialnumber_0_iv_23_Z[11])
);
defparam \un1_serialnumber_0_iv_23[11] .INIT=8'hEA;
// @33:422
  CFG2 \un1_serialnumber_0_iv_4[22]  (
	.A(un1_serialnumber_0_iv_1_Z[22]),
	.B(Uart1RxFifoCount_m[4]),
	.Y(un1_serialnumber_0_iv_4_0[22])
);
defparam \un1_serialnumber_0_iv_4[22] .INIT=4'hE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[20]  (
	.A(Ux1SelJmp_i_Z),
	.B(Uart3RxFifoCount_m[2]),
	.C(un62_readreq_Z),
	.D(un1_serialnumber_0_iv_4_Z[20]),
	.Y(un1_serialnumber_0_iv_7_Z[20])
);
defparam \un1_serialnumber_0_iv_7[20] .INIT=16'hFFEC;
// @33:422
  CFG4 \un1_serialnumber_0_iv_6[20]  (
	.A(Uart2ClkDivider[4]),
	.B(un50_readreq_Z),
	.C(un1_serialnumber_0_iv_0_0_Z[20]),
	.D(UartGpsRxFifoCount_m[2]),
	.Y(un1_serialnumber_0_iv_6_Z[20])
);
defparam \un1_serialnumber_0_iv_6[20] .INIT=16'hFFF8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_8[27]  (
	.A(N_1072),
	.B(N_1071),
	.C(un1_serialnumber_1_iv_i_1_Z[27]),
	.D(un1_serialnumber_1_iv_i_4_Z[23]),
	.Y(un1_serialnumber_1_iv_i_8_Z[27])
);
defparam \un1_serialnumber_1_iv_i_8[27] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_8[23]  (
	.A(N_991),
	.B(N_990),
	.C(un1_serialnumber_1_iv_i_1_Z[23]),
	.D(un1_serialnumber_1_iv_i_4_Z[23]),
	.Y(un1_serialnumber_1_iv_i_8_Z[23])
);
defparam \un1_serialnumber_1_iv_i_8[23] .INIT=16'hFFFE;
  CFG4 \DataOut_RNO_5[14]  (
	.A(un42_readreq_Z),
	.B(UartUsbRxFifoCount[6]),
	.C(un1_m3_0_a2_a_a_0_29),
	.D(PosDet7AOffStep_m[14]),
	.Y(un1_m3_0_a2_a_a_0_49)
);
defparam \DataOut_RNO_5[14] .INIT=16'h0070;
  CFG4 \DataOut_RNO_33[14]  (
	.A(PosDet2BOnStep[14]),
	.B(PosDet3AOffStep_m[14]),
	.C(un1_m3_0_a2_a_a_0_16),
	.D(un138_readreq_Z),
	.Y(un1_m3_0_a2_a_a_0_42)
);
defparam \DataOut_RNO_33[14] .INIT=16'h1030;
  CFG4 \DataOut_RNO_14[14]  (
	.A(un50_readreq_Z),
	.B(un1_m3_0_a2_a_a_0_3),
	.C(Uart1ClkDivider[6]),
	.D(PosSenseBit1B_m),
	.Y(un1_m3_0_a2_a_a_0_36)
);
defparam \DataOut_RNO_14[14] .INIT=16'h004C;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[31]  (
	.A(N_1154),
	.B(un1_serialnumber_1_iv_i_0_Z[31]),
	.C(un1_serialnumber_1_iv_i_3_Z[28]),
	.D(un1_serialnumber_1_iv_i_1_Z[31]),
	.Y(un1_serialnumber_1_iv_i_Z[31])
);
defparam \un1_serialnumber_1_iv_i[31] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[28]  (
	.A(N_1096),
	.B(un1_serialnumber_1_iv_i_0_Z[28]),
	.C(un1_serialnumber_1_iv_i_3_Z[28]),
	.D(un1_serialnumber_1_iv_i_1_Z[28]),
	.Y(un1_serialnumber_1_iv_i_Z[28])
);
defparam \un1_serialnumber_1_iv_i[28] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_9[25]  (
	.A(un1_serialnumber_1_iv_i_9_RNO_Z[25]),
	.B(N_1003_4),
	.C(un1_serialnumber_1_iv_i_7_Z[25]),
	.D(un1_serialnumber_1_iv_i_9_RNO_0_Z[25]),
	.Y(un1_serialnumber_1_iv_i_9_Z[25])
);
defparam \un1_serialnumber_1_iv_i_9[25] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_7[19]  (
	.A(N_894),
	.B(un1_serialnumber_1_iv_i_a20_11_RNIO28J_Z[25]),
	.C(un1_serialnumber_1_iv_i_0_Z[19]),
	.D(un1_serialnumber_1_iv_i_2_Z[19]),
	.Y(un1_serialnumber_1_iv_i_7_Z[19])
);
defparam \un1_serialnumber_1_iv_i_7[19] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_7[21]  (
	.A(un1_serialnumber_1_iv_i_3_Z[21]),
	.B(un1_serialnumber_1_iv_i_a20_11_RNIO28J_Z[25]),
	.C(N_938),
	.D(un1_serialnumber_1_iv_i_7_RNO_Z[21]),
	.Y(un1_serialnumber_1_iv_i_7_Z[21])
);
defparam \un1_serialnumber_1_iv_i_7[21] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i_7[16]  (
	.A(un1_serialnumber_1_iv_i_3_Z[16]),
	.B(un1_serialnumber_1_iv_i_a20_11_RNIO28J_Z[25]),
	.C(N_813),
	.D(un1_serialnumber_1_iv_i_7_RNO_Z[16]),
	.Y(un1_serialnumber_1_iv_i_7_Z[16])
);
defparam \un1_serialnumber_1_iv_i_7[16] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_59[15]  (
	.A(un1_serialnumber_1_iv_25_Z[15]),
	.B(un1_serialnumber_1_iv_24_Z[15]),
	.C(un1_serialnumber_1_iv_26_Z[15]),
	.D(un1_serialnumber_1_iv_23_Z[15]),
	.Y(un1_serialnumber_1_iv_59_Z[15])
);
defparam \un1_serialnumber_1_iv_59[15] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_58[15]  (
	.A(un1_serialnumber_1_iv_19_Z[15]),
	.B(un1_serialnumber_1_iv_20_Z[15]),
	.C(un1_serialnumber_1_iv_22_Z[15]),
	.D(un1_serialnumber_1_iv_21_Z[15]),
	.Y(un1_serialnumber_1_iv_58_Z[15])
);
defparam \un1_serialnumber_1_iv_58[15] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_54[15]  (
	.A(un1_serialnumber_1_iv_10_Z[15]),
	.B(un1_serialnumber_1_iv_37_Z[15]),
	.C(PosDet6AOnStep[15]),
	.D(un122_readreq_Z),
	.Y(un1_serialnumber_1_iv_54_Z[15])
);
defparam \un1_serialnumber_1_iv_54[15] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_55[4]  (
	.A(un1_serialnumber_1_iv_21_Z[4]),
	.B(un1_serialnumber_1_iv_20_Z[4]),
	.C(un1_serialnumber_1_iv_22_Z[4]),
	.D(un1_serialnumber_1_iv_19_Z[4]),
	.Y(un1_serialnumber_1_iv_55_Z[4])
);
defparam \un1_serialnumber_1_iv_55[4] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_50[4]  (
	.A(un1_serialnumber_1_iv_34_Z[4]),
	.B(un1_serialnumber_1_iv_6_0_Z[4]),
	.C(PosDetB1OffStep[4]),
	.D(un92_readreq_Z),
	.Y(un1_serialnumber_1_iv_50_Z[4])
);
defparam \un1_serialnumber_1_iv_50[4] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_53[6]  (
	.A(un1_serialnumber_1_iv_20_Z[6]),
	.B(un1_serialnumber_1_iv_17_Z[6]),
	.C(un1_serialnumber_1_iv_19_Z[6]),
	.D(un1_serialnumber_1_iv_18_Z[6]),
	.Y(un1_serialnumber_1_iv_53_Z[6])
);
defparam \un1_serialnumber_1_iv_53[6] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_52[6]  (
	.A(un1_serialnumber_1_iv_14_Z[6]),
	.B(un1_serialnumber_1_iv_15_Z[6]),
	.C(un1_serialnumber_1_iv_13_Z[6]),
	.D(un1_serialnumber_1_iv_16_Z[6]),
	.Y(un1_serialnumber_1_iv_52_Z[6])
);
defparam \un1_serialnumber_1_iv_52[6] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_48[6]  (
	.A(un1_serialnumber_1_iv_5_Z[6]),
	.B(un1_serialnumber_1_iv_31_Z[6]),
	.C(PosDetHomeBOnStep[6]),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_1_iv_48_Z[6])
);
defparam \un1_serialnumber_1_iv_48[6] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_59[3]  (
	.A(un1_serialnumber_0_iv_22_Z[3]),
	.B(un1_serialnumber_0_iv_23_Z[3]),
	.C(un1_serialnumber_0_iv_20_Z[3]),
	.D(un1_serialnumber_0_iv_21_Z[3]),
	.Y(un1_serialnumber_0_iv_59_Z[3])
);
defparam \un1_serialnumber_0_iv_59[3] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_54[3]  (
	.A(un1_serialnumber_0_iv_7_Z[3]),
	.B(un1_serialnumber_0_iv_36_Z[3]),
	.C(PosDet6AOnStep[3]),
	.D(un122_readreq_Z),
	.Y(un1_serialnumber_0_iv_54_Z[3])
);
defparam \un1_serialnumber_0_iv_54[3] .INIT=16'hEFEE;
// @33:422
  CFG3 \un1_serialnumber_0_iv_53[3]  (
	.A(un1_serialnumber_0_iv_35_Z[3]),
	.B(un1_serialnumber_0_iv_4_Z[3]),
	.C(un1_serialnumber_0_iv_6_Z[3]),
	.Y(un1_serialnumber_0_iv_53_Z[3])
);
defparam \un1_serialnumber_0_iv_53[3] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_52[3]  (
	.A(un18_readreq_Z),
	.B(Uart0TxFifoFull),
	.C(un1_serialnumber_0_iv_32_Z[3]),
	.D(un1_serialnumber_0_iv_5_Z[3]),
	.Y(un1_serialnumber_0_iv_52_Z[3])
);
defparam \un1_serialnumber_0_iv_52[3] .INIT=16'hFFF2;
// @33:422
  CFG4 \un1_serialnumber_0_iv_49[12]  (
	.A(un1_serialnumber_0_iv_18_Z[12]),
	.B(un1_serialnumber_0_iv_19_Z[12]),
	.C(un1_serialnumber_0_iv_20_Z[12]),
	.D(un1_serialnumber_0_iv_17_Z[12]),
	.Y(un1_serialnumber_0_iv_49_Z[12])
);
defparam \un1_serialnumber_0_iv_49[12] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_48[12]  (
	.A(un1_serialnumber_0_iv_15_Z[12]),
	.B(un1_serialnumber_0_iv_16_Z[12]),
	.C(un1_serialnumber_0_iv_14_Z[12]),
	.D(un1_serialnumber_0_iv_13_Z[12]),
	.Y(un1_serialnumber_0_iv_48_Z[12])
);
defparam \un1_serialnumber_0_iv_48[12] .INIT=16'hFFFE;
// @33:422
  CFG3 \un1_serialnumber_0_iv_41[12]  (
	.A(un1_serialnumber_0_iv_2_Z[12]),
	.B(un1_serialnumber_0_iv_1_Z[12]),
	.C(un1_serialnumber_0_iv_24_Z[12]),
	.Y(un1_serialnumber_0_iv_41_Z[12])
);
defparam \un1_serialnumber_0_iv_41[12] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_60[1]  (
	.A(un1_serialnumber_0_iv_25_Z[1]),
	.B(un1_serialnumber_0_iv_26_Z[1]),
	.C(un1_serialnumber_0_iv_24_Z[1]),
	.D(un1_serialnumber_0_iv_27_Z[1]),
	.Y(un1_serialnumber_0_iv_60_Z[1])
);
defparam \un1_serialnumber_0_iv_60[1] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_59[1]  (
	.A(un1_serialnumber_0_iv_22_Z[1]),
	.B(un1_serialnumber_0_iv_23_Z[1]),
	.C(un1_serialnumber_0_iv_20_Z[1]),
	.D(un1_serialnumber_0_iv_21_Z[1]),
	.Y(un1_serialnumber_0_iv_59_Z[1])
);
defparam \un1_serialnumber_0_iv_59[1] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_54[1]  (
	.A(un1_serialnumber_0_iv_7_Z[1]),
	.B(un1_serialnumber_0_iv_36_Z[1]),
	.C(PosDet6AOnStep[1]),
	.D(un122_readreq_Z),
	.Y(un1_serialnumber_0_iv_54_Z[1])
);
defparam \un1_serialnumber_0_iv_54[1] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_60[0]  (
	.A(un1_serialnumber_1_iv_25_Z[0]),
	.B(un1_serialnumber_1_iv_27_Z[0]),
	.C(un1_serialnumber_1_iv_24_Z[0]),
	.D(un1_serialnumber_1_iv_26_Z[0]),
	.Y(un1_serialnumber_1_iv_60_Z[0])
);
defparam \un1_serialnumber_1_iv_60[0] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_59[0]  (
	.A(un1_serialnumber_1_iv_23_Z[0]),
	.B(un1_serialnumber_1_iv_21_Z[0]),
	.C(un1_serialnumber_1_iv_22_Z[0]),
	.D(un1_serialnumber_1_iv_20_Z[0]),
	.Y(un1_serialnumber_1_iv_59_Z[0])
);
defparam \un1_serialnumber_1_iv_59[0] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_58[0]  (
	.A(un1_serialnumber_1_iv_17_Z[0]),
	.B(un1_serialnumber_1_iv_18_Z[0]),
	.C(un1_serialnumber_1_iv_19_Z[0]),
	.D(un1_serialnumber_1_iv_16_Z[0]),
	.Y(un1_serialnumber_1_iv_58_Z[0])
);
defparam \un1_serialnumber_1_iv_58[0] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_55[0]  (
	.A(un1_serialnumber_1_iv_8_Z[0]),
	.B(un1_serialnumber_1_iv_38_Z[0]),
	.C(PosDet5AOffStep[0]),
	.D(un120_readreq_Z),
	.Y(un1_serialnumber_1_iv_55_Z[0])
);
defparam \un1_serialnumber_1_iv_55[0] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_54[0]  (
	.A(un1_serialnumber_1_iv_7_Z[0]),
	.B(un1_serialnumber_1_iv_36_Z[0]),
	.C(PosDetHomeBOnStep[0]),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_1_iv_54_Z[0])
);
defparam \un1_serialnumber_1_iv_54[0] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_51[10]  (
	.A(un1_serialnumber_1_iv_18_Z[10]),
	.B(un1_serialnumber_1_iv_20_Z[10]),
	.C(un1_serialnumber_1_iv_19_Z[10]),
	.D(un1_serialnumber_1_iv_21_Z[10]),
	.Y(un1_serialnumber_1_iv_51_Z[10])
);
defparam \un1_serialnumber_1_iv_51[10] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_50[10]  (
	.A(un1_serialnumber_1_iv_16_Z[10]),
	.B(un1_serialnumber_1_iv_17_Z[10]),
	.C(un1_serialnumber_1_iv_15_Z[10]),
	.D(un1_serialnumber_1_iv_14_Z[10]),
	.Y(un1_serialnumber_1_iv_50_Z[10])
);
defparam \un1_serialnumber_1_iv_50[10] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_49[10]  (
	.A(un1_serialnumber_1_iv_13_Z[10]),
	.B(un1_serialnumber_1_iv_12_Z[10]),
	.C(un1_serialnumber_1_iv_10_Z[10]),
	.D(un1_serialnumber_1_iv_11_Z[10]),
	.Y(un1_serialnumber_1_iv_49_Z[10])
);
defparam \un1_serialnumber_1_iv_49[10] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_44[10]  (
	.A(Fault5V_c),
	.B(un1_serialnumber_1_iv_3_Z[10]),
	.C(un1_serialnumber_1_iv_26_Z[10]),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_1_iv_44_Z[10])
);
defparam \un1_serialnumber_1_iv_44[10] .INIT=16'hFEFC;
// @33:422
  CFG3 \un1_serialnumber_1_iv_43[10]  (
	.A(un1_serialnumber_1_iv_25_Z[10]),
	.B(un1_serialnumber_1_iv_2_Z[10]),
	.C(un1_serialnumber_1_iv_1_Z[10]),
	.Y(un1_serialnumber_1_iv_43_Z[10])
);
defparam \un1_serialnumber_1_iv_43[10] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_59[2]  (
	.A(un1_serialnumber_0_iv_24_Z[2]),
	.B(un1_serialnumber_0_iv_23_Z[2]),
	.C(un1_serialnumber_0_iv_25_Z[2]),
	.D(un1_serialnumber_0_iv_26_Z[2]),
	.Y(un1_serialnumber_0_iv_59_Z[2])
);
defparam \un1_serialnumber_0_iv_59[2] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_58[2]  (
	.A(un1_serialnumber_0_iv_21_Z[2]),
	.B(un1_serialnumber_0_iv_22_Z[2]),
	.C(un1_serialnumber_0_iv_19_Z[2]),
	.D(un1_serialnumber_0_iv_20_Z[2]),
	.Y(un1_serialnumber_0_iv_58_Z[2])
);
defparam \un1_serialnumber_0_iv_58[2] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_57[2]  (
	.A(un1_serialnumber_0_iv_17_Z[2]),
	.B(un1_serialnumber_0_iv_16_Z[2]),
	.C(un1_serialnumber_0_iv_15_Z[2]),
	.D(un1_serialnumber_0_iv_18_Z[2]),
	.Y(un1_serialnumber_0_iv_57_Z[2])
);
defparam \un1_serialnumber_0_iv_57[2] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_56[2]  (
	.A(un1_serialnumber_0_iv_11_Z[2]),
	.B(un1_serialnumber_0_iv_12_Z[2]),
	.C(un1_serialnumber_0_iv_14_Z[2]),
	.D(un1_serialnumber_0_iv_13_Z[2]),
	.Y(un1_serialnumber_0_iv_56_Z[2])
);
defparam \un1_serialnumber_0_iv_56[2] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_53[2]  (
	.A(un1_serialnumber_0_iv_6_Z[2]),
	.B(un1_serialnumber_0_iv_35_Z[2]),
	.C(PosDet6AOnStep[2]),
	.D(un122_readreq_Z),
	.Y(un1_serialnumber_0_iv_53_Z[2])
);
defparam \un1_serialnumber_0_iv_53[2] .INIT=16'hEFEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_52[2]  (
	.A(MotorEnable),
	.B(un1_serialnumber_0_iv_5_Z[2]),
	.C(un1_serialnumber_0_iv_34_Z[2]),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_0_iv_52_Z[2])
);
defparam \un1_serialnumber_0_iv_52[2] .INIT=16'hFDFC;
// @33:422
  CFG4 \un1_serialnumber_0_iv_51[2]  (
	.A(un18_readreq_Z),
	.B(Uart0TxFifoEmpty),
	.C(un1_serialnumber_0_iv_31_Z[2]),
	.D(un1_serialnumber_0_iv_4_Z[2]),
	.Y(un1_serialnumber_0_iv_51_Z[2])
);
defparam \un1_serialnumber_0_iv_51[2] .INIT=16'hFFF2;
// @33:422
  CFG4 \un1_serialnumber_1_iv_55[7]  (
	.A(un1_serialnumber_1_iv_19_Z[7]),
	.B(un1_serialnumber_1_iv_22_Z[7]),
	.C(un1_serialnumber_1_iv_21_Z[7]),
	.D(un1_serialnumber_1_iv_20_Z[7]),
	.Y(un1_serialnumber_1_iv_55_Z[7])
);
defparam \un1_serialnumber_1_iv_55[7] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_54[7]  (
	.A(un1_serialnumber_1_iv_16_Z[7]),
	.B(un1_serialnumber_1_iv_18_Z[7]),
	.C(un1_serialnumber_1_iv_17_Z[7]),
	.D(un1_serialnumber_1_iv_15_Z[7]),
	.Y(un1_serialnumber_1_iv_54_Z[7])
);
defparam \un1_serialnumber_1_iv_54[7] .INIT=16'hFFFE;
// @33:422
  CFG3 \un1_serialnumber_1_iv_53[7]  (
	.A(un1_serialnumber_1_iv_14_Z[7]),
	.B(un1_serialnumber_1_iv_13_Z[7]),
	.C(un1_serialnumber_1_iv_39_Z[7]),
	.Y(un1_serialnumber_1_iv_53_Z[7])
);
defparam \un1_serialnumber_1_iv_53[7] .INIT=8'hFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_52[7]  (
	.A(un1_serialnumber_1_iv_4_Z[6]),
	.B(un1_serialnumber_1_iv_10_Z[7]),
	.C(un1_serialnumber_1_iv_12_Z[7]),
	.D(un1_serialnumber_1_iv_11_Z[7]),
	.Y(un1_serialnumber_1_iv_52_Z[7])
);
defparam \un1_serialnumber_1_iv_52[7] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_48[7]  (
	.A(un1_serialnumber_1_iv_3_Z[7]),
	.B(MotorBMinus_i_m),
	.C(un1_serialnumber_0_iv_4_Z[3]),
	.D(un1_serialnumber_1_iv_4_Z[7]),
	.Y(un1_serialnumber_1_iv_48_Z[7])
);
defparam \un1_serialnumber_1_iv_48[7] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_51[5]  (
	.A(un1_serialnumber_0_iv_21_Z[5]),
	.B(un1_serialnumber_0_iv_20_Z[5]),
	.C(un1_serialnumber_0_iv_18_Z[5]),
	.D(un1_serialnumber_0_iv_19_Z[5]),
	.Y(un1_serialnumber_0_iv_51_Z[5])
);
defparam \un1_serialnumber_0_iv_51[5] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_47[5]  (
	.A(un1_serialnumber_0_iv_7_Z[5]),
	.B(un1_serialnumber_0_iv_32_Z[5]),
	.C(PosDet5AOffStep[5]),
	.D(un120_readreq_Z),
	.Y(un1_serialnumber_0_iv_47_Z[5])
);
defparam \un1_serialnumber_0_iv_47[5] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_46[5]  (
	.A(un1_serialnumber_0_iv_5_Z[5]),
	.B(un1_serialnumber_0_iv_30_Z[5]),
	.C(PosDetB0OffStep[5]),
	.D(un88_readreq_Z),
	.Y(un1_serialnumber_0_iv_46_Z[5])
);
defparam \un1_serialnumber_0_iv_46[5] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_45[5]  (
	.A(MotorAMinus),
	.B(un1_serialnumber_0_iv_3_Z[5]),
	.C(un1_serialnumber_0_iv_29_Z[5]),
	.D(un62_readreq_Z),
	.Y(un1_serialnumber_0_iv_45_Z[5])
);
defparam \un1_serialnumber_0_iv_45[5] .INIT=16'hFEFC;
// @33:422
  CFG4 \un1_serialnumber_0_iv_43[5]  (
	.A(MonitorAdcSpiDataOut[5]),
	.B(un1_serialnumber_0_iv_2_Z[5]),
	.C(un1_serialnumber_0_iv_24_Z[5]),
	.D(un10_readreq_Z),
	.Y(un1_serialnumber_0_iv_43_Z[5])
);
defparam \un1_serialnumber_0_iv_43[5] .INIT=16'hFEFC;
// @33:422
  CFG4 \un1_serialnumber_1_iv_51[8]  (
	.A(un1_serialnumber_1_iv_18_Z[8]),
	.B(un1_serialnumber_1_iv_20_Z[8]),
	.C(un1_serialnumber_1_iv_19_Z[8]),
	.D(un1_serialnumber_1_iv_21_Z[8]),
	.Y(un1_serialnumber_1_iv_51_Z[8])
);
defparam \un1_serialnumber_1_iv_51[8] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_50[8]  (
	.A(un1_serialnumber_1_iv_15_Z[8]),
	.B(un1_serialnumber_1_iv_16_Z[8]),
	.C(un1_serialnumber_1_iv_17_Z[8]),
	.D(un1_serialnumber_1_iv_14_Z[8]),
	.Y(un1_serialnumber_1_iv_50_Z[8])
);
defparam \un1_serialnumber_1_iv_50[8] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_47[8]  (
	.A(PosDet5AOffStep_m[8]),
	.B(un1_serialnumber_1_iv_6_Z[8]),
	.C(un1_serialnumber_1_iv_0_0_Z[8]),
	.D(un1_serialnumber_1_iv_7_Z[8]),
	.Y(un1_serialnumber_1_iv_47_Z[8])
);
defparam \un1_serialnumber_1_iv_47[8] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_46[8]  (
	.A(un1_serialnumber_1_iv_31_Z[8]),
	.B(un1_serialnumber_1_iv_5_Z[8]),
	.C(PosDetHomeBOnStep[8]),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_1_iv_46_Z[8])
);
defparam \un1_serialnumber_1_iv_46[8] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_42[8]  (
	.A(un1_serialnumber_1_iv_1_Z[8]),
	.B(un1_serialnumber_1_iv_22_Z[8]),
	.C(PosDetB2OffStep[8]),
	.D(un96_readreq_Z),
	.Y(un1_serialnumber_1_iv_42_Z[8])
);
defparam \un1_serialnumber_1_iv_42[8] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_51[13]  (
	.A(un1_serialnumber_1_iv_18_Z[13]),
	.B(un1_serialnumber_1_iv_20_Z[13]),
	.C(un1_serialnumber_1_iv_19_Z[13]),
	.D(un1_serialnumber_1_iv_21_Z[13]),
	.Y(un1_serialnumber_1_iv_51_Z[13])
);
defparam \un1_serialnumber_1_iv_51[13] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_50[13]  (
	.A(un1_serialnumber_1_iv_15_Z[13]),
	.B(un1_serialnumber_1_iv_16_Z[13]),
	.C(un1_serialnumber_1_iv_17_Z[13]),
	.D(un1_serialnumber_1_iv_14_Z[13]),
	.Y(un1_serialnumber_1_iv_50_Z[13])
);
defparam \un1_serialnumber_1_iv_50[13] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_47[13]  (
	.A(PosDet5AOffStep_m[13]),
	.B(un1_serialnumber_1_iv_6_Z[13]),
	.C(un1_serialnumber_1_iv_0_Z[13]),
	.D(un1_serialnumber_1_iv_7_Z[13]),
	.Y(un1_serialnumber_1_iv_47_Z[13])
);
defparam \un1_serialnumber_1_iv_47[13] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_46[13]  (
	.A(un1_serialnumber_1_iv_31_Z[13]),
	.B(un1_serialnumber_1_iv_5_Z[13]),
	.C(PosDetHomeBOnStep[13]),
	.D(un82_readreq_Z),
	.Y(un1_serialnumber_1_iv_46_Z[13])
);
defparam \un1_serialnumber_1_iv_46[13] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_44[13]  (
	.A(Uart0RxFifoCount[5]),
	.B(un18_readreq_Z),
	.C(un1_serialnumber_1_iv_26_Z[13]),
	.D(un1_serialnumber_1_iv_4_Z[13]),
	.Y(un1_serialnumber_1_iv_44_Z[13])
);
defparam \un1_serialnumber_1_iv_44[13] .INIT=16'hFFF8;
// @33:422
  CFG4 \un1_serialnumber_1_iv_42[13]  (
	.A(un1_serialnumber_1_iv_1_Z[13]),
	.B(un1_serialnumber_1_iv_22_Z[13]),
	.C(PosDetB2OffStep[13]),
	.D(un96_readreq_Z),
	.Y(un1_serialnumber_1_iv_42_Z[13])
);
defparam \un1_serialnumber_1_iv_42[13] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_50[9]  (
	.A(un1_serialnumber_0_iv_20_Z[9]),
	.B(un1_serialnumber_0_iv_19_Z[9]),
	.C(un1_serialnumber_0_iv_17_Z[9]),
	.D(un1_serialnumber_0_iv_18_Z[9]),
	.Y(un1_serialnumber_0_iv_50_Z[9])
);
defparam \un1_serialnumber_0_iv_50[9] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_49[9]  (
	.A(un1_serialnumber_0_iv_16_Z[9]),
	.B(un1_serialnumber_0_iv_13_Z[9]),
	.C(un1_serialnumber_0_iv_14_Z[9]),
	.D(un1_serialnumber_0_iv_15_Z[9]),
	.Y(un1_serialnumber_0_iv_49_Z[9])
);
defparam \un1_serialnumber_0_iv_49[9] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_46[9]  (
	.A(un1_serialnumber_0_iv_31_Z[9]),
	.B(un1_serialnumber_0_iv_0_Z[9]),
	.C(PosDet5AOffStep[9]),
	.D(un120_readreq_Z),
	.Y(un1_serialnumber_0_iv_46_Z[9])
);
defparam \un1_serialnumber_0_iv_46[9] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_45[9]  (
	.A(un1_serialnumber_0_iv_5_Z[9]),
	.B(un1_serialnumber_0_iv_29_Z[9]),
	.C(PosDetB0OffStep[9]),
	.D(un88_readreq_Z),
	.Y(un1_serialnumber_0_iv_45_Z[9])
);
defparam \un1_serialnumber_0_iv_45[9] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_45[11]  (
	.A(un1_serialnumber_0_iv_5_Z[11]),
	.B(un1_serialnumber_0_iv_29_Z[11]),
	.C(PosDetB0OffStep[11]),
	.D(un88_readreq_Z),
	.Y(un1_serialnumber_0_iv_45_Z[11])
);
defparam \un1_serialnumber_0_iv_45[11] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_7[26]  (
	.A(Uart0RxFifoCount[8]),
	.B(un18_readreq_Z),
	.C(un1_serialnumber_1_iv_3_Z[26]),
	.D(un1_serialnumber_1_iv_1_Z[26]),
	.Y(un1_serialnumber_1_iv_7_Z[26])
);
defparam \un1_serialnumber_1_iv_7[26] .INIT=16'hFFF8;
// @33:422
  CFG4 \un1_serialnumber_0_iv_7[17]  (
	.A(Uart0RxFifoCount[9]),
	.B(un18_readreq_Z),
	.C(un1_serialnumber_0_iv_3_Z[17]),
	.D(un1_serialnumber_0_iv_1_Z[17]),
	.Y(un1_serialnumber_0_iv_7_Z[17])
);
defparam \un1_serialnumber_0_iv_7[17] .INIT=16'hFFF8;
// @33:422
  CFG4 \un1_serialnumber_0_iv_6[24]  (
	.A(un36_readreq_Z),
	.B(Uart3RxFifoCount[6]),
	.C(un1_serialnumber_0_iv_3_Z[24]),
	.D(un1_serialnumber_0_iv_1_Z[24]),
	.Y(un1_serialnumber_0_iv_6_Z[24])
);
defparam \un1_serialnumber_0_iv_6[24] .INIT=16'hFFF8;
  CFG4 \DataOut_RNO_7[14]  (
	.A(un1_m3_0_a2_a_a_0_28),
	.B(un1_m3_0_a2_a_a_0_25),
	.C(un1_m3_0_a2_a_a_0_27),
	.D(un1_m3_0_a2_a_a_0_26),
	.Y(un1_m3_0_a2_a_a_0_58)
);
defparam \DataOut_RNO_7[14] .INIT=16'h8000;
  CFG4 \DataOut_RNO_8[14]  (
	.A(un1_m3_0_a2_a_a_0_20),
	.B(un1_m3_0_a2_a_a_0_19),
	.C(un1_m3_0_a2_a_a_0_17),
	.D(un1_m3_0_a2_a_a_0_18),
	.Y(un1_m3_0_a2_a_a_0_56)
);
defparam \DataOut_RNO_8[14] .INIT=16'h8000;
  CFG4 \DataOut_RNO_9[14]  (
	.A(PosDet1BOnStep_m[14]),
	.B(PosDet2AOffStep_m[14]),
	.C(un1_m3_0_a2_a_a_0_42),
	.D(un1_m3_0_a2_a_a_0_14),
	.Y(un1_m3_0_a2_a_a_0_55)
);
defparam \DataOut_RNO_9[14] .INIT=16'h1000;
  CFG4 \DataOut_RNO_11[14]  (
	.A(un1_m3_0_a2_a_a_0_10),
	.B(un1_m3_0_a2_a_a_0_9),
	.C(un1_m3_0_a2_a_a_0_12),
	.D(un1_m3_0_a2_a_a_0_11),
	.Y(un1_m3_0_a2_a_a_0_54)
);
defparam \DataOut_RNO_11[14] .INIT=16'h8000;
  CFG4 \DataOut_RNO_15[14]  (
	.A(N_1184),
	.B(PosDet3BOffStep_m[14]),
	.C(un1_m3_0_a2_a_a_0_0),
	.D(PosDet3BOnStep_m[14]),
	.Y(un1_m3_0_a2_a_a_0_51)
);
defparam \DataOut_RNO_15[14] .INIT=16'h0010;
// @33:422
  CFG4 \un1_serialnumber_0_iv[30]  (
	.A(un1_serialnumber_0_iv_1_Z[30]),
	.B(un1_serialnumber_0_iv_0_Z[30]),
	.C(MotorCurrentStep[14]),
	.D(un60_readreq_Z),
	.Y(un1_serialnumber_0_iv_Z[30])
);
defparam \un1_serialnumber_0_iv[30] .INIT=16'hFEEE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[18]  (
	.A(un1_serialnumber_1_iv_i_9_Z[18]),
	.B(un1_serialnumber_1_iv_i_8_Z[18]),
	.C(un1_serialnumber_1_iv_i_7_Z[18]),
	.D(N_838_3),
	.Y(un1_serialnumber_1_iv_i_Z[18])
);
defparam \un1_serialnumber_1_iv_i[18] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[23]  (
	.A(N_978),
	.B(N_989),
	.C(un1_serialnumber_1_iv_i_7_Z[23]),
	.D(un1_serialnumber_1_iv_i_8_Z[23]),
	.Y(un1_serialnumber_1_iv_i_Z[23])
);
defparam \un1_serialnumber_1_iv_i[23] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[27]  (
	.A(N_1059),
	.B(N_1070),
	.C(un1_serialnumber_1_iv_i_7_Z[27]),
	.D(un1_serialnumber_1_iv_i_8_Z[27]),
	.Y(un1_serialnumber_1_iv_i_Z[27])
);
defparam \un1_serialnumber_1_iv_i[27] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_i[29]  (
	.A(N_1181),
	.B(N_983),
	.C(un1_serialnumber_0_iv_i_5_Z[29]),
	.D(un1_serialnumber_0_iv_i_4_Z[29]),
	.Y(un1_serialnumber_0_iv_i_Z[29])
);
defparam \un1_serialnumber_0_iv_i[29] .INIT=16'hFFFE;
// @33:422
  CFG4 un1_lastwritereq5_0_RNIMP3T (
	.A(un60_readreq_Z),
	.B(un62_readreq_Z),
	.C(ResetSteps_i_1z),
	.D(un1_lastwritereq5_0_Z),
	.Y(un1_lastwritereq5_i)
);
defparam un1_lastwritereq5_0_RNIMP3T.INIT=16'h00E2;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[16]  (
	.A(N_816),
	.B(un1_serialnumber_1_iv_i_2_Z[16]),
	.C(un1_serialnumber_1_iv_i_1_Z[16]),
	.D(un1_serialnumber_1_iv_i_7_Z[16]),
	.Y(un1_serialnumber_1_iv_i_Z[16])
);
defparam \un1_serialnumber_1_iv_i[16] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[21]  (
	.A(N_941),
	.B(un1_serialnumber_1_iv_i_2_Z[16]),
	.C(un1_serialnumber_1_iv_i_1_Z[21]),
	.D(un1_serialnumber_1_iv_i_7_Z[21]),
	.Y(un1_serialnumber_1_iv_i_Z[21])
);
defparam \un1_serialnumber_1_iv_i[21] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[19]  (
	.A(N_899),
	.B(un1_serialnumber_1_iv_i_2_Z[16]),
	.C(un1_serialnumber_1_iv_i_1_Z[19]),
	.D(un1_serialnumber_1_iv_i_7_Z[19]),
	.Y(un1_serialnumber_1_iv_i_Z[19])
);
defparam \un1_serialnumber_1_iv_i[19] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_i[25]  (
	.A(N_838_3),
	.B(un1_serialnumber_1_iv_i_9_Z[25]),
	.C(N_983),
	.D(un1_serialnumber_1_iv_i_1_Z[25]),
	.Y(un1_serialnumber_1_iv_i_Z[25])
);
defparam \un1_serialnumber_1_iv_i[25] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_60[15]  (
	.A(un1_serialnumber_1_iv_4_Z[15]),
	.B(un1_serialnumber_1_iv_29_Z[15]),
	.C(un1_serialnumber_1_iv_5_Z[15]),
	.D(un1_serialnumber_1_iv_49_Z[15]),
	.Y(un1_serialnumber_1_iv_60_Z[15])
);
defparam \un1_serialnumber_1_iv_60[15] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_58[4]  (
	.A(un1_serialnumber_1_iv_32_Z[4]),
	.B(un1_serialnumber_1_iv_29_Z[4]),
	.C(un1_serialnumber_1_iv_30_Z[4]),
	.D(un1_serialnumber_1_iv_31_Z[4]),
	.Y(un1_serialnumber_1_iv_58_Z[4])
);
defparam \un1_serialnumber_1_iv_58[4] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv_52[8]  (
	.A(un1_serialnumber_1_iv_2_Z[8]),
	.B(un1_serialnumber_1_iv_42_Z[8]),
	.C(un1_serialnumber_1_iv_25_Z[8]),
	.D(un1_serialnumber_1_iv_3_Z[8]),
	.Y(un1_serialnumber_1_iv_52_Z[8])
);
defparam \un1_serialnumber_1_iv_52[8] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_55[11]  (
	.A(un1_serialnumber_0_iv_39_Z[11]),
	.B(un1_serialnumber_0_iv_37_Z[11]),
	.C(un1_serialnumber_0_iv_40_Z[11]),
	.D(un1_serialnumber_0_iv_38_Z[11]),
	.Y(un1_serialnumber_0_iv_55_Z[11])
);
defparam \un1_serialnumber_0_iv_55[11] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_51[11]  (
	.A(un1_serialnumber_0_iv_2_Z[11]),
	.B(un1_serialnumber_0_iv_41_Z[11]),
	.C(un1_serialnumber_0_iv_3_Z[11]),
	.D(un1_serialnumber_0_iv_23_Z[11]),
	.Y(un1_serialnumber_0_iv_51_Z[11])
);
defparam \un1_serialnumber_0_iv_51[11] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv[20]  (
	.A(Uart0RxFifoCount_m[2]),
	.B(un1_serialnumber_0_iv_1_Z[20]),
	.C(un1_serialnumber_0_iv_6_Z[20]),
	.D(un1_serialnumber_0_iv_7_Z[20]),
	.Y(un1_serialnumber_0_iv_Z[20])
);
defparam \un1_serialnumber_0_iv[20] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv[24]  (
	.A(un1_serialnumber_0_iv_2_Z[24]),
	.B(un1_serialnumber_0_iv_6_Z[24]),
	.C(Uart0RxFifoCount_m[6]),
	.D(un1_serialnumber_3[24]),
	.Y(un1_serialnumber_0_iv_Z[24])
);
defparam \un1_serialnumber_0_iv[24] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_1_iv[26]  (
	.A(un1_serialnumber_1_iv_0_Z[26]),
	.B(un1_serialnumber_1_iv_2_Z[26]),
	.C(un1_serialnumber_1_iv_5_Z[26]),
	.D(un1_serialnumber_1_iv_7_Z[26]),
	.Y(un1_serialnumber_1_iv_Z[26])
);
defparam \un1_serialnumber_1_iv[26] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv[17]  (
	.A(un1_serialnumber_0_iv_2_Z[17]),
	.B(un1_serialnumber_0_iv_0_Z[17]),
	.C(un1_serialnumber_0_iv_5_Z[17]),
	.D(un1_serialnumber_0_iv_7_Z[17]),
	.Y(un1_serialnumber_0_iv_Z[17])
);
defparam \un1_serialnumber_0_iv[17] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_67[3]  (
	.A(un1_serialnumber_0_iv_55_Z[3]),
	.B(un1_serialnumber_0_iv_53_Z[3]),
	.C(un1_serialnumber_0_iv_54_Z[3]),
	.D(un1_serialnumber_0_iv_52_Z[3]),
	.Y(un1_serialnumber_0_iv_67_Z[3])
);
defparam \un1_serialnumber_0_iv_67[3] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_67[1]  (
	.A(un1_serialnumber_0_iv_54_Z[1]),
	.B(un1_serialnumber_0_iv_55_Z[1]),
	.C(un1_serialnumber_0_iv_53_Z[1]),
	.D(un1_serialnumber_0_iv_52_Z[1]),
	.Y(un1_serialnumber_0_iv_67_Z[1])
);
defparam \un1_serialnumber_0_iv_67[1] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_66[1]  (
	.A(un1_serialnumber_0_iv_60_Z[1]),
	.B(un1_serialnumber_0_iv_31_Z[1]),
	.C(un1_serialnumber_0_iv_30_Z[1]),
	.D(un1_serialnumber_0_iv_50_Z[1]),
	.Y(un1_serialnumber_0_iv_66_Z[1])
);
defparam \un1_serialnumber_0_iv_66[1] .INIT=16'hFFFE;
// @33:422
  CFG4 \un1_serialnumber_0_iv_66[2]  (
	.A(un1_serialnumber_0_iv_53_Z[2]),
	.B(un1_serialnumber_0_iv_54_Z[2]),
	.C(un1_serialnumber_0_iv_52_Z[2]),
	.D(un1_serialnumber_0_iv_51_Z[2]),
	.Y(un1_serialnumber_0_iv_66_Z[2])
);
defparam \un1_serialnumber_0_iv_66[2] .INIT=16'hFFFE;
  CFG4 \DataOut_RNO_1[14]  (
	.A(un1_m3_0_a2_a_a_0_56),
	.B(un1_m3_0_a2_a_a_0_55),
	.C(un1_m3_0_a2_a_a_0_53),
	.D(un1_m3_0_a2_a_a_0_54),
	.Y(un1_m3_0_a2_a_a_0_65)
);
defparam \DataOut_RNO_1[14] .INIT=16'h8000;
// @33:422
  CFG4 \un1_serialnumber_1_iv[8]  (
	.A(un1_serialnumber_1_iv_47_Z[8]),
	.B(un1_serialnumber_1_iv_46_Z[8]),
	.C(un1_serialnumber_1_iv_55_Z[8]),
	.D(un1_serialnumber_1_iv_59_Z[8]),
	.Y(un1_serialnumber_1_iv_Z[8])
);
defparam \un1_serialnumber_1_iv[8] .INIT=16'hFFFE;
// @33:422
  CFG4 \DataOut_RNO[1]  (
	.A(un1_serialnumber_0_iv_67_Z[1]),
	.B(un1_serialnumber_0_iv_65_Z[1]),
	.C(un1_serialnumber_0_iv_64_Z[1]),
	.D(un1_serialnumber_0_iv_66_Z[1]),
	.Y(un1_serialnumber_0_iv_i[1])
);
defparam \DataOut_RNO[1] .INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_10 */

module IBufP3Ports (
  nDrdyMonAdc0_c,
  FCCC_C0_0_GL0,
  nDrdyMonitorAdc_i
)
;
input nDrdyMonAdc0_c ;
input FCCC_C0_0_GL0 ;
output nDrdyMonitorAdc_i ;
wire nDrdyMonAdc0_c ;
wire FCCC_C0_0_GL0 ;
wire nDrdyMonitorAdc_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @31:48
  SLE O (
	.Q(nDrdyMonitorAdc_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(nDrdyMonAdc0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP3Ports_0 (
  MisoMonAdc0_c,
  FCCC_C0_0_GL0,
  MisoMonitorAdc_i
)
;
input MisoMonAdc0_c ;
input FCCC_C0_0_GL0 ;
output MisoMonitorAdc_i ;
wire MisoMonAdc0_c ;
wire FCCC_C0_0_GL0 ;
wire MisoMonitorAdc_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @31:48
  SLE O (
	.Q(MisoMonitorAdc_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonAdc0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module SpiMasterPorts_work_main_architecture_main_1layer1 (
  Readback_i,
  MonitorAdcSpiDataIn,
  un1_Mosi_i_0_sqmuxa_1_i_0_0_0,
  SpiRst,
  SpiXferComplete,
  SckMonAdc0_c,
  SpiRst_arst_i,
  MisoMonitorAdc_i,
  FCCC_C0_0_GL0,
  MosiMonAdc0_c,
  N_1196_i_set,
  N_1196_i_i
)
;
output [7:0] Readback_i ;
input [7:0] MonitorAdcSpiDataIn ;
output un1_Mosi_i_0_sqmuxa_1_i_0_0_0 ;
input SpiRst ;
output SpiXferComplete ;
output SckMonAdc0_c ;
input SpiRst_arst_i ;
input MisoMonitorAdc_i ;
input FCCC_C0_0_GL0 ;
output MosiMonAdc0_c ;
input N_1196_i_set ;
output N_1196_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0_0_0 ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckMonAdc0_c ;
wire SpiRst_arst_i ;
wire MisoMonitorAdc_i ;
wire FCCC_C0_0_GL0 ;
wire MosiMonAdc0_c ;
wire N_1196_i_set ;
wire N_1196_i_i ;
wire [6:0] ClkDiv_Z;
wire [5:0] ClkDiv_s;
wire [7:7] Readback_irs;
wire [6:6] ClkDiv_s_Z;
wire [7:0] DataToMosi_i_Z;
wire [5:1] ClkDiv_cry_Z;
wire [5:1] ClkDiv_cry_Y_9;
wire [6:6] ClkDiv_s_FCO_3;
wire [6:6] ClkDiv_s_Y_3;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire N_1196_i_Z ;
wire un1_rst_2_rs_Z ;
wire MosiMonAdc0_crs ;
wire VCC ;
wire un1_rst_2_i ;
wire Mosi_i_7_i_m2_Z ;
wire GND ;
wire un1_rst_1_set_Z ;
wire un1_rst_3_rs_Z ;
wire un1_rst_3_i ;
wire DataFromMiso_15_6 ;
wire ANB3 ;
wire N_69_i_i ;
wire SpiBitPos_1_sqmuxa ;
wire ANB2 ;
wire N_68_i_i ;
wire ANB1 ;
wire N_66_i_i ;
wire CO0 ;
wire N_1192_i ;
wire N_1191_i ;
wire XferComplete_ice_Z ;
wire DataFromMiso_15_5 ;
wire DataFromMiso_15_4 ;
wire DataFromMiso_15_3 ;
wire DataFromMiso_15_2 ;
wire DataFromMiso_15_1 ;
wire DataFromMiso_15_0 ;
wire DataFromMiso_15 ;
wire ClkDiv_s_273_FCO ;
wire ClkDiv_s_273_S ;
wire ClkDiv_s_273_Y ;
wire Mosi_i_3_7_i_m2_2_wmux_3_FCO ;
wire Mosi_i_3_7_i_m2_2_wmux_3_S ;
wire N_2053 ;
wire Mosi_i_3_7_i_m2_2_0_y1 ;
wire Mosi_i_3_7_i_m2_2_0_y3 ;
wire Mosi_i_3_7_i_m2_2_co1_0 ;
wire Mosi_i_3_7_i_m2_2_wmux_2_S ;
wire Mosi_i_3_7_i_m2_2_y0_0 ;
wire Mosi_i_3_7_i_m2_2_co0_0 ;
wire Mosi_i_3_7_i_m2_2_wmux_1_S ;
wire Mosi_i_3_7_i_m2_2_0_co1 ;
wire Mosi_i_3_7_i_m2_2_wmux_0_S ;
wire Mosi_i_3_7_i_m2_2_0_y0 ;
wire Mosi_i_3_7_i_m2_2_0_co0 ;
wire Mosi_i_3_7_i_m2_2_0_wmux_S ;
wire N_1201 ;
wire un3_clkdivlto6_Z ;
wire un3_clkdivlto6_4_Z ;
wire N_1199 ;
wire N_1217 ;
wire N_1203 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNISJG4 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNISJG4.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG1 N_1196_i_i_0 (
	.A(N_1196_i_Z),
	.Y(N_1196_i_i)
);
defparam N_1196_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIOJ5L (
	.A(N_1196_i_set),
	.B(un1_rst_2_rs_Z),
	.C(MosiMonAdc0_crs),
	.Y(MosiMonAdc0_c)
);
defparam Mosi_i_RNIOJ5L.INIT=8'hF8;
// @41:89
  SLE Mosi_i (
	.Q(MosiMonAdc0_crs),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_i_m2_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(N_1196_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMiso_1_RNI44Q01[7]  (
	.A(un1_rst_1_set_Z),
	.B(Readback_irs[7]),
	.C(un1_rst_3_rs_Z),
	.Y(Readback_i[7])
);
defparam \DataFromMiso_1_RNI44Q01[7] .INIT=8'hEC;
// @41:89
  SLE \DataFromMiso_1[7]  (
	.Q(Readback_irs[7]),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonitorAdc_i),
	.EN(DataFromMiso_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_Z),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(DataFromMiso_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[3]  (
	.Q(ANB3),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_69_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[2]  (
	.Q(ANB2),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_68_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[1]  (
	.Q(ANB1),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_66_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1192_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE Sck_i (
	.Q(SckMonAdc0_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1191_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiDataIn[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiDataIn[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiDataIn[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiDataIn[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiDataIn[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiDataIn[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiDataIn[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiDataIn[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[6]  (
	.Q(Readback_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonitorAdc_i),
	.EN(DataFromMiso_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[5]  (
	.Q(Readback_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonitorAdc_i),
	.EN(DataFromMiso_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[4]  (
	.Q(Readback_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonitorAdc_i),
	.EN(DataFromMiso_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[3]  (
	.Q(Readback_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonitorAdc_i),
	.EN(DataFromMiso_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[2]  (
	.Q(Readback_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonitorAdc_i),
	.EN(DataFromMiso_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[1]  (
	.Q(Readback_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonitorAdc_i),
	.EN(DataFromMiso_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[0]  (
	.Q(Readback_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MisoMonitorAdc_i),
	.EN(DataFromMiso_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  ARI1 ClkDiv_s_273 (
	.FCO(ClkDiv_s_273_FCO),
	.S(ClkDiv_s_273_S),
	.Y(ClkDiv_s_273_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_273.INIT=20'h4AA00;
// @41:89
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_9[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_273_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @41:89
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_9[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @41:89
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_9[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @41:89
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_9[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @41:89
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_3[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h4AA00;
// @41:89
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_9[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
  ARI1 Mosi_i_3_7_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_7_i_m2_2_wmux_3_FCO),
	.S(Mosi_i_3_7_i_m2_2_wmux_3_S),
	.Y(N_2053),
	.B(Mosi_i_3_7_i_m2_2_0_y1),
	.C(CO0),
	.D(VCC),
	.A(Mosi_i_3_7_i_m2_2_0_y3),
	.FCI(Mosi_i_3_7_i_m2_2_co1_0)
);
defparam Mosi_i_3_7_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_7_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_7_i_m2_2_co1_0),
	.S(Mosi_i_3_7_i_m2_2_wmux_2_S),
	.Y(Mosi_i_3_7_i_m2_2_0_y3),
	.B(ANB2),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[6]),
	.A(Mosi_i_3_7_i_m2_2_y0_0),
	.FCI(Mosi_i_3_7_i_m2_2_co0_0)
);
defparam Mosi_i_3_7_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_7_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_7_i_m2_2_co0_0),
	.S(Mosi_i_3_7_i_m2_2_wmux_1_S),
	.Y(Mosi_i_3_7_i_m2_2_y0_0),
	.B(ANB2),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[2]),
	.A(ANB1),
	.FCI(Mosi_i_3_7_i_m2_2_0_co1)
);
defparam Mosi_i_3_7_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_7_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_7_i_m2_2_0_co1),
	.S(Mosi_i_3_7_i_m2_2_wmux_0_S),
	.Y(Mosi_i_3_7_i_m2_2_0_y1),
	.B(ANB2),
	.C(DataToMosi_i_Z[3]),
	.D(DataToMosi_i_Z[5]),
	.A(Mosi_i_3_7_i_m2_2_0_y0),
	.FCI(Mosi_i_3_7_i_m2_2_0_co0)
);
defparam Mosi_i_3_7_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_7_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_7_i_m2_2_0_co0),
	.S(Mosi_i_3_7_i_m2_2_0_wmux_S),
	.Y(Mosi_i_3_7_i_m2_2_0_y0),
	.B(ANB2),
	.C(DataToMosi_i_Z[7]),
	.D(DataToMosi_i_Z[1]),
	.A(ANB1),
	.FCI(VCC)
);
defparam Mosi_i_3_7_i_m2_2_0_wmux.INIT=20'h0FA44;
// @41:126
  CFG4 SpiBitPos_1_sqmuxa_0_a2 (
	.A(N_1201),
	.B(un3_clkdivlto6_Z),
	.C(SpiXferComplete),
	.D(SckMonAdc0_c),
	.Y(SpiBitPos_1_sqmuxa)
);
defparam SpiBitPos_1_sqmuxa_0_a2.INIT=16'h0002;
// @41:126
  CFG4 SpiBitPos_1_sqmuxa_0_o2 (
	.A(CO0),
	.B(ANB2),
	.C(ANB3),
	.D(ANB1),
	.Y(N_1201)
);
defparam SpiBitPos_1_sqmuxa_0_o2.INIT=16'hFFFE;
// @41:89
  CFG2 un1_rst_2_0_a2 (
	.A(MonitorAdcSpiDataIn[7]),
	.B(SpiRst),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2_0_a2.INIT=4'hB;
// @41:89
  CFG2 un1_rst_3 (
	.A(MisoMonitorAdc_i),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @41:89
  CFG2 un1_rst_1 (
	.A(MisoMonitorAdc_i),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @41:114
  CFG4 un3_clkdivlto6_4 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlto6_4_Z)
);
defparam un3_clkdivlto6_4.INIT=16'h7FFF;
// @41:114
  CFG3 DataFromMiso_15_6_0_o4 (
	.A(ANB2),
	.B(CO0),
	.C(ANB1),
	.Y(N_1199)
);
defparam DataFromMiso_15_6_0_o4.INIT=8'hFE;
// @41:89
  CFG2 \SpiBitPos_RNO[1]  (
	.A(ANB1),
	.B(CO0),
	.Y(N_66_i_i)
);
defparam \SpiBitPos_RNO[1] .INIT=4'h9;
// @48:113
  CFG2 N_1196_i (
	.A(MonitorAdcSpiDataIn[7]),
	.B(SpiRst),
	.Y(N_1196_i_Z)
);
defparam N_1196_i.INIT=4'h8;
// @41:114
  CFG4 un3_clkdivlto6 (
	.A(ClkDiv_Z[4]),
	.B(un3_clkdivlto6_4_Z),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un3_clkdivlto6_Z)
);
defparam un3_clkdivlto6.INIT=16'hDFFF;
// @41:89
  CFG3 \SpiBitPos_RNO[2]  (
	.A(ANB2),
	.B(CO0),
	.C(ANB1),
	.Y(N_68_i_i)
);
defparam \SpiBitPos_RNO[2] .INIT=8'hA9;
// @41:89
  CFG2 \SpiBitPos_RNO[3]  (
	.A(N_1199),
	.B(ANB3),
	.Y(N_69_i_i)
);
defparam \SpiBitPos_RNO[3] .INIT=4'h9;
// @41:114
  CFG3 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto6_Z),
	.B(MonitorAdcSpiDataIn[7]),
	.C(N_2053),
	.Y(Mosi_i_7_i_m2_Z)
);
defparam Mosi_i_7_i_m2.INIT=8'hD8;
// @41:89
  CFG4 Sck_i_0_i_a2 (
	.A(SpiXferComplete),
	.B(SckMonAdc0_c),
	.C(N_1201),
	.D(un3_clkdivlto6_Z),
	.Y(N_1217)
);
defparam Sck_i_0_i_a2.INIT=16'h0040;
// @41:89
  CFG3 XferComplete_ice (
	.A(un3_clkdivlto6_Z),
	.B(SckMonAdc0_c),
	.C(N_1201),
	.Y(XferComplete_ice_Z)
);
defparam XferComplete_ice.INIT=8'h04;
// @41:89
  CFG3 \SpiBitPos_0_i_o2[0]  (
	.A(SckMonAdc0_c),
	.B(un3_clkdivlto6_Z),
	.C(SpiXferComplete),
	.Y(N_1203)
);
defparam \SpiBitPos_0_i_o2[0] .INIT=8'hFE;
// @41:114
  CFG4 DataFromMiso_15_2_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1203),
	.Y(DataFromMiso_15_2)
);
defparam DataFromMiso_15_2_0_a2.INIT=16'h0010;
// @33:422
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un3_clkdivlto6_Z),
	.B(N_1217),
	.C(ANB3),
	.D(N_1199),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0_0_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hCCEC;
// @41:114
  CFG2 DataFromMiso_15_6_0_a2 (
	.A(N_1203),
	.B(N_1199),
	.Y(DataFromMiso_15_6)
);
defparam DataFromMiso_15_6_0_a2.INIT=4'h1;
// @41:114
  CFG4 DataFromMiso_15_4_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1203),
	.Y(DataFromMiso_15_4)
);
defparam DataFromMiso_15_4_0_a2.INIT=16'h0040;
// @41:114
  CFG4 DataFromMiso_15_0_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1203),
	.Y(DataFromMiso_15_0)
);
defparam DataFromMiso_15_0_0_a2.INIT=16'h0004;
// @41:114
  CFG4 DataFromMiso_15_7_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1203),
	.Y(DataFromMiso_15)
);
defparam DataFromMiso_15_7_a2.INIT=16'h0002;
// @41:114
  CFG4 DataFromMiso_15_1_1_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1203),
	.Y(DataFromMiso_15_1)
);
defparam DataFromMiso_15_1_1_a2.INIT=16'h0008;
// @41:114
  CFG4 DataFromMiso_15_3_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1203),
	.Y(DataFromMiso_15_3)
);
defparam DataFromMiso_15_3_0_a2.INIT=16'h0020;
// @41:114
  CFG4 DataFromMiso_15_5_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1203),
	.Y(DataFromMiso_15_5)
);
defparam DataFromMiso_15_5_0_a2.INIT=16'h0080;
// @41:89
  CFG4 Sck_i_RNO (
	.A(SpiXferComplete),
	.B(SckMonAdc0_c),
	.C(N_1201),
	.D(un3_clkdivlto6_Z),
	.Y(N_1191_i)
);
defparam Sck_i_RNO.INIT=16'hCC9C;
// @41:89
  CFG3 \SpiBitPos_RNO[0]  (
	.A(N_1203),
	.B(CO0),
	.C(N_1201),
	.Y(N_1192_i)
);
defparam \SpiBitPos_RNO[0] .INIT=8'h90;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_main_architecture_main_1layer1 */

module SpiDevicePorts_work_main_architecture_main_0layer1 (
  un1_Mosi_i_0_sqmuxa_1_i_0_0_0,
  MonitorAdcSpiDataIn,
  MonitorAdcSpiDataOut,
  N_1196_i_i,
  N_1196_i_set,
  MosiMonAdc0_c,
  MisoMonitorAdc_i,
  SckMonAdc0_c,
  MonitorAdcReset_i,
  MonitorAdcSpiXferDone,
  MonitorAdcSpiXferStart,
  FCCC_C0_0_GL0,
  MonitorAdcReset_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0_0_0 ;
input [7:0] MonitorAdcSpiDataIn ;
output [7:0] MonitorAdcSpiDataOut ;
output N_1196_i_i ;
input N_1196_i_set ;
output MosiMonAdc0_c ;
input MisoMonitorAdc_i ;
output SckMonAdc0_c ;
input MonitorAdcReset_i ;
output MonitorAdcSpiXferDone ;
input MonitorAdcSpiXferStart ;
input FCCC_C0_0_GL0 ;
input MonitorAdcReset_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0_0_0 ;
wire N_1196_i_i ;
wire N_1196_i_set ;
wire MosiMonAdc0_c ;
wire MisoMonitorAdc_i ;
wire SckMonAdc0_c ;
wire MonitorAdcReset_i ;
wire MonitorAdcSpiXferDone ;
wire MonitorAdcSpiXferStart ;
wire FCCC_C0_0_GL0 ;
wire MonitorAdcReset_i_arst_i ;
wire [0:0] un1_spirst2_i_0_0;
wire [7:0] Readback_i;
wire SpiRst_rep_Z ;
wire GND ;
wire N_63_i ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastTransfer_Z ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire N_1193_i ;
wire SpiRst_Z ;
wire N_1190_i ;
// @48:142
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_63_i),
	.EN(un1_spirst2_i_0_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNI3OLC (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNI3OLC_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNI3OLC_0.INIT=2'h1;
// @48:142
  SLE LastTransfer (
	.Q(LastTransfer_Z),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MonitorAdcSpiXferStart),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferComplete),
	.EN(N_1193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE TransferActuallyComplete (
	.Q(MonitorAdcSpiXferDone),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_63_i),
	.EN(un1_spirst2_i_0_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE SpiRst (
	.Q(SpiRst_Z),
	.ADn(GND),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_63_i),
	.EN(un1_spirst2_i_0_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE \Readback[7]  (
	.Q(MonitorAdcSpiDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Readback_i[7]),
	.EN(N_1190_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE \Readback[6]  (
	.Q(MonitorAdcSpiDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Readback_i[6]),
	.EN(N_1190_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE \Readback[5]  (
	.Q(MonitorAdcSpiDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Readback_i[5]),
	.EN(N_1190_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE \Readback[4]  (
	.Q(MonitorAdcSpiDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Readback_i[4]),
	.EN(N_1190_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE \Readback[3]  (
	.Q(MonitorAdcSpiDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Readback_i[3]),
	.EN(N_1190_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE \Readback[2]  (
	.Q(MonitorAdcSpiDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Readback_i[2]),
	.EN(N_1190_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE \Readback[1]  (
	.Q(MonitorAdcSpiDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Readback_i[1]),
	.EN(N_1190_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:142
  SLE \Readback[0]  (
	.Q(MonitorAdcSpiDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Readback_i[0]),
	.EN(N_1190_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:175
  CFG2 LastTransfer_RNIHK3E (
	.A(MonitorAdcSpiXferStart),
	.B(LastTransfer_Z),
	.Y(N_63_i)
);
defparam LastTransfer_RNIHK3E.INIT=4'h9;
// @41:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(MonitorAdcSpiXferStart),
	.B(SpiXferComplete),
	.C(LastTransfer_Z),
	.D(LastSpiXferComplete_Z),
	.Y(un1_spirst2_i_0_0[0])
);
defparam \un1_spirst2_i_0[0] .INIT=16'h0A8E;
// @48:142
  CFG3 LastSpiXferComplete_RNO (
	.A(SpiXferComplete),
	.B(N_63_i),
	.C(LastSpiXferComplete_Z),
	.Y(N_1193_i)
);
defparam LastSpiXferComplete_RNO.INIT=8'h48;
// @48:142
  CFG4 LastSpiXferComplete_RNIS4AC1 (
	.A(SpiXferComplete),
	.B(LastSpiXferComplete_Z),
	.C(MonitorAdcReset_i),
	.D(N_63_i),
	.Y(N_1190_i)
);
defparam LastSpiXferComplete_RNIS4AC1.INIT=16'h0200;
// @48:113
  SpiMasterPorts_work_main_architecture_main_1layer1 Spi (
	.Readback_i(Readback_i[7:0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0_0_0(un1_Mosi_i_0_sqmuxa_1_i_0_0_0),
	.SpiRst(SpiRst_Z),
	.SpiXferComplete(SpiXferComplete),
	.SckMonAdc0_c(SckMonAdc0_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.MisoMonitorAdc_i(MisoMonitorAdc_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiMonAdc0_c(MosiMonAdc0_c),
	.N_1196_i_set(N_1196_i_set),
	.N_1196_i_i(N_1196_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDevicePorts_work_main_architecture_main_0layer1 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [5:1] ClkDiv_cry_Y_8;
wire [6:6] ClkDiv_s_FCO_2;
wire [6:6] ClkDiv_s_Y_2;
wire clko_i_Z ;
wire VCC ;
wire GND ;
wire N_1030_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S ;
wire clkdiv16_cry_0_Y ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S ;
wire clkdiv16_cry_1_Y ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S ;
wire clkdiv16_cry_2_Y ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S ;
wire clkdiv16_cry_3_Y ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S ;
wire clkdiv16_cry_4_Y ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S ;
wire clkdiv16_cry_5_Y ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S ;
wire clkdiv16_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S ;
wire clkdiv16_cry_7_Y ;
wire ClkDiv_s_247_FCO ;
wire ClkDiv_s_247_S ;
wire ClkDiv_s_247_Y ;
  CLKINT clko_i_inferred_clock_RNIKQ1F (
	.Y(UartClk0),
	.A(clko_i_Z)
);
// @37:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1030_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S),
	.Y(clkdiv16_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S),
	.Y(clkdiv16_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S),
	.Y(clkdiv16_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S),
	.Y(clkdiv16_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S),
	.Y(clkdiv16_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S),
	.Y(clkdiv16_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S),
	.Y(clkdiv16_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S),
	.Y(clkdiv16_cry_7_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @37:57
  ARI1 ClkDiv_s_247 (
	.FCO(ClkDiv_s_247_FCO),
	.S(ClkDiv_s_247_S),
	.Y(ClkDiv_s_247_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_247.INIT=20'h4AA00;
// @37:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_247_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_8[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_8[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_8[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_8[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_2[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_8[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @37:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_Z),
	.Y(N_1030_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@49:1681
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_3 */

module ClockDividerPorts_work_main_architecture_main_0layer1_5 (
  SUM_4_0_d0,
  ClkDiv,
  SUM_4_0_0,
  UartClk0,
  shot_i_arst_i,
  CO0_4,
  UartTxClk0
)
;
input SUM_4_0_d0 ;
output [2:1] ClkDiv ;
input SUM_4_0_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_4 ;
output UartTxClk0 ;
wire SUM_4_0_d0 ;
wire SUM_4_0_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_4 ;
wire UartTxClk0 ;
wire div_i_0 ;
wire CO0_4_i ;
wire VCC ;
wire N_1029_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIQ2FB (
	.Y(UartTxClk0),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_4),
	.Y(CO0_4_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_1029_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  CFG4 div_i_RNO (
	.A(CO0_4),
	.B(div_i_0),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_1029_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@49:1696
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_5 */

module IBufP3Ports_7 (
  Rxd0_c,
  FCCC_C0_0_GL0,
  Rxd0_i
)
;
input Rxd0_c ;
input FCCC_C0_0_GL0 ;
output Rxd0_i ;
wire Rxd0_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_1 ;
wire GND ;
wire Temp1_1 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rxd0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_7 */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_2_0_1_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire CO0_m1_0_a2_0 ;
wire un1_N_8_mux ;
wire un21_enable ;
wire RReg_2_0_1_0_Z ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire CO1 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @34:69
  CFG4 RReg_1_sqmuxa_2_0_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_2_0_1_Z)
);
defparam RReg_1_sqmuxa_2_0_1.INIT=16'h4000;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:84
  CFG4 \bitpos_RNIIC161[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIIC161[3] .INIT=16'h0040;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @34:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @34:107
  CFG2 \un1_bitpos_1_1.CO0_m1_0_a2_0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(bitpos_Z[0]),
	.Y(CO0_m1_0_a2_0)
);
defparam \un1_bitpos_1_1.CO0_m1_0_a2_0 .INIT=4'h8;
// @34:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_4_sqmuxa_2_Z),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @34:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:61
  CFG4 RReg_2_0_1_0 (
	.A(bitpos_Z[0]),
	.B(bitpos_Z[3]),
	.C(CO2),
	.D(RReg_1_sqmuxa_2_0_1_Z),
	.Y(RReg_2_0_1_0_Z)
);
defparam RReg_2_0_1_0.INIT=16'h8A00;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_2_0_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @34:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @34:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_Z),
	.D(bitpos_Z[1]),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0020;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0_m1_0_a2_0),
	.B(un21_enable),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'hD2;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.C(un21_enable),
	.D(RReg_2_0_1_0_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h0800;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.C(un21_enable),
	.D(RReg_2_0_1_0_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h0400;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.C(un21_enable),
	.D(RReg_2_0_1_0_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h0200;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_Z),
	.D(bitpos_Z[1]),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h2000;
// @34:61
  CFG3 RReg_8_0 (
	.A(un21_enable),
	.B(CO2),
	.C(RReg_2_0_1_0_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h40;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(CO0_m1_0_a2_0),
	.B(un21_enable),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'hD2F0;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_Z),
	.D(bitpos_Z[1]),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h1000;
// @34:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @42:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_0 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module fifo_8_10_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI9CKB_Y;
wire [1:1] counter_r_RNIICML_Y;
wire [2:2] counter_r_RNISDOV_Y;
wire [3:3] counter_r_RNI7GQ91_Y;
wire [4:4] counter_r_RNIJJSJ1_Y;
wire [5:5] counter_r_RNI0OUT1_Y;
wire [6:6] counter_r_RNIET082_Y;
wire [7:7] counter_r_RNIT33I2_Y;
wire [8:8] counter_r_RNIDB5S2_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIUJ763_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_10;
wire [9:9] raddr_r_s_FCO_10;
wire [9:9] raddr_r_s_Y_10;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_10;
wire [9:9] waddr_r_s_FCO_10;
wire [9:9] waddr_r_s_Y_10;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire Uart0RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_14_0_i ;
wire N_5_0_i ;
wire N_6_0_i ;
wire N_7_0_i ;
wire N_8_0_i ;
wire N_9_0_i ;
wire N_10_0_i ;
wire N_11_0_i ;
wire N_12_0_i ;
wire N_13_0_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI1DI1_S ;
wire empty_r_RNI1DI1_Y ;
wire raddr_r_s_271_FCO ;
wire raddr_r_s_271_S ;
wire raddr_r_s_271_Y ;
wire waddr_r_s_272_FCO ;
wire waddr_r_s_272_S ;
wire waddr_r_s_272_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_15_0 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire i13_mux ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIIPN5 (
	.A(Uart0RxFifoFull),
	.Y(Uart0RxFifoFull_i)
);
defparam full_r_RNIIPN5.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_14_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_6_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_7_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_8_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_9_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_10_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_11_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_12_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_13_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNI1DI1 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI1DI1_S),
	.Y(empty_r_RNI1DI1_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI1DI1.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNI9CKB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI9CKB_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI9CKB[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIICML[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIICML_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIICML[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNISDOV[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNISDOV_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNISDOV[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI7GQ91[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI7GQ91_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI7GQ91[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIJJSJ1[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIJJSJ1_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIJJSJ1[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI0OUT1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0OUT1_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0OUT1[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIET082[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIET082_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIET082[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIT33I2[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIT33I2_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIT33I2[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIDB5S2[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIDB5S2_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIDB5S2[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUJ763[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUJ763_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUJ763[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_271 (
	.FCO(raddr_r_s_271_FCO),
	.S(raddr_r_s_271_S),
	.Y(raddr_r_s_271_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_271.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_10[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_271_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_10[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_10[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_10[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_10[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_10[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_10[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_10[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_10[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_10[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_272 (
	.FCO(waddr_r_s_272_FCO),
	.S(waddr_r_s_272_S),
	.Y(waddr_r_s_272_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_272.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_10[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_272_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_10[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_10[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_10[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_10[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_10[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_10[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_10[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_10[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_10[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_10[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI10UQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_0_RNI10UQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI0VTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_0_RNI0VTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIVTTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_0_RNIVTTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUSTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_0_RNIUSTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNITRTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_0_RNITRTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNISQTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_0_RNISQTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIRPTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIRPTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQOTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIQOTQ.INIT=8'hD8;
// @18:436
  CFG3 full_r_RNI68RI (
	.A(we_i),
	.B(Uart0RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI68RI.INIT=8'hD2;
// @35:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:436
  CFG2 full_r_RNIABSB (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIABSB.INIT=4'h4;
// @18:436
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:436
  CFG4 \counter_r_RNICPU11[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNICPU11[1] .INIT=16'h0001;
// @18:436
  CFG4 \counter_r_RNIIVU11[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIIVU11[3] .INIT=16'h0001;
// @18:436
  CFG2 \counter_r_RNIHTBK[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_15_0)
);
defparam \counter_r_RNIHTBK[0] .INIT=4'h8;
// @35:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_14_0_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_5_0_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_6_0_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_7_0_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_8_0_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_9_0_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_10_0_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_11_0_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_12_0_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_13_0_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:436
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[4]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:436
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:436
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_1.INIT=16'h0080;
// @18:436
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(i13_mux)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @18:436
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_15_0),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:436
  CFG4 full_r_RNO (
	.A(counter_r_Z[7]),
	.B(N_15_0),
	.C(i13_mux),
	.D(m34_8),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hD850;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [9:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10_5 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i_arst_i
)
;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @44:147
  IBufP2Ports_0 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_5 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Txd0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Txd0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Txd0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO_4 ;
wire TxD_2_7_2_wmux_3_S_4 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_4 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_4 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_4 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_4 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @36:59
  SLE TxD (
	.Q(Txd0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_4),
	.S(TxD_2_7_2_wmux_3_S_4),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_4),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_4),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_4),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_4),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @36:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @36:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @36:97
  CFG4 txd20_RNI2RMN (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNI2RMN.INIT=16'h8808;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @36:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_0_6 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_6 */

module fifo_8_10_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0TxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0TxFifoFull
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIFU0O1_Y;
wire [1:1] counter_r_RNI28IK2_Y;
wire [2:2] counter_r_RNIMI3H3_Y;
wire [3:3] counter_r_RNIBUKD4_Y;
wire [4:4] counter_r_RNI1B6A5_Y;
wire [5:5] counter_r_RNIOON66_Y;
wire [6:6] counter_r_RNIG7937_Y;
wire [7:7] counter_r_RNI9NQV7_Y;
wire [8:8] counter_r_RNI38CS8_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUPTO9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_9;
wire [9:9] raddr_r_s_FCO_9;
wire [9:9] raddr_r_s_Y_9;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_9;
wire [9:9] waddr_r_s_FCO_9;
wire [9:9] waddr_r_s_Y_9;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire Uart0TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_1272_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNITLFR_S ;
wire empty_r_RNITLFR_Y ;
wire raddr_r_s_269_FCO ;
wire raddr_r_s_269_S ;
wire raddr_r_s_269_Y ;
wire waddr_r_s_270_FCO ;
wire waddr_r_s_270_S ;
wire waddr_r_s_270_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire N_1261 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI06DB (
	.A(Uart0TxFifoFull),
	.Y(Uart0TxFifoFull_i)
);
defparam full_r_RNI06DB.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_1272_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:89
  ARI1 empty_r_RNITLFR (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNITLFR_S),
	.Y(empty_r_RNITLFR_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNITLFR.INIT=20'h4DD00;
// @35:89
  ARI1 \counter_r_RNIFU0O1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIFU0O1_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIFU0O1[0] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI28IK2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI28IK2_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI28IK2[1] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIMI3H3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIMI3H3_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIMI3H3[2] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIBUKD4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIBUKD4_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIBUKD4[3] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI1B6A5[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI1B6A5_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI1B6A5[4] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIOON66[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIOON66_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIOON66[5] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIG7937[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIG7937_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIG7937[6] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI9NQV7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI9NQV7_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI9NQV7[7] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI38CS8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI38CS8_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI38CS8[8] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:89
  ARI1 \counter_r_RNIUPTO9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUPTO9_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUPTO9[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_269 (
	.FCO(raddr_r_s_269_FCO),
	.S(raddr_r_s_269_S),
	.Y(raddr_r_s_269_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_269.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_9[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_269_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_9[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_9[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_9[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_9[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_9[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_9[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_9[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_9[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_9[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_270 (
	.FCO(waddr_r_s_270_FCO),
	.S(waddr_r_s_270_S),
	.Y(waddr_r_s_270_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_270.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_9[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_270_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_9[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_9[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_9[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_9[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_9[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_9[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_9[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_9[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_9[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_9[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIBHPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIBHPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIAGPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIAGPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI9FPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNI9FPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8EPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNI8EPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI7DPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNI7DPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI6CPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNI6CPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI5BPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI5BPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI4APQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI4APQ.INIT=8'hD8;
// @35:68
  CFG3 full_r_RNI3SSB1 (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(empty_r_RNITLFR_Y),
	.Y(N_1272_i)
);
defparam full_r_RNI3SSB1.INIT=8'h2D;
// @35:89
  CFG2 empty_r_RNITLFR_0 (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNITLFR_0.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(empty_r_RNITLFR_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNITLFR_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_1261)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1261),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_0 */

module gated_fifo_8_10_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart0,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart0 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart0 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0TxFifoFull(Uart0TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_0 */

module UartTxFifoExtClk_10_5 (
  Uart0TxFifoData,
  WriteUart0,
  Uart0TxFifoFull,
  Txd0_c,
  UartTxClk0,
  Uart0TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
input [7:0] Uart0TxFifoData ;
input WriteUart0 ;
output Uart0TxFifoFull ;
output Txd0_c ;
input UartTxClk0 ;
output Uart0TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire WriteUart0 ;
wire Uart0TxFifoFull ;
wire Txd0_c ;
wire UartTxClk0 ;
wire Uart0TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i_x2_4 ;
wire un1_NextState_1_sqmuxa_i_0_4 ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1257_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i_x2_4),
	.EN(un1_NextState_1_sqmuxa_i_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_4)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @45:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_4)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1257_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @45:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @45:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Txd0_c(Txd0_c)
);
// @45:182
  IBufP2Ports_0_6 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart0(WriteUart0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_5 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_2 (
  Uart1ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [5:1] ClkDiv_cry_Y_7;
wire [6:6] ClkDiv_s_FCO_1;
wire [6:6] ClkDiv_s_Y_1;
wire clko_i_1 ;
wire VCC ;
wire GND ;
wire N_1028_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_0 ;
wire clkdiv16_cry_0_Y_0 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_0 ;
wire clkdiv16_cry_1_Y_0 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_0 ;
wire clkdiv16_cry_2_Y_0 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_0 ;
wire clkdiv16_cry_3_Y_0 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_0 ;
wire clkdiv16_cry_4_Y_0 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_0 ;
wire clkdiv16_cry_5_Y_0 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_0 ;
wire clkdiv16_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_0 ;
wire clkdiv16_cry_7_Y_0 ;
wire ClkDiv_s_246_FCO ;
wire ClkDiv_s_246_S ;
wire ClkDiv_s_246_Y ;
  CLKINT clko_i_inferred_clock_RNILRIF (
	.Y(UartClk1),
	.A(clko_i_1)
);
// @37:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1028_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_0),
	.Y(clkdiv16_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_0),
	.Y(clkdiv16_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_0),
	.Y(clkdiv16_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_0),
	.Y(clkdiv16_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_0),
	.Y(clkdiv16_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_0),
	.Y(clkdiv16_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_0),
	.Y(clkdiv16_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_0),
	.Y(clkdiv16_cry_7_Y_0),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @37:57
  ARI1 ClkDiv_s_246 (
	.FCO(ClkDiv_s_246_FCO),
	.S(ClkDiv_s_246_S),
	.Y(ClkDiv_s_246_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_246.INIT=20'h4AA00;
// @37:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_246_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_7[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_7[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_7[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_7[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_1[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_7[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @37:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_1),
	.Y(N_1028_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@49:1783
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_2 */

module ClockDividerPorts_work_main_architecture_main_0layer1_4 (
  SUM_3_0_d0,
  ClkDiv,
  SUM_3_0_0,
  UartClk1,
  shot_i_arst_i,
  CO0_3,
  UartTxClk1
)
;
input SUM_3_0_d0 ;
output [2:1] ClkDiv ;
input SUM_3_0_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk1 ;
wire SUM_3_0_d0 ;
wire SUM_3_0_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk1 ;
wire div_i_Z ;
wire CO0_3_i ;
wire VCC ;
wire N_1027_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIR41D (
	.Y(UartTxClk1),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_1027_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  CFG4 div_i_RNO (
	.A(CO0_3),
	.B(div_i_Z),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_1027_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@49:1798
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_4 */

module IBufP3Ports_7_0 (
  Rxd1_c,
  FCCC_C0_0_GL0,
  Rxd1_i
)
;
input Rxd1_c ;
input FCCC_C0_0_GL0 ;
output Rxd1_i ;
wire Rxd1_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_2 ;
wire GND ;
wire Temp1_2 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rxd1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_7_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:3] samplecnt_RNO_0_Z;
wire [2:1] samplecnt_RNO_0;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2_m2_0 ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire bitpos_0_sqmuxa ;
wire un21_enable ;
wire CO0 ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire N_61 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:114
  CFG2 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[2]),
	.Y(CO2_m2_0)
);
defparam \samplecnt_RNO_0[3] .INIT=4'h8;
// @34:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @34:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @34:84
  CFG4 \bitpos_RNIMSRD[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIMSRD[3] .INIT=16'h0020;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @34:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @34:114
  CFG2 \RxProc.un3_enable_RNIMV54  (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam \RxProc.un3_enable_RNIMV54 .INIT=4'h2;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:107
  CFG3 \un1_bitpos_1_1.CO0_m1_0_a2  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0_m1_0_a2 .INIT=8'h20;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(CO2_m2_0),
	.Y(samplecnt_RNO_0_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @34:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @34:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @34:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @42:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_0_7 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_7 */

module fifo_8_10_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIELBD1_Y;
wire [1:1] counter_r_RNIQOK92_Y;
wire [2:2] counter_r_RNI7TT53_Y;
wire [3:3] counter_r_RNIL2724_Y;
wire [4:4] counter_r_RNI49GU4_Y;
wire [5:5] counter_r_RNIKGPQ5_Y;
wire [6:6] counter_r_RNI5P2N6_Y;
wire [7:7] counter_r_RNIN2CJ7_Y;
wire [8:8] counter_r_RNIADLF8_Y;
wire [10:10] counter_r_RNO_FCO_1;
wire [10:10] counter_r_RNO_Y_1;
wire [9:9] counter_r_RNIUOUB9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_8;
wire [9:9] raddr_r_s_FCO_8;
wire [9:9] raddr_r_s_Y_8;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_8;
wire [9:9] waddr_r_s_FCO_8;
wire [9:9] waddr_r_s_Y_8;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_1;
wire [8:0] ram_ram_0_0_B_DOUT_1;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1282_i ;
wire N_1273_i ;
wire N_1274_i ;
wire N_1275_i ;
wire N_1276_i ;
wire N_1277_i ;
wire N_1278_i ;
wire N_1279_i ;
wire N_1280_i ;
wire N_1281_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI3J2H_S ;
wire empty_r_RNI3J2H_Y ;
wire raddr_r_s_267_FCO ;
wire raddr_r_s_267_S ;
wire raddr_r_s_267_Y ;
wire waddr_r_s_268_FCO ;
wire waddr_r_s_268_S ;
wire waddr_r_s_268_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1283 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_1285 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIJGL8 (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNIJGL8.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1282_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1273_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1274_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1275_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1276_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1277_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1278_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1279_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1280_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1281_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNI3J2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI3J2H_S),
	.Y(empty_r_RNI3J2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI3J2H.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNIELBD1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIELBD1_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIELBD1[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIQOK92[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQOK92_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQOK92[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI7TT53[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI7TT53_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI7TT53[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIL2724[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIL2724_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIL2724[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI49GU4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI49GU4_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI49GU4[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIKGPQ5[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKGPQ5_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKGPQ5[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI5P2N6[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI5P2N6_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI5P2N6[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIN2CJ7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIN2CJ7_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIN2CJ7[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIADLF8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIADLF8_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIADLF8[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_1[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_1[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUOUB9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUOUB9_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUOUB9[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_267 (
	.FCO(raddr_r_s_267_FCO),
	.S(raddr_r_s_267_S),
	.Y(raddr_r_s_267_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_267.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_8[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_267_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_8[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_8[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_8[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_8[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_8[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_8[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_8[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_8[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_8[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_268 (
	.FCO(waddr_r_s_268_FCO),
	.S(waddr_r_s_268_S),
	.Y(waddr_r_s_268_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_268.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_8[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_268_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_8[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_8[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_8[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_8[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_8[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_8[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_8[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_8[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_8[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_8[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_1[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_1[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI4V1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart1RxFifoData[7])
);
defparam ram_ram_0_0_RNI4V1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI3U1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart1RxFifoData[6])
);
defparam ram_ram_0_0_RNI3U1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI2T1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_0_RNI2T1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI1S1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_0_RNI1S1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI0R1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart1RxFifoData[3])
);
defparam ram_ram_0_0_RNI0R1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIVP1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart1RxFifoData[2])
);
defparam ram_ram_0_0_RNIVP1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUO1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIUO1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNITN1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNITN1O.INIT=8'hD8;
// @18:436
  CFG3 full_r_RNI959L (
	.A(we_i),
	.B(Uart1RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI959L.INIT=8'hD2;
// @35:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:436
  CFG2 full_r_RNICGLD (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNICGLD.INIT=4'h4;
// @18:436
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:436
  CFG4 \counter_r_RNIGDQC1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIGDQC1[1] .INIT=16'h0001;
// @18:436
  CFG4 \counter_r_RNIMJQC1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIMJQC1[3] .INIT=16'h0001;
// @18:436
  CFG2 \counter_r_RNIKVRO[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_1283)
);
defparam \counter_r_RNIKVRO[0] .INIT=4'h8;
// @35:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1282_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1273_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1274_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1275_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1276_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1277_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1278_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1279_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1280_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1281_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:436
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[4]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:436
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:436
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:436
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1285)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:436
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_1283),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:436
  CFG4 full_r_RNO (
	.A(N_1283),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_1285),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_1 */

module gated_fifo_8_10_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [9:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_1 */

module UartRxFifoExtClk_10_4 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i_arst_i
)
;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @44:147
  IBufP2Ports_0_7 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_4 */

module IBufP2Ports_8_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Txd1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Txd1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Txd1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_3 ;
wire TxD_2_7_2_wmux_3_S_3 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_3 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_3 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_3 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_3 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @36:59
  SLE TxD (
	.Q(Txd1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_3),
	.S(TxD_2_7_2_wmux_3_S_3),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_3),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_3),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_3),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_3),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @36:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @36:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @36:97
  CFG4 txd20_RNI6BND1 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNI6BND1.INIT=16'h8808;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @36:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_0_8 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_8 */

module fifo_8_10_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1TxFifoFull
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIKHFH1_Y;
wire [1:1] counter_r_RNIA4HH2_Y;
wire [2:2] counter_r_RNI1OIH3_Y;
wire [3:3] counter_r_RNIPCKH4_Y;
wire [4:4] counter_r_RNII2MH5_Y;
wire [5:5] counter_r_RNICPNH6_Y;
wire [6:6] counter_r_RNI7HPH7_Y;
wire [7:7] counter_r_RNI3ARH8_Y;
wire [8:8] counter_r_RNI04TH9_Y;
wire [10:10] counter_r_RNO_FCO_2;
wire [10:10] counter_r_RNO_Y_2;
wire [9:9] counter_r_RNIUUUHA_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_7;
wire [9:9] raddr_r_s_FCO_7;
wire [9:9] raddr_r_s_Y_7;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_7;
wire [9:9] waddr_r_s_FCO_7;
wire [9:9] waddr_r_s_Y_7;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_2;
wire [8:0] ram_ram_0_0_B_DOUT_2;
wire Uart1TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_1349_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIVVDH_S ;
wire empty_r_RNIVVDH_Y ;
wire raddr_r_s_265_FCO ;
wire raddr_r_s_265_S ;
wire raddr_r_s_265_Y ;
wire waddr_r_s_266_FCO ;
wire waddr_r_s_266_S ;
wire waddr_r_s_266_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire N_1336 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI1VP (
	.A(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i)
);
defparam full_r_RNI1VP.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_1349_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:89
  ARI1 empty_r_RNIVVDH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIVVDH_S),
	.Y(empty_r_RNIVVDH_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIVVDH.INIT=20'h4DD00;
// @35:89
  ARI1 \counter_r_RNIKHFH1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIKHFH1_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIKHFH1[0] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIA4HH2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA4HH2_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA4HH2[1] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI1OIH3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1OIH3_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1OIH3[2] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIPCKH4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPCKH4_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPCKH4[3] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNII2MH5[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNII2MH5_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNII2MH5[4] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNICPNH6[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICPNH6_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICPNH6[5] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI7HPH7[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7HPH7_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7HPH7[6] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI3ARH8[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3ARH8_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3ARH8[7] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI04TH9[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI04TH9_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI04TH9[8] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_2[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_2[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:89
  ARI1 \counter_r_RNIUUUHA[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUUHA_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUUHA[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_265 (
	.FCO(raddr_r_s_265_FCO),
	.S(raddr_r_s_265_S),
	.Y(raddr_r_s_265_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_265.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_7[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_265_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_7[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_7[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_7[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_7[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_7[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_7[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_7[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_7[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_7[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_266 (
	.FCO(waddr_r_s_266_FCO),
	.S(waddr_r_s_266_S),
	.Y(waddr_r_s_266_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_266.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_7[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_266_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_7[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_7[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_7[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_7[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_7[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_7[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_7[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_7[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_7[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_7[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_2[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_2[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIEMUU[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNIEMUU[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDLUU[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNIDLUU[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICKUU[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNICKUU[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBJUU[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNIBJUU[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAIUU[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNIAIUU[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9HUU[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI9HUU[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8GUU[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI8GUU[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7FUU[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI7FUU[0] .INIT=8'hD8;
// @35:68
  CFG3 full_r_RNI7F0R (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(empty_r_RNIVVDH_Y),
	.Y(N_1349_i)
);
defparam full_r_RNI7F0R.INIT=8'h2D;
// @35:89
  CFG2 empty_r_RNIVVDH_0 (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIVVDH_0.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(empty_r_RNIVVDH_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIVVDH_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_1336)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1336),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_2 */

module gated_fifo_8_10_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1TxFifoFull(Uart1TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_2 */

module UartTxFifoExtClk_10_4 (
  Uart1TxFifoData,
  WriteUart1,
  Uart1TxFifoFull,
  Txd1_c,
  UartTxClk1,
  Uart1TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
input [7:0] Uart1TxFifoData ;
input WriteUart1 ;
output Uart1TxFifoFull ;
output Txd1_c ;
input UartTxClk1 ;
output Uart1TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire WriteUart1 ;
wire Uart1TxFifoFull ;
wire Txd1_c ;
wire UartTxClk1 ;
wire Uart1TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i_x2_3 ;
wire un1_NextState_1_sqmuxa_i_0_3 ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1330_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i_x2_3),
	.EN(un1_NextState_1_sqmuxa_i_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_1330_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_3)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @45:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_3)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1330_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @45:162
  IBufP2Ports_8_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @45:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Txd1_c(Txd1_c)
);
// @45:182
  IBufP2Ports_0_8 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart1(WriteUart1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_4 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_1 (
  Uart2ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [5:1] ClkDiv_cry_Y_6;
wire [6:6] ClkDiv_s_FCO_0;
wire [6:6] ClkDiv_s_Y_0;
wire clko_i_0 ;
wire VCC ;
wire GND ;
wire N_1026_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_2 ;
wire clkdiv16_cry_0_Y_2 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_2 ;
wire clkdiv16_cry_1_Y_2 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_2 ;
wire clkdiv16_cry_2_Y_2 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_2 ;
wire clkdiv16_cry_3_Y_2 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_2 ;
wire clkdiv16_cry_4_Y_2 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_2 ;
wire clkdiv16_cry_5_Y_2 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_2 ;
wire clkdiv16_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_2 ;
wire clkdiv16_cry_7_Y_2 ;
wire ClkDiv_s_245_FCO ;
wire ClkDiv_s_245_S ;
wire ClkDiv_s_245_Y ;
  CLKINT clko_i_inferred_clock_RNIMS3 (
	.Y(UartClk2),
	.A(clko_i_0)
);
// @37:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1026_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_2),
	.Y(clkdiv16_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_2),
	.Y(clkdiv16_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_2),
	.Y(clkdiv16_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_2),
	.Y(clkdiv16_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_2),
	.Y(clkdiv16_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_2),
	.Y(clkdiv16_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_2),
	.Y(clkdiv16_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_2),
	.Y(clkdiv16_cry_7_Y_2),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @37:57
  ARI1 ClkDiv_s_245 (
	.FCO(ClkDiv_s_245_FCO),
	.S(ClkDiv_s_245_S),
	.Y(ClkDiv_s_245_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_245.INIT=20'h4AA00;
// @37:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_245_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_6[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_6[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_6[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_6[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_0[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_6[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @37:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_0),
	.Y(N_1026_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@49:1879
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_1 */

module ClockDividerPorts_work_main_architecture_main_0layer1_3 (
  SUM_5_0,
  ClkDiv_4,
  SUM_0_0_0,
  ClkDiv_3,
  SUM_1_0_0,
  ClkDiv_2,
  SUM_3_0_0,
  ClkDiv_1,
  SUM_4_0_0,
  ClkDiv_0,
  SUM_0_d0,
  SUM_0_0_d0,
  SUM_1_0_d0,
  SUM_3_0_d0,
  SUM_4_0_d0,
  CO0,
  CO0_0,
  CO0_1,
  CO0_3,
  CO0_4,
  UartClk2,
  shot_i_arst_i,
  UartTxClk2
)
;
output SUM_5_0 ;
input [2:1] ClkDiv_4 ;
output SUM_0_0_0 ;
input [2:1] ClkDiv_3 ;
output SUM_1_0_0 ;
input [2:1] ClkDiv_2 ;
output SUM_3_0_0 ;
input [2:1] ClkDiv_1 ;
output SUM_4_0_0 ;
input [2:1] ClkDiv_0 ;
output SUM_0_d0 ;
output SUM_0_0_d0 ;
output SUM_1_0_d0 ;
output SUM_3_0_d0 ;
output SUM_4_0_d0 ;
input CO0 ;
input CO0_0 ;
input CO0_1 ;
input CO0_3 ;
input CO0_4 ;
input UartClk2 ;
input shot_i_arst_i ;
output UartTxClk2 ;
wire SUM_5_0 ;
wire SUM_0_0_0 ;
wire SUM_1_0_0 ;
wire SUM_3_0_0 ;
wire SUM_4_0_0 ;
wire SUM_0_d0 ;
wire SUM_0_0_d0 ;
wire SUM_1_0_d0 ;
wire SUM_3_0_d0 ;
wire SUM_4_0_d0 ;
wire CO0 ;
wire CO0_0 ;
wire CO0_1 ;
wire CO0_3 ;
wire CO0_4 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire UartTxClk2 ;
wire [2:1] ClkDiv_Z;
wire [2:2] SUM_2_0;
wire [1:1] SUM_2;
wire div_i_2 ;
wire CO0_2 ;
wire CO0_2_i ;
wire VCC ;
wire N_1025_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIS6JE (
	.Y(UartTxClk2),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_1025_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  CFG4 div_i_RNO (
	.A(CO0_2),
	.B(div_i_2),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(N_1025_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
// @38:67
  CFG2 \un2_clkdiv_1.SUM_4[1]  (
	.A(CO0_4),
	.B(ClkDiv_0[1]),
	.Y(SUM_4_0_d0)
);
defparam \un2_clkdiv_1.SUM_4[1] .INIT=4'h6;
// @38:67
  CFG2 \un2_clkdiv_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_1[1]),
	.Y(SUM_3_0_d0)
);
defparam \un2_clkdiv_1.SUM_3[1] .INIT=4'h6;
// @38:67
  CFG2 \un2_clkdiv_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_Z[1]),
	.Y(SUM_2[1])
);
defparam \un2_clkdiv_1.SUM_2[1] .INIT=4'h6;
// @38:67
  CFG2 \un2_clkdiv_1.SUM_1[1]  (
	.A(CO0_1),
	.B(ClkDiv_2[1]),
	.Y(SUM_1_0_d0)
);
defparam \un2_clkdiv_1.SUM_1[1] .INIT=4'h6;
// @38:67
  CFG2 \un2_clkdiv_1.SUM_0[1]  (
	.A(CO0_0),
	.B(ClkDiv_3[1]),
	.Y(SUM_0_0_d0)
);
defparam \un2_clkdiv_1.SUM_0[1] .INIT=4'h6;
// @38:67
  CFG2 \un2_clkdiv_1.SUM[1]  (
	.A(CO0),
	.B(ClkDiv_4[1]),
	.Y(SUM_0_d0)
);
defparam \un2_clkdiv_1.SUM[1] .INIT=4'h6;
// @38:67
  CFG3 \un2_clkdiv_1.SUM_4[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_4),
	.Y(SUM_4_0_0)
);
defparam \un2_clkdiv_1.SUM_4[2] .INIT=8'h6A;
// @38:67
  CFG3 \un2_clkdiv_1.SUM_3[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_3),
	.Y(SUM_3_0_0)
);
defparam \un2_clkdiv_1.SUM_3[2] .INIT=8'h6A;
// @38:67
  CFG3 \un2_clkdiv_1.SUM_2[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0_2),
	.Y(SUM_2_0[2])
);
defparam \un2_clkdiv_1.SUM_2[2] .INIT=8'h6A;
// @38:67
  CFG3 \un2_clkdiv_1.SUM_1[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_1),
	.Y(SUM_1_0_0)
);
defparam \un2_clkdiv_1.SUM_1[2] .INIT=8'h6A;
// @38:67
  CFG3 \un2_clkdiv_1.SUM_0[2]  (
	.A(ClkDiv_3[2]),
	.B(ClkDiv_3[1]),
	.C(CO0_0),
	.Y(SUM_0_0_0)
);
defparam \un2_clkdiv_1.SUM_0[2] .INIT=8'h6A;
// @38:67
  CFG3 \un2_clkdiv_1.SUM[2]  (
	.A(ClkDiv_4[2]),
	.B(ClkDiv_4[1]),
	.C(CO0),
	.Y(SUM_5_0)
);
defparam \un2_clkdiv_1.SUM[2] .INIT=8'h6A;
//@49:1894
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_3 */

module IBufP3Ports_7_1 (
  Rxd2_c,
  FCCC_C0_0_GL0,
  Rxd2_i
)
;
input Rxd2_c ;
input FCCC_C0_0_GL0 ;
output Rxd2_i ;
wire Rxd2_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire VCC ;
wire Temp2_3 ;
wire GND ;
wire Temp1_3 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rxd2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_7_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire CO0 ;
wire RReg_1_sqmuxa_Z ;
wire CO1 ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @34:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @34:84
  CFG4 \bitpos_RNIQCML1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQCML1[3] .INIT=16'h0020;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @34:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @34:107
  CFG3 \un1_bitpos_1_1.CO0_m1_0_a2  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0_m1_0_a2 .INIT=8'h20;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @34:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @34:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @34:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @34:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @42:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_0_9 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_9 */

module fifo_8_10_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIJU2F1_Y;
wire [1:1] counter_r_RNI25JD2_Y;
wire [2:2] counter_r_RNIIC3C3_Y;
wire [3:3] counter_r_RNI3LJA4_Y;
wire [4:4] counter_r_RNILU395_Y;
wire [5:5] counter_r_RNI89K76_Y;
wire [6:6] counter_r_RNISK467_Y;
wire [7:7] counter_r_RNIH1L48_Y;
wire [8:8] counter_r_RNI7F539_Y;
wire [10:10] counter_r_RNO_FCO_3;
wire [10:10] counter_r_RNO_Y_3;
wire [9:9] counter_r_RNIUTL1A_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_6;
wire [9:9] raddr_r_s_FCO_6;
wire [9:9] raddr_r_s_Y_6;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_6;
wire [9:9] waddr_r_s_FCO_6;
wire [9:9] waddr_r_s_Y_6;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_3;
wire [8:0] ram_ram_0_0_B_DOUT_3;
wire Uart2RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1359_i ;
wire N_1350_i ;
wire N_1351_i ;
wire N_1352_i ;
wire N_1353_i ;
wire N_1354_i ;
wire N_1355_i ;
wire N_1356_i ;
wire N_1357_i ;
wire N_1358_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI5PIG_S ;
wire empty_r_RNI5PIG_Y ;
wire raddr_r_s_263_FCO ;
wire raddr_r_s_263_S ;
wire raddr_r_s_263_Y ;
wire waddr_r_s_264_FCO ;
wire waddr_r_s_264_S ;
wire waddr_r_s_264_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1360 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_1362 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIK7JB (
	.A(Uart2RxFifoFull),
	.Y(Uart2RxFifoFull_i)
);
defparam full_r_RNIK7JB.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1359_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1350_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1351_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1352_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1353_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1354_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1355_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1356_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1357_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1358_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNI5PIG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI5PIG_S),
	.Y(empty_r_RNI5PIG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI5PIG.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNIJU2F1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIJU2F1_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIJU2F1[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI25JD2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI25JD2_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI25JD2[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIIC3C3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIIC3C3_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIIC3C3[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI3LJA4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI3LJA4_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI3LJA4[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNILU395[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNILU395_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNILU395[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI89K76[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI89K76_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI89K76[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNISK467[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNISK467_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNISK467[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIH1L48[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIH1L48_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIH1L48[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI7F539[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI7F539_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI7F539[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_3[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_3[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUTL1A[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUTL1A_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUTL1A[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_263 (
	.FCO(raddr_r_s_263_FCO),
	.S(raddr_r_s_263_S),
	.Y(raddr_r_s_263_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_263.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_6[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_263_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_6[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_6[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_6[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_6[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_6[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_6[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_6[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_6[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_6[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_264 (
	.FCO(waddr_r_s_264_FCO),
	.S(waddr_r_s_264_S),
	.Y(waddr_r_s_264_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_264.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_6[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_264_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_6[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_6[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_6[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_6[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_6[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_6[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_6[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_6[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_6[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_6[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_3[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_3[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI7U551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_0_RNI7U551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI6T551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_0_RNI6T551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI5S551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_0_RNI5S551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI4R551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_0_RNI4R551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI3Q551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_0_RNI3Q551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI2P551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_0_RNI2P551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI1O551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNI1O551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI0N551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNI0N551.INIT=8'hD8;
// @18:436
  CFG3 full_r_RNIC2NN (
	.A(we_i),
	.B(Uart2RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNIC2NN.INIT=8'hD2;
// @35:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:436
  CFG2 full_r_RNIELEF (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIELEF.INIT=4'h4;
// @18:436
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:436
  CFG4 \counter_r_RNIK1MN1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIK1MN1[1] .INIT=16'h0001;
// @18:436
  CFG4 \counter_r_RNIQ7MN1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIQ7MN1[3] .INIT=16'h0001;
// @18:436
  CFG2 \counter_r_RNIN1CT[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_1360)
);
defparam \counter_r_RNIN1CT[0] .INIT=4'h8;
// @35:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1359_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1350_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1351_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1352_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1353_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1354_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1355_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1356_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1357_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1358_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:436
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[4]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:436
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:436
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:436
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1362)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:436
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_1360),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:436
  CFG4 full_r_RNO (
	.A(N_1360),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_1362),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_3 */

module gated_fifo_8_10_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [9:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2RxFifoFull(Uart2RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_3 */

module UartRxFifoExtClk_10_3 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @44:147
  IBufP2Ports_0_9 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_3 */

module IBufP2Ports_8_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Txd2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Txd2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Txd2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO_2 ;
wire TxD_2_7_2_wmux_3_S_2 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_2 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_2 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_2 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_2 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @36:59
  SLE TxD (
	.Q(Txd2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_2),
	.S(TxD_2_7_2_wmux_3_S_2),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_2),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_2),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_2),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_2),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @36:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @36:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @36:97
  CFG4 txd20_RNIARN31 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNIARN31.INIT=16'h8808;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @36:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_0_10 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_10 */

module fifo_8_10_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2TxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2TxFifoFull
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart2TxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2TxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIP4UQ_Y;
wire [1:1] counter_r_RNII0GE1_Y;
wire [2:2] counter_r_RNICT122_Y;
wire [3:3] counter_r_RNI7RJL2_Y;
wire [4:4] counter_r_RNI3Q593_Y;
wire [5:5] counter_r_RNI0QNS3_Y;
wire [6:6] counter_r_RNIUQ9G4_Y;
wire [7:7] counter_r_RNITSR35_Y;
wire [8:8] counter_r_RNITVDN5_Y;
wire [10:10] counter_r_RNO_FCO_4;
wire [10:10] counter_r_RNO_Y_4;
wire [9:9] counter_r_RNIU30B6_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_5;
wire [9:9] raddr_r_s_FCO_5;
wire [9:9] raddr_r_s_Y_5;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_5;
wire [9:9] waddr_r_s_FCO_5;
wire [9:9] waddr_r_s_Y_5;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_4;
wire [8:0] ram_ram_0_0_B_DOUT_4;
wire Uart2TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_1426_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNI1AC7_S ;
wire empty_r_RNI1AC7_Y ;
wire raddr_r_s_261_FCO ;
wire raddr_r_s_261_S ;
wire raddr_r_s_261_Y ;
wire waddr_r_s_262_FCO ;
wire waddr_r_s_262_S ;
wire waddr_r_s_262_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire N_1413 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI2O66 (
	.A(Uart2TxFifoFull),
	.Y(Uart2TxFifoFull_i)
);
defparam full_r_RNI2O66.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_1426_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:89
  ARI1 empty_r_RNI1AC7 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI1AC7_S),
	.Y(empty_r_RNI1AC7_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI1AC7.INIT=20'h4DD00;
// @35:89
  ARI1 \counter_r_RNIP4UQ[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIP4UQ_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIP4UQ[0] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNII0GE1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNII0GE1_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNII0GE1[1] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNICT122[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNICT122_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNICT122[2] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI7RJL2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI7RJL2_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI7RJL2[3] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI3Q593[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI3Q593_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI3Q593[4] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI0QNS3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0QNS3_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0QNS3[5] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIUQ9G4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIUQ9G4_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIUQ9G4[6] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNITSR35[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNITSR35_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNITSR35[7] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNITVDN5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNITVDN5_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNITVDN5[8] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_4[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_4[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:89
  ARI1 \counter_r_RNIU30B6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU30B6_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU30B6[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_261 (
	.FCO(raddr_r_s_261_FCO),
	.S(raddr_r_s_261_S),
	.Y(raddr_r_s_261_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_261.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_261_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_5[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_262 (
	.FCO(waddr_r_s_262_FCO),
	.S(waddr_r_s_262_S),
	.Y(waddr_r_s_262_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_262.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_5[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_262_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_5[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_4[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_4[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIHR331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIHR331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIGQ331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIGQ331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIFP331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIFP331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIEO331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNIEO331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIDN331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIDN331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNICM331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNICM331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIBL331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNIBL331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIAK331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNIAK331.INIT=8'hD8;
// @35:68
  CFG3 full_r_RNIB24Q (
	.A(we_i),
	.B(Uart2TxFifoFull),
	.C(empty_r_RNI1AC7_Y),
	.Y(N_1426_i)
);
defparam full_r_RNIB24Q.INIT=8'h2D;
// @35:89
  CFG2 empty_r_RNI1AC7_0 (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNI1AC7_0.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(empty_r_RNI1AC7_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNI1AC7_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_1413)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1413),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_4 */

module gated_fifo_8_10_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart2,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart2 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart2 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2TxFifoFull(Uart2TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_4 */

module UartTxFifoExtClk_10_3 (
  Uart2TxFifoData,
  WriteUart2,
  Uart2TxFifoFull,
  Txd2_c,
  UartTxClk2,
  Uart2TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
input [7:0] Uart2TxFifoData ;
input WriteUart2 ;
output Uart2TxFifoFull ;
output Txd2_c ;
input UartTxClk2 ;
output Uart2TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire WriteUart2 ;
wire Uart2TxFifoFull ;
wire Txd2_c ;
wire UartTxClk2 ;
wire Uart2TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i_x2_2 ;
wire un1_NextState_1_sqmuxa_i_0_2 ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1407_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i_x2_2),
	.EN(un1_NextState_1_sqmuxa_i_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_1407_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_2)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @45:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_2)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1407_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @45:162
  IBufP2Ports_8_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @45:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Txd2_c(Txd2_c)
);
// @45:182
  IBufP2Ports_0_10 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart2(WriteUart2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_3 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_0 (
  Uart3ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [5:1] ClkDiv_cry_Y_5;
wire [6:6] ClkDiv_s_FCO;
wire [6:6] ClkDiv_s_Y;
wire clko_i_2 ;
wire VCC ;
wire GND ;
wire N_1024_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_1 ;
wire clkdiv16_cry_0_Y_1 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_1 ;
wire clkdiv16_cry_1_Y_1 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_1 ;
wire clkdiv16_cry_2_Y_1 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_1 ;
wire clkdiv16_cry_3_Y_1 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_1 ;
wire clkdiv16_cry_4_Y_1 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_1 ;
wire clkdiv16_cry_5_Y_1 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_1 ;
wire clkdiv16_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_1 ;
wire clkdiv16_cry_7_Y_1 ;
wire ClkDiv_s_244_FCO ;
wire ClkDiv_s_244_S ;
wire ClkDiv_s_244_Y ;
  CLKINT clko_i_inferred_clock_RNINTK (
	.Y(UartClk3),
	.A(clko_i_2)
);
// @37:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1024_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_1),
	.Y(clkdiv16_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_1),
	.Y(clkdiv16_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_1),
	.Y(clkdiv16_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_1),
	.Y(clkdiv16_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_1),
	.Y(clkdiv16_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_1),
	.Y(clkdiv16_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_1),
	.Y(clkdiv16_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_1),
	.Y(clkdiv16_cry_7_Y_1),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @37:57
  ARI1 ClkDiv_s_244 (
	.FCO(ClkDiv_s_244_FCO),
	.S(ClkDiv_s_244_S),
	.Y(ClkDiv_s_244_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_244.INIT=20'h4AA00;
// @37:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_244_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_5[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_5[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_5[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_5[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_5[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @37:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_2),
	.Y(N_1024_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@49:1990
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_0 */

module ClockDividerPorts_work_main_architecture_main_0layer1_2 (
  SUM_1_0_d0,
  ClkDiv,
  SUM_1_0_0,
  UartClk3,
  shot_i_arst_i,
  CO0_1,
  UartTxClk3
)
;
input SUM_1_0_d0 ;
output [2:1] ClkDiv ;
input SUM_1_0_0 ;
input UartClk3 ;
input shot_i_arst_i ;
output CO0_1 ;
output UartTxClk3 ;
wire SUM_1_0_d0 ;
wire SUM_1_0_0 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire CO0_1 ;
wire UartTxClk3 ;
wire div_i_1 ;
wire CO0_1_i ;
wire VCC ;
wire N_1023_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIT85 (
	.Y(UartTxClk3),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_1),
	.Y(CO0_1_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_1023_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  CFG4 div_i_RNO (
	.A(CO0_1),
	.B(div_i_1),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_1023_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@49:2005
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_2 */

module IBufP3Ports_7_2 (
  Rxd3_i,
  Rxd3_c,
  FCCC_C0_0_GL0
)
;
output Rxd3_i ;
input Rxd3_c ;
input FCCC_C0_0_GL0 ;
wire Rxd3_i ;
wire Rxd3_c ;
wire FCCC_C0_0_GL0 ;
wire Temp2_4 ;
wire VCC ;
wire Temp1_4 ;
wire GND ;
// @31:48
  SLE Temp2 (
	.Q(Temp2_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rxd3_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd3_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_7_2 */

module IBufP2Ports_0_3 (
  Rxd_i,
  Rxd3_i,
  UartClk3
)
;
output Rxd_i ;
input Rxd3_i ;
input UartClk3 ;
wire Rxd_i ;
wire Rxd3_i ;
wire UartClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_3 */

module UartRxRaw_3 (
  RxData,
  Rxd_i,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_2;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_2;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire CO0 ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_60 ;
wire N_61 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_2[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @34:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:84
  CFG4 \bitpos_RNI61NL1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI61NL1[3] .INIT=16'h0020;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @34:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @34:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @34:107
  CFG3 \un1_bitpos_1_1.CO0_m1_0_a2  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0_m1_0_a2 .INIT=8'h20;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @34:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @34:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @34:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_2[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_2[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_2[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @34:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @34:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3,
  Rxd3_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
input Rxd3_i ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire Rxd3_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_3 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd3_i(Rxd3_i),
	.UartClk3(UartClk3)
);
// @42:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_0_11 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_11 */

module fifo_8_10_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart3RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart3RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart3RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI27BU_Y;
wire [1:1] counter_r_RNIQHSE1_Y;
wire [2:2] counter_r_RNIJTDV1_Y;
wire [3:3] counter_r_RNIDAVF2_Y;
wire [4:4] counter_r_RNI8OG03_Y;
wire [5:5] counter_r_RNI472H3_Y;
wire [6:6] counter_r_RNI1NJ14_Y;
wire [7:7] counter_r_RNIV75I4_Y;
wire [8:8] counter_r_RNIUPM25_Y;
wire [10:10] counter_r_RNO_FCO_5;
wire [10:10] counter_r_RNO_Y_5;
wire [9:9] counter_r_RNIUC8J5_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_4;
wire [9:9] raddr_r_s_FCO_4;
wire [9:9] raddr_r_s_Y_4;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_4;
wire [9:9] waddr_r_s_FCO_4;
wire [9:9] waddr_r_s_Y_4;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_5;
wire [8:0] ram_ram_0_0_B_DOUT_5;
wire Uart3RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1436_i ;
wire N_1427_i ;
wire N_1428_i ;
wire N_1429_i ;
wire N_1430_i ;
wire N_1431_i ;
wire N_1432_i ;
wire N_1433_i ;
wire N_1434_i ;
wire N_1435_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIBTPD_S ;
wire empty_r_RNIBTPD_Y ;
wire raddr_r_s_259_FCO ;
wire raddr_r_s_259_S ;
wire raddr_r_s_259_Y ;
wire waddr_r_s_260_FCO ;
wire waddr_r_s_260_S ;
wire waddr_r_s_260_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1437 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_1439 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNINLBE (
	.A(Uart3RxFifoFull),
	.Y(Uart3RxFifoFull_i)
);
defparam full_r_RNINLBE.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1436_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1427_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1428_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1429_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1430_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1431_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1432_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1433_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1434_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1435_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNIBTPD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIBTPD_S),
	.Y(empty_r_RNIBTPD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIBTPD.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNI27BU[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI27BU_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI27BU[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIQHSE1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQHSE1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQHSE1[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIJTDV1[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIJTDV1_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIJTDV1[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIDAVF2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIDAVF2_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIDAVF2[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI8OG03[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI8OG03_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI8OG03[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI472H3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI472H3_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI472H3[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI1NJ14[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI1NJ14_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI1NJ14[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIV75I4[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIV75I4_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIV75I4[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIUPM25[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIUPM25_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIUPM25[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_5[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_5[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUC8J5[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUC8J5_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUC8J5[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_259 (
	.FCO(raddr_r_s_259_FCO),
	.S(raddr_r_s_259_S),
	.Y(raddr_r_s_259_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_259.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_259_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_4[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_260 (
	.FCO(waddr_r_s_260_FCO),
	.S(waddr_r_s_260_S),
	.Y(waddr_r_s_260_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_260.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_4[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_260_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_4[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_5[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_5[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIGMPB[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_0_OLDA_RNIGMPB[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIFLPB[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_0_OLDA_RNIFLPB[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIEKPB[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart3RxFifoData[5])
);
defparam \ram_ram_0_0_OLDA_RNIEKPB[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDJPB[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart3RxFifoData[4])
);
defparam \ram_ram_0_0_OLDA_RNIDJPB[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICIPB[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_0_OLDA_RNICIPB[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBHPB[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_0_OLDA_RNIBHPB[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAGPB[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNIAGPB[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9FPB[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI9FPB[0] .INIT=8'hD8;
// @18:436
  CFG3 full_r_RNILKMN (
	.A(we_i),
	.B(Uart3RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNILKMN.INIT=8'hD2;
// @35:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:436
  CFG2 full_r_RNIKM7K (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIKM7K.INIT=4'h4;
// @18:436
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:436
  CFG4 \counter_r_RNI02UA[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNI02UA[1] .INIT=16'h0001;
// @18:436
  CFG4 \counter_r_RNI68UA[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNI68UA[3] .INIT=16'h0001;
// @18:436
  CFG2 \counter_r_RNI03VM[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_1437)
);
defparam \counter_r_RNI03VM[0] .INIT=4'h8;
// @35:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1436_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1427_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1428_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1429_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1430_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1431_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1432_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1433_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1434_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1435_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:436
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[4]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:436
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:436
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:436
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1439)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:436
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_1437),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:436
  CFG4 full_r_RNO (
	.A(N_1437),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_1439),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_5 */

module gated_fifo_8_10_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_data_i,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [9:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_data_i ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_data_i ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3RxFifoFull(Uart3RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_5 */

module UartRxFifoExtClk_10_2 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd3_i,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd3_i ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd3_i ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3),
	.Rxd3_i(Rxd3_i)
);
// @44:147
  IBufP2Ports_0_11 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_2 */

module IBufP2Ports_8_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8_11 */

module UartTx_3 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  Txd3_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output Txd3_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire Txd3_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @36:59
  SLE TxD (
	.Q(Txd3_c),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @36:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @36:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @36:97
  CFG4 txd20_RNIMFA41 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNIMFA41.INIT=16'h8808;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @36:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_0_12 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_12 */

module fifo_8_10_1_6 (
  Uart3TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart3TxFifoFull
)
;
input [7:0] Uart3TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart3TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart3TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI8B6J1_Y;
wire [1:1] counter_r_RNIATAF2_Y;
wire [2:2] counter_r_RNIDGFB3_Y;
wire [3:3] counter_r_RNIH4K74_Y;
wire [4:4] counter_r_RNIMPO35_Y;
wire [5:5] counter_r_RNISFTV5_Y;
wire [6:6] counter_r_RNI372S6_Y;
wire [7:7] counter_r_RNIBV6O7_Y;
wire [8:8] counter_r_RNIKOBK8_Y;
wire [10:10] counter_r_RNO_FCO_6;
wire [10:10] counter_r_RNO_Y_6;
wire [9:9] counter_r_RNIUIGG9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_3;
wire [9:9] raddr_r_s_FCO_3;
wire [9:9] raddr_r_s_Y_3;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_3;
wire [9:9] waddr_r_s_FCO_3;
wire [9:9] waddr_r_s_Y_3;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_6;
wire [8:0] ram_ram_0_0_B_DOUT_6;
wire Uart3TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_1503_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNI7Q1N_S ;
wire empty_r_RNI7Q1N_Y ;
wire raddr_r_s_257_FCO ;
wire raddr_r_s_257_S ;
wire raddr_r_s_257_Y ;
wire waddr_r_s_258_FCO ;
wire waddr_r_s_258_S ;
wire waddr_r_s_258_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire N_1490 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI5CU7 (
	.A(Uart3TxFifoFull),
	.Y(Uart3TxFifoFull_i)
);
defparam full_r_RNI5CU7.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart3TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_1503_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:89
  ARI1 empty_r_RNI7Q1N (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI7Q1N_S),
	.Y(empty_r_RNI7Q1N_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI7Q1N.INIT=20'h4DD00;
// @35:89
  ARI1 \counter_r_RNI8B6J1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI8B6J1_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI8B6J1[0] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIATAF2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIATAF2_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIATAF2[1] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIDGFB3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIDGFB3_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIDGFB3[2] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIH4K74[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIH4K74_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIH4K74[3] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIMPO35[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIMPO35_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIMPO35[4] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNISFTV5[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISFTV5_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISFTV5[5] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI372S6[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI372S6_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI372S6[6] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIBV6O7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIBV6O7_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIBV6O7[7] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIKOBK8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIKOBK8_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIKOBK8[8] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_6[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_6[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:89
  ARI1 \counter_r_RNIUIGG9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUIGG9_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUIGG9[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_257 (
	.FCO(raddr_r_s_257_FCO),
	.S(raddr_r_s_257_S),
	.Y(raddr_r_s_257_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_257.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_257_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_3[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_258 (
	.FCO(waddr_r_s_258_FCO),
	.S(waddr_r_s_258_S),
	.Y(waddr_r_s_258_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_258.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_3[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_258_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_3[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_6[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_6[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart3TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIQ5HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIQ5HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP4HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIP4HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO3HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIO3HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIN2HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNIN2HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIM1HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIM1HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIL0HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNIL0HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIKVGP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNIKVGP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIJUGP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNIJUGP.INIT=8'hD8;
// @35:68
  CFG3 full_r_RNINVQ11 (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(empty_r_RNI7Q1N_Y),
	.Y(N_1503_i)
);
defparam full_r_RNINVQ11.INIT=8'h2D;
// @35:89
  CFG2 empty_r_RNI7Q1N_0 (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNI7Q1N_0.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(empty_r_RNI7Q1N_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNI7Q1N_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_1490)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1490),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_6 */

module gated_fifo_8_10_1_6 (
  OutgoingTxByte,
  Uart3TxFifoData,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart3,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart3TxFifoData ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart3 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart3 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_6 fifo_i (
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3TxFifoFull(Uart3TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_6 */

module UartTxFifoExtClk_10_2 (
  Uart3TxFifoData,
  WriteUart3,
  Uart3TxFifoFull,
  Txd3_c,
  UartTxClk3,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input [7:0] Uart3TxFifoData ;
input WriteUart3 ;
output Uart3TxFifoFull ;
output Txd3_c ;
input UartTxClk3 ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire WriteUart3 ;
wire Uart3TxFifoFull ;
wire Txd3_c ;
wire UartTxClk3 ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i_x2_1 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1484_i ;
wire un1_NextState_1_sqmuxa_i_0_1_0 ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i_x2_1),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_1484_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_0),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_0)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @45:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_1)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1484_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @45:162
  IBufP2Ports_8_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @45:170
  UartTx_3 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Txd3_c(Txd3_c)
);
// @45:182
  IBufP2Ports_0_12 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_6 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart3(WriteUart3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_2 */

module ClockDividerPorts_work_main_architecture_main_1layer1 (
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClkUsb
)
;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClkUsb ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClkUsb ;
wire [4:0] ClkDiv_Z;
wire div_i_5 ;
wire VCC ;
wire N_1019_i ;
wire GND ;
wire ClkDiv_n1_Z ;
wire ClkDiv_n0_Z ;
wire ClkDiv_n4_Z ;
wire ClkDiv_n3_Z ;
wire ClkDiv_n2_Z ;
wire un2_clkdivlto4_Z ;
wire ClkDiv_c2_Z ;
  CLKINT div_i_inferred_clock_RNIILC9 (
	.Y(UartClkUsb),
	.A(div_i_5)
);
// @38:55
  SLE div_i (
	.Q(div_i_5),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1019_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_n1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_n0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_n4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_n3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_n2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:65
  CFG4 un2_clkdivlto4 (
	.A(ClkDiv_Z[4]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto4_Z)
);
defparam un2_clkdivlto4.INIT=16'h777F;
// @38:55
  CFG3 ClkDiv_c2 (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_Z[0]),
	.Y(ClkDiv_c2_Z)
);
defparam ClkDiv_c2.INIT=8'h80;
// @38:55
  CFG3 ClkDiv_n1 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto4_Z),
	.C(ClkDiv_Z[1]),
	.Y(ClkDiv_n1_Z)
);
defparam ClkDiv_n1.INIT=8'h48;
// @38:55
  CFG2 ClkDiv_n0 (
	.A(un2_clkdivlto4_Z),
	.B(ClkDiv_Z[0]),
	.Y(ClkDiv_n0_Z)
);
defparam ClkDiv_n0.INIT=4'h2;
// @38:55
  CFG4 ClkDiv_n2 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto4_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(ClkDiv_n2_Z)
);
defparam ClkDiv_n2.INIT=16'h48C0;
// @38:55
  CFG3 ClkDiv_n3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_c2_Z),
	.C(un2_clkdivlto4_Z),
	.Y(ClkDiv_n3_Z)
);
defparam ClkDiv_n3.INIT=8'h60;
// @38:55
  CFG2 div_i_RNO (
	.A(un2_clkdivlto4_Z),
	.B(div_i_5),
	.Y(N_1019_i)
);
defparam div_i_RNO.INIT=4'h9;
// @38:55
  CFG4 ClkDiv_n4 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[4]),
	.C(un2_clkdivlto4_Z),
	.D(ClkDiv_c2_Z),
	.Y(ClkDiv_n4_Z)
);
defparam ClkDiv_n4.INIT=16'h60C0;
//@49:2116
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_1layer1 */

module ClockDividerPorts_work_main_architecture_main_0layer1_1 (
  SUM_0_0_d0,
  ClkDiv,
  SUM_0_0_0,
  UartClkUsb,
  shot_i_arst_i,
  CO0_0,
  UartTxClkUsb
)
;
input SUM_0_0_d0 ;
output [2:1] ClkDiv ;
input SUM_0_0_0 ;
input UartClkUsb ;
input shot_i_arst_i ;
output CO0_0 ;
output UartTxClkUsb ;
wire SUM_0_0_d0 ;
wire SUM_0_0_0 ;
wire UartClkUsb ;
wire shot_i_arst_i ;
wire CO0_0 ;
wire UartTxClkUsb ;
wire div_i_4 ;
wire CO0_0_i ;
wire VCC ;
wire N_1022_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIKNEA (
	.Y(UartTxClkUsb),
	.A(div_i_4)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_0),
	.Y(CO0_0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkUsb),
	.D(N_1022_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkUsb),
	.D(SUM_0_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkUsb),
	.D(SUM_0_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkUsb),
	.D(CO0_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  CFG4 div_i_RNO (
	.A(CO0_0),
	.B(div_i_4),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_1022_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@49:2130
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_1 */

module IBufP3Ports_1 (
  TxdUsb_c,
  FCCC_C0_0_GL0,
  TP8_c
)
;
input TxdUsb_c ;
input FCCC_C0_0_GL0 ;
output TP8_c ;
wire TxdUsb_c ;
wire FCCC_C0_0_GL0 ;
wire TP8_c ;
wire VCC ;
wire Temp2_5 ;
wire GND ;
wire Temp1_5 ;
// @31:48
  SLE O (
	.Q(TP8_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxdUsb_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP2Ports_0_4 (
  Rxd_i,
  TP8_c,
  UartClkUsb
)
;
output Rxd_i ;
input TP8_c ;
input UartClkUsb ;
wire Rxd_i ;
wire TP8_c ;
wire UartClkUsb ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkUsb),
	.D(TP8_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkUsb),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_4 */

module UartRxRaw_4 (
  RxData,
  Rxd_i,
  UartClkUsb,
  UartUsbFifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClkUsb ;
input UartUsbFifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClkUsb ;
wire UartUsbFifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_3;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_3;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire RReg_1_sqmuxa_Z ;
wire CO0 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_60 ;
wire N_61 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(SUM_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(samplecnt_RNO_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(samplecnt_RNO_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(samplecnt_RNO_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartClkUsb),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_3[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @34:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:84
  CFG4 \bitpos_RNI63RV[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI63RV[3] .INIT=16'h0020;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @34:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @34:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @34:107
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @34:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @34:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @34:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @34:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_3[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_3[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_3[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @34:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_4 */

module UartRxExtClk_4 (
  RxData,
  RxComplete,
  UartUsbFifoReset_i_arst_i,
  UartClkUsb,
  TP8_c
)
;
output [7:0] RxData ;
output RxComplete ;
input UartUsbFifoReset_i_arst_i ;
input UartClkUsb ;
input TP8_c ;
wire RxComplete ;
wire UartUsbFifoReset_i_arst_i ;
wire UartClkUsb ;
wire TP8_c ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_4 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.TP8_c(TP8_c),
	.UartClkUsb(UartClkUsb)
);
// @42:88
  UartRxRaw_4 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClkUsb(UartClkUsb),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_4 */

module IBufP2Ports_0_13 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_13 */

module fifo_8_10_1_7 (
  RxData,
  UartUsbRxFifoCount,
  UartUsbRxFifoData,
  we_i,
  re_i,
  UartUsbFifoReset_i_data_i,
  UartUsbRxFifoEmpty,
  UartUsbFifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  UartUsbRxFifoFull
)
;
input [7:0] RxData ;
output [9:0] UartUsbRxFifoCount ;
output [7:0] UartUsbRxFifoData ;
input we_i ;
input re_i ;
input UartUsbFifoReset_i_data_i ;
output UartUsbRxFifoEmpty ;
input UartUsbFifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output UartUsbRxFifoFull ;
wire we_i ;
wire re_i ;
wire UartUsbFifoReset_i_data_i ;
wire UartUsbRxFifoEmpty ;
wire UartUsbFifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire UartUsbRxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIIP252_Y;
wire [1:1] counter_r_RNIQLQB3_Y;
wire [2:2] counter_r_RNI3JII4_Y;
wire [3:3] counter_r_RNIDHAP5_Y;
wire [4:4] counter_r_RNIOG207_Y;
wire [5:5] counter_r_RNI4HQ68_Y;
wire [6:6] counter_r_RNIHIID9_Y;
wire [7:7] counter_r_RNIVKAKA_Y;
wire [8:8] counter_r_RNIEO2RB_Y;
wire [10:10] counter_r_RNO_FCO_7;
wire [10:10] counter_r_RNO_Y_7;
wire [9:9] counter_r_RNIUSQ1D_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_2;
wire [9:9] raddr_r_s_FCO_2;
wire [9:9] raddr_r_s_Y_2;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_2;
wire [9:9] waddr_r_s_FCO_2;
wire [9:9] waddr_r_s_Y_2;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_7;
wire [8:0] ram_ram_0_0_B_DOUT_7;
wire UartUsbRxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1513_i ;
wire N_1504_i ;
wire N_1505_i ;
wire N_1506_i ;
wire N_1507_i ;
wire N_1508_i ;
wire N_1509_i ;
wire N_1510_i ;
wire N_1511_i ;
wire N_1512_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIBUAU_S ;
wire empty_r_RNIBUAU_Y ;
wire raddr_r_s_255_FCO ;
wire raddr_r_s_255_S ;
wire raddr_r_s_255_Y ;
wire waddr_r_s_256_FCO ;
wire waddr_r_s_256_S ;
wire waddr_r_s_256_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1514 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_1516 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI76ED (
	.A(UartUsbRxFifoFull),
	.Y(UartUsbRxFifoFull_i)
);
defparam full_r_RNI76ED.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartUsbRxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartUsbRxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartUsbRxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartUsbRxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartUsbRxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartUsbRxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartUsbRxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartUsbRxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(UartUsbRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(UartUsbRxFifoEmpty),
	.ADn(GND),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(UartUsbRxFifoFull),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(UartUsbRxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1513_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(UartUsbRxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1504_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(UartUsbRxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1505_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(UartUsbRxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1506_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(UartUsbRxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1507_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(UartUsbRxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1508_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(UartUsbRxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1509_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(UartUsbRxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1510_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(UartUsbRxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1511_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(UartUsbRxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1512_i),
	.EN(UartUsbFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNIBUAU (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIBUAU_S),
	.Y(empty_r_RNIBUAU_Y),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIBUAU.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNIIP252[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIIP252_Y[0]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIIP252[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIQLQB3[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQLQB3_Y[1]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQLQB3[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI3JII4[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI3JII4_Y[2]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI3JII4[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIDHAP5[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIDHAP5_Y[3]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIDHAP5[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIOG207[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIOG207_Y[4]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIOG207[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI4HQ68[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4HQ68_Y[5]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4HQ68[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIHIID9[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIHIID9_Y[6]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIHIID9[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIVKAKA[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIVKAKA_Y[7]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIVKAKA[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIEO2RB[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIEO2RB_Y[8]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIEO2RB[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_7[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_7[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUSQ1D[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUSQ1D_Y[9]),
	.B(re_i),
	.C(UartUsbRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUSQ1D[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_255 (
	.FCO(raddr_r_s_255_FCO),
	.S(raddr_r_s_255_S),
	.Y(raddr_r_s_255_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_255.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_255_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_2[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_256 (
	.FCO(waddr_r_s_256_FCO),
	.S(waddr_r_s_256_S),
	.Y(waddr_r_s_256_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_256.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_256_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_2[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_7[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_7[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI08EK (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(UartUsbRxFifoData[7])
);
defparam ram_ram_0_0_RNI08EK.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV6EK (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(UartUsbRxFifoData[6])
);
defparam ram_ram_0_0_RNIV6EK.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU5EK (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(UartUsbRxFifoData[5])
);
defparam ram_ram_0_0_RNIU5EK.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT4EK (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(UartUsbRxFifoData[4])
);
defparam ram_ram_0_0_RNIT4EK.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS3EK (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(UartUsbRxFifoData[3])
);
defparam ram_ram_0_0_RNIS3EK.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR2EK (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(UartUsbRxFifoData[2])
);
defparam ram_ram_0_0_RNIR2EK.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQ1EK (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(UartUsbRxFifoData[1])
);
defparam ram_ram_0_0_RNIQ1EK.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP0EK (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(UartUsbRxFifoData[0])
);
defparam ram_ram_0_0_RNIP0EK.INIT=8'hD8;
// @18:436
  CFG3 full_r_RNI56AN (
	.A(we_i),
	.B(UartUsbRxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI56AN.INIT=8'hD2;
// @35:59
  CFG2 do_read (
	.A(UartUsbRxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:436
  CFG2 full_r_RNIK78I (
	.A(UartUsbRxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIK78I.INIT=4'h4;
// @18:436
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:436
  CFG4 \counter_r_RNI04K11[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNI04K11[1] .INIT=16'h0001;
// @18:436
  CFG4 \counter_r_RNI6AK11[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNI6AK11[3] .INIT=16'h0001;
// @18:436
  CFG2 \counter_r_RNIG4LQ[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_1514)
);
defparam \counter_r_RNIG4LQ[0] .INIT=4'h8;
// @35:68
  CFG2 \count_o_RNO[0]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1513_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[9]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1504_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[8]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1505_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[7]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1506_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[6]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1507_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[5]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1508_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[4]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1509_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[3]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1510_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[2]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1511_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[1]  (
	.A(UartUsbRxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1512_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:436
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[4]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:436
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:436
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:436
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1516)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:436
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_1514),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:436
  CFG4 full_r_RNO (
	.A(N_1514),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_1516),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_7 */

module gated_fifo_8_10_1_7 (
  UartUsbRxFifoData,
  UartUsbRxFifoCount,
  RxData,
  UartUsbRxFifoFull,
  UartUsbRxFifoEmpty,
  UartUsbFifoReset_i_data_i,
  ReadUartUsb,
  Dbg1,
  FCCC_C0_0_GL0,
  UartUsbFifoReset_i_arst_i
)
;
output [7:0] UartUsbRxFifoData ;
output [9:0] UartUsbRxFifoCount ;
input [7:0] RxData ;
output UartUsbRxFifoFull ;
output UartUsbRxFifoEmpty ;
input UartUsbFifoReset_i_data_i ;
input ReadUartUsb ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input UartUsbFifoReset_i_arst_i ;
wire UartUsbRxFifoFull ;
wire UartUsbRxFifoEmpty ;
wire UartUsbFifoReset_i_data_i ;
wire ReadUartUsb ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire UartUsbFifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUartUsb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUartUsb),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_7 fifo_i (
	.RxData(RxData[7:0]),
	.UartUsbRxFifoCount(UartUsbRxFifoCount[9:0]),
	.UartUsbRxFifoData(UartUsbRxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.UartUsbFifoReset_i_data_i(UartUsbFifoReset_i_data_i),
	.UartUsbRxFifoEmpty(UartUsbRxFifoEmpty),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartUsbRxFifoFull(UartUsbRxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_7 */

module UartRxFifoExtClk_10_1 (
  UartUsbRxFifoCount,
  UartUsbRxFifoData,
  ReadUartUsb,
  UartUsbFifoReset_i_data_i,
  UartUsbRxFifoEmpty,
  UartUsbRxFifoFull,
  FCCC_C0_0_GL0,
  TP8_c,
  UartClkUsb,
  UartUsbFifoReset_i_arst_i
)
;
output [9:0] UartUsbRxFifoCount ;
output [7:0] UartUsbRxFifoData ;
input ReadUartUsb ;
input UartUsbFifoReset_i_data_i ;
output UartUsbRxFifoEmpty ;
output UartUsbRxFifoFull ;
input FCCC_C0_0_GL0 ;
input TP8_c ;
input UartClkUsb ;
input UartUsbFifoReset_i_arst_i ;
wire ReadUartUsb ;
wire UartUsbFifoReset_i_data_i ;
wire UartUsbRxFifoEmpty ;
wire UartUsbRxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire TP8_c ;
wire UartClkUsb ;
wire UartUsbFifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_4 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i),
	.UartClkUsb(UartClkUsb),
	.TP8_c(TP8_c)
);
// @44:147
  IBufP2Ports_0_13 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_7 UartFifo (
	.UartUsbRxFifoData(UartUsbRxFifoData[7:0]),
	.UartUsbRxFifoCount(UartUsbRxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.UartUsbRxFifoFull(UartUsbRxFifoFull),
	.UartUsbRxFifoEmpty(UartUsbRxFifoEmpty),
	.UartUsbFifoReset_i_data_i(UartUsbFifoReset_i_data_i),
	.ReadUartUsb(ReadUartUsb),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_1 */

module IBufP2Ports_8_15 (
  StartTx_i,
  StartTx,
  UartTxClkUsb
)
;
output StartTx_i ;
input StartTx ;
input UartTxClkUsb ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClkUsb ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClkUsb),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClkUsb),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8_15 */

module UartTx_4 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClkUsb,
  UartUsbFifoReset_i_arst_i,
  RxdUsb_c_i,
  RxdUsb_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClkUsb ;
input UartUsbFifoReset_i_arst_i ;
output RxdUsb_c_i ;
output RxdUsb_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClkUsb ;
wire UartUsbFifoReset_i_arst_i ;
wire RxdUsb_c_i ;
wire RxdUsb_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_3 ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
  CFG1 TxD_RNIK5S5 (
	.A(RxdUsb_c),
	.Y(RxdUsb_c_i)
);
defparam TxD_RNIK5S5.INIT=2'h1;
// @36:59
  SLE TxD (
	.Q(RxdUsb_c),
	.ADn(GND),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartTxClkUsb),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartTxClkUsb),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartTxClkUsb),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartTxClkUsb),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartTxClkUsb),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartTxClkUsb),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(UartTxClkUsb),
	.D(StartTx_i),
	.EN(un1_busy_i_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @36:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_3)
);
defparam un1_busy_i.INIT=8'h12;
// @36:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @36:97
  CFG4 txd20_RNIA4NS (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNIA4NS.INIT=16'h8808;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @36:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_4 */

module IBufP2Ports_0_14 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_14 */

module fifo_8_10_1_8 (
  UartUsbTxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  UartUsbTxFifoEmpty,
  UartUsbFifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  UartUsbTxFifoFull
)
;
input [7:0] UartUsbTxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output UartUsbTxFifoEmpty ;
input UartUsbFifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output UartUsbTxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire UartUsbTxFifoEmpty ;
wire UartUsbFifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire UartUsbTxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI10RM_Y;
wire [1:1] counter_r_RNIIIL81_Y;
wire [2:2] counter_r_RNI46GQ1_Y;
wire [3:3] counter_r_RNINQAC2_Y;
wire [4:4] counter_r_RNIBG5U2_Y;
wire [5:5] counter_r_RNI070G3_Y;
wire [6:6] counter_r_RNIMUQ14_Y;
wire [7:7] counter_r_RNIDNLJ4_Y;
wire [8:8] counter_r_RNI5HG55_Y;
wire [10:10] counter_r_RNO_FCO_8;
wire [10:10] counter_r_RNO_Y_8;
wire [9:9] counter_r_RNIUBBN5_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_1;
wire [9:9] raddr_r_s_FCO_1;
wire [9:9] raddr_r_s_Y_1;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_1;
wire [9:9] waddr_r_s_FCO_1;
wire [9:9] waddr_r_s_Y_1;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_8;
wire [8:0] ram_ram_0_0_B_DOUT_8;
wire UartUsbTxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_1580_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIHE05_S ;
wire empty_r_RNIHE05_Y ;
wire raddr_r_s_253_FCO ;
wire raddr_r_s_253_S ;
wire raddr_r_s_253_Y ;
wire waddr_r_s_254_FCO ;
wire waddr_r_s_254_S ;
wire waddr_r_s_254_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire N_1567 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIAQLA (
	.A(UartUsbTxFifoFull),
	.Y(UartUsbTxFifoFull_i)
);
defparam full_r_RNIAQLA.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(UartUsbTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_1580_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(UartUsbTxFifoEmpty),
	.ADn(GND),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(UartUsbTxFifoFull),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:89
  ARI1 empty_r_RNIHE05 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIHE05_S),
	.Y(empty_r_RNIHE05_Y),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIHE05.INIT=20'h4DD00;
// @35:89
  ARI1 \counter_r_RNI10RM[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI10RM_Y[0]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI10RM[0] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIIIL81[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIL81_Y[1]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIL81[1] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI46GQ1[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI46GQ1_Y[2]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI46GQ1[2] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNINQAC2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNINQAC2_Y[3]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNINQAC2[3] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIBG5U2[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBG5U2_Y[4]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBG5U2[4] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI070G3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI070G3_Y[5]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI070G3[5] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIMUQ14[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMUQ14_Y[6]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMUQ14[6] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIDNLJ4[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDNLJ4_Y[7]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDNLJ4[7] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI5HG55[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5HG55_Y[8]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5HG55[8] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_8[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_8[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:89
  ARI1 \counter_r_RNIUBBN5[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUBBN5_Y[9]),
	.B(re_i),
	.C(UartUsbTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUBBN5[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_253 (
	.FCO(raddr_r_s_253_FCO),
	.S(raddr_r_s_253_S),
	.Y(raddr_r_s_253_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_253.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_253_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_1[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_254 (
	.FCO(waddr_r_s_254_FCO),
	.S(waddr_r_s_254_S),
	.Y(waddr_r_s_254_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_254.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_254_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_1[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_8[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_8[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, UartUsbTxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI9IBT[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNI9IBT[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8HBT[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNI8HBT[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7GBT[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNI7GBT[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6FBT[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI6FBT[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5EBT[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI5EBT[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI4DBT[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI4DBT[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI3CBT[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3CBT[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2BBT[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2BBT[0] .INIT=8'hD8;
// @35:68
  CFG3 full_r_RNIB3AM (
	.A(we_i),
	.B(UartUsbTxFifoFull),
	.C(empty_r_RNIHE05_Y),
	.Y(N_1580_i)
);
defparam full_r_RNIB3AM.INIT=8'h2D;
// @35:89
  CFG2 empty_r_RNIHE05_0 (
	.A(UartUsbTxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIHE05_0.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(UartUsbTxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(empty_r_RNIHE05_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIHE05_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_1567)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1567),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_8 */

module gated_fifo_8_10_1_8 (
  OutgoingTxByte,
  UartUsbTxFifoData,
  UartUsbTxFifoFull,
  UartUsbTxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUartUsb,
  FCCC_C0_0_GL0,
  UartUsbFifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] UartUsbTxFifoData ;
output UartUsbTxFifoFull ;
output UartUsbTxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUartUsb ;
input FCCC_C0_0_GL0 ;
input UartUsbFifoReset_i_arst_i ;
wire UartUsbTxFifoFull ;
wire UartUsbTxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUartUsb ;
wire FCCC_C0_0_GL0 ;
wire UartUsbFifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUartUsb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUartUsb),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_8 fifo_i (
	.UartUsbTxFifoData(UartUsbTxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.UartUsbTxFifoEmpty(UartUsbTxFifoEmpty),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartUsbTxFifoFull(UartUsbTxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_8 */

module UartTxFifoExtClk_10_1 (
  UartUsbTxFifoData,
  WriteUartUsb,
  UartUsbTxFifoFull,
  RxdUsb_c,
  RxdUsb_c_i,
  UartTxClkUsb,
  UartUsbTxFifoEmpty,
  FCCC_C0_0_GL0,
  UartUsbFifoReset_i_arst_i
)
;
input [7:0] UartUsbTxFifoData ;
input WriteUartUsb ;
output UartUsbTxFifoFull ;
output RxdUsb_c ;
output RxdUsb_c_i ;
input UartTxClkUsb ;
output UartUsbTxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input UartUsbFifoReset_i_arst_i ;
wire WriteUartUsb ;
wire UartUsbTxFifoFull ;
wire RxdUsb_c ;
wire RxdUsb_c_i ;
wire UartTxClkUsb ;
wire UartUsbTxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire UartUsbFifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i_x2_0 ;
wire un1_NextState_1_sqmuxa_i_0_0 ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1561_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i_x2_0),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_1561_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(UartUsbFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_0)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(UartUsbTxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @45:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_0)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1561_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @45:162
  IBufP2Ports_8_15 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClkUsb(UartTxClkUsb)
);
// @45:170
  UartTx_4 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClkUsb(UartTxClkUsb),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i),
	.RxdUsb_c_i(RxdUsb_c_i),
	.RxdUsb_c(RxdUsb_c)
);
// @45:182
  IBufP2Ports_0_14 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_8 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.UartUsbTxFifoData(UartUsbTxFifoData[7:0]),
	.UartUsbTxFifoFull(UartUsbTxFifoFull),
	.UartUsbTxFifoEmpty(UartUsbTxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUartUsb(WriteUartUsb),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_1 */

module ClockDividerPorts_work_main_architecture_main_2layer1 (
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClkGps
)
;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClkGps ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClkGps ;
wire [8:0] ClkDiv_Z;
wire [8:0] ClkDiv_lm;
wire [7:1] ClkDiv_cry_Z;
wire [7:1] ClkDiv_s;
wire [5:1] ClkDiv_cry_Y_10;
wire [7:6] ClkDiv_cry_Y_5;
wire [8:8] ClkDiv_s_FCO;
wire [8:8] ClkDiv_s_Z;
wire [8:8] ClkDiv_s_Y;
wire div_i_6 ;
wire VCC ;
wire GND ;
wire N_1020_i ;
wire ClkDiv_s_274_FCO ;
wire ClkDiv_s_274_S ;
wire ClkDiv_s_274_Y ;
wire un2_clkdivlto8_Z ;
wire un2_clkdivlt3 ;
wire un2_clkdivlt6 ;
  CLKINT div_i_inferred_clock_RNIIMVC (
	.Y(UartClkGps),
	.A(div_i_6)
);
// @38:55
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE div_i (
	.Q(div_i_6),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1020_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  ARI1 ClkDiv_s_274 (
	.FCO(ClkDiv_s_274_FCO),
	.S(ClkDiv_s_274_S),
	.Y(ClkDiv_s_274_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_274.INIT=20'h4AA00;
// @38:55
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_10[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_274_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @38:55
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_10[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @38:55
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_10[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @38:55
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_10[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @38:55
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_10[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @38:55
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_5[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @38:55
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h4AA00;
// @38:55
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_5[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @38:55
  CFG2 \ClkDiv_lm_0[0]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_Z[0]),
	.Y(ClkDiv_lm[0])
);
defparam \ClkDiv_lm_0[0] .INIT=4'h2;
// @38:55
  CFG2 \ClkDiv_lm_0[8]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_s_Z[8]),
	.Y(ClkDiv_lm[8])
);
defparam \ClkDiv_lm_0[8] .INIT=4'h8;
// @38:55
  CFG2 \ClkDiv_lm_0[7]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_s[7]),
	.Y(ClkDiv_lm[7])
);
defparam \ClkDiv_lm_0[7] .INIT=4'h8;
// @38:55
  CFG2 \ClkDiv_lm_0[6]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_s[6]),
	.Y(ClkDiv_lm[6])
);
defparam \ClkDiv_lm_0[6] .INIT=4'h8;
// @38:55
  CFG2 \ClkDiv_lm_0[5]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_s[5]),
	.Y(ClkDiv_lm[5])
);
defparam \ClkDiv_lm_0[5] .INIT=4'h8;
// @38:55
  CFG2 \ClkDiv_lm_0[4]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_s[4]),
	.Y(ClkDiv_lm[4])
);
defparam \ClkDiv_lm_0[4] .INIT=4'h8;
// @38:55
  CFG2 \ClkDiv_lm_0[3]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_s[3]),
	.Y(ClkDiv_lm[3])
);
defparam \ClkDiv_lm_0[3] .INIT=4'h8;
// @38:55
  CFG2 \ClkDiv_lm_0[2]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_s[2]),
	.Y(ClkDiv_lm[2])
);
defparam \ClkDiv_lm_0[2] .INIT=4'h8;
// @38:55
  CFG2 \ClkDiv_lm_0[1]  (
	.A(un2_clkdivlto8_Z),
	.B(ClkDiv_s[1]),
	.Y(ClkDiv_lm[1])
);
defparam \ClkDiv_lm_0[1] .INIT=4'h8;
// @38:65
  CFG2 un2_clkdivlto2 (
	.A(ClkDiv_Z[1]),
	.B(ClkDiv_Z[2]),
	.Y(un2_clkdivlt3)
);
defparam un2_clkdivlto2.INIT=4'h1;
// @38:65
  CFG4 un2_clkdivlto5 (
	.A(ClkDiv_Z[3]),
	.B(un2_clkdivlt3),
	.C(ClkDiv_Z[5]),
	.D(ClkDiv_Z[4]),
	.Y(un2_clkdivlt6)
);
defparam un2_clkdivlto5.INIT=16'h000D;
// @38:65
  CFG4 un2_clkdivlto8 (
	.A(ClkDiv_Z[6]),
	.B(un2_clkdivlt6),
	.C(ClkDiv_Z[8]),
	.D(ClkDiv_Z[7]),
	.Y(un2_clkdivlto8_Z)
);
defparam un2_clkdivlto8.INIT=16'h0FDF;
// @38:55
  CFG2 div_i_RNO (
	.A(un2_clkdivlto8_Z),
	.B(div_i_6),
	.Y(N_1020_i)
);
defparam div_i_RNO.INIT=4'h9;
//@49:2242
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_2layer1 */

module ClockDividerPorts_work_main_architecture_main_0layer1_0 (
  SUM_0,
  ClkDiv,
  SUM_5_0,
  UartClkGps,
  shot_i_arst_i,
  CO0,
  UartTxClkGps
)
;
input SUM_0 ;
output [2:1] ClkDiv ;
input SUM_5_0 ;
input UartClkGps ;
input shot_i_arst_i ;
output CO0 ;
output UartTxClkGps ;
wire SUM_0 ;
wire SUM_5_0 ;
wire UartClkGps ;
wire shot_i_arst_i ;
wire CO0 ;
wire UartTxClkGps ;
wire div_i_3 ;
wire CO0_i ;
wire VCC ;
wire N_1021_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIKO1E (
	.Y(UartTxClkGps),
	.A(div_i_3)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkGps),
	.D(N_1021_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkGps),
	.D(SUM_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkGps),
	.D(SUM_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkGps),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  CFG4 div_i_RNO (
	.A(CO0),
	.B(div_i_3),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_1021_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@49:2255
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_0 */

module IBufP3Ports_7_3 (
  RxdGps_i,
  RxdGps_c,
  FCCC_C0_0_GL0
)
;
output RxdGps_i ;
input RxdGps_c ;
input FCCC_C0_0_GL0 ;
wire RxdGps_i ;
wire RxdGps_c ;
wire FCCC_C0_0_GL0 ;
wire Temp1_6 ;
wire VCC ;
wire GND ;
wire Temp2_6 ;
// @31:48
  SLE Temp1 (
	.Q(Temp1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxdGps_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(RxdGps_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_7_3 */

module IBufP2Ports_0_5 (
  Rxd_i,
  RxdGps_i,
  UartClkGps
)
;
output Rxd_i ;
input RxdGps_i ;
input UartClkGps ;
wire Rxd_i ;
wire RxdGps_i ;
wire UartClkGps ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkGps),
	.D(RxdGps_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkGps),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_5 */

module UartRxRaw_5 (
  RxData,
  Rxd_i,
  UartClkGps,
  UartGpsFifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClkGps ;
input UartGpsFifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClkGps ;
wire UartGpsFifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_4;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_4;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_2_Z ;
wire bitpos_0_sqmuxa ;
wire CO2_m2_0 ;
wire RReg_1_sqmuxa_2_0_0_Z ;
wire bitpos_1_sqmuxa ;
wire un29_enable ;
wire CO0_m1_0_a2_0 ;
wire un1_N_8_mux ;
wire un21_enable ;
wire RReg_2_0_1_0_Z ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire N_61 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(SUM_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(samplecnt_RNO_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(samplecnt_RNO_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(samplecnt_RNO_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartClkGps),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0013;
// @34:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @34:114
  CFG3 \samplecnt_RNO[2]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[2]),
	.C(CO2_m2_0),
	.Y(samplecnt_RNO_4[2])
);
defparam \samplecnt_RNO[2] .INIT=8'h14;
// @34:69
  CFG2 RReg_1_sqmuxa_2_0_0 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.Y(RReg_1_sqmuxa_2_0_0_Z)
);
defparam RReg_1_sqmuxa_2_0_0.INIT=4'h2;
// @34:114
  CFG2 \samplecnt_RNITIIB[1]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(CO2_m2_0)
);
defparam \samplecnt_RNITIIB[1] .INIT=4'h8;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:84
  CFG4 \bitpos_RNI6BR51[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI6BR51[3] .INIT=16'h0040;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h5F7F;
// @34:100
  CFG3 \RxProc.un29_enable_1.CO3  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.Y(un29_enable)
);
defparam \RxProc.un29_enable_1.CO3 .INIT=8'h01;
// @34:107
  CFG2 \un1_bitpos_1_1.CO0_m1_0_a2_0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(bitpos_Z[0]),
	.Y(CO0_m1_0_a2_0)
);
defparam \un1_bitpos_1_1.CO0_m1_0_a2_0 .INIT=4'h8;
// @34:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_4_sqmuxa_2_Z),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @34:114
  CFG2 \RxProc.un3_enable_RNIUENN  (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam \RxProc.un3_enable_RNIUENN .INIT=4'h2;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:61
  CFG4 RReg_2_0_1_0 (
	.A(RReg_1_sqmuxa_2_0_0_Z),
	.B(bitpos_Z[0]),
	.C(un29_enable),
	.D(CO2_m2_0),
	.Y(RReg_2_0_1_0_Z)
);
defparam RReg_2_0_1_0.INIT=16'h0800;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(RReg_1_sqmuxa_2_0_0_Z),
	.B(CO2_m2_0),
	.C(un29_enable),
	.D(un21_enable),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h0008;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_Z),
	.D(bitpos_Z[1]),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0020;
// @34:61
  CFG4 RReg_7_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_Z),
	.D(bitpos_Z[1]),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=16'h0010;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_4[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0_m1_0_a2_0),
	.B(un21_enable),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'hD2;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(CO2_m2_0),
	.Y(samplecnt_RNO_4[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.C(un21_enable),
	.D(RReg_2_0_1_0_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h0800;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.C(un21_enable),
	.D(RReg_2_0_1_0_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h0400;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.C(un21_enable),
	.D(RReg_2_0_1_0_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h0200;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_Z),
	.D(bitpos_Z[1]),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h2000;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(CO0_m1_0_a2_0),
	.B(un21_enable),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_4[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'hD2F0;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_Z),
	.D(bitpos_Z[1]),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h1000;
// @34:61
  CFG4 RReg_8_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.C(un21_enable),
	.D(RReg_2_0_1_0_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=16'h0100;
// @34:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_5 */

module UartRxExtClk_5 (
  RxData,
  RxComplete,
  UartGpsFifoReset_i_arst_i,
  UartClkGps,
  RxdGps_i
)
;
output [7:0] RxData ;
output RxComplete ;
input UartGpsFifoReset_i_arst_i ;
input UartClkGps ;
input RxdGps_i ;
wire RxComplete ;
wire UartGpsFifoReset_i_arst_i ;
wire UartClkGps ;
wire RxdGps_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_5 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.RxdGps_i(RxdGps_i),
	.UartClkGps(UartClkGps)
);
// @42:88
  UartRxRaw_5 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClkGps(UartClkGps),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_5 */

module IBufP2Ports_0_15 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_15 */

module fifo_8_10_1_9 (
  RxData,
  UartGpsRxFifoCount,
  UartGpsRxFifoData,
  we_i,
  re_i,
  UartGpsFifoReset_i_data_i,
  UartGpsRxFifoEmpty,
  UartGpsFifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  UartGpsRxFifoFull
)
;
input [7:0] RxData ;
output [9:0] UartGpsRxFifoCount ;
output [7:0] UartGpsRxFifoData ;
input we_i ;
input re_i ;
input UartGpsFifoReset_i_data_i ;
output UartGpsRxFifoEmpty ;
input UartGpsFifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output UartGpsRxFifoFull ;
wire we_i ;
wire re_i ;
wire UartGpsFifoReset_i_data_i ;
wire UartGpsRxFifoEmpty ;
wire UartGpsFifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire UartGpsRxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNII3TG1_Y;
wire [1:1] counter_r_RNIQ5JA2_Y;
wire [2:2] counter_r_RNI39943_Y;
wire [3:3] counter_r_RNIDDVT3_Y;
wire [4:4] counter_r_RNIOILN4_Y;
wire [5:5] counter_r_RNI4PBH5_Y;
wire [6:6] counter_r_RNIH02B6_Y;
wire [7:7] counter_r_RNIV8O47_Y;
wire [8:8] counter_r_RNIEIEU7_Y;
wire [10:10] counter_r_RNO_FCO_9;
wire [10:10] counter_r_RNO_Y_9;
wire [9:9] counter_r_RNIUS4O8_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_9;
wire [8:0] ram_ram_0_0_B_DOUT_9;
wire UartGpsRxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1590_i ;
wire N_1581_i ;
wire N_1582_i ;
wire N_1583_i ;
wire N_1584_i ;
wire N_1585_i ;
wire N_1586_i ;
wire N_1587_i ;
wire N_1588_i ;
wire N_1589_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIB27N_S ;
wire empty_r_RNIB27N_Y ;
wire raddr_r_s_251_FCO ;
wire raddr_r_s_251_S ;
wire raddr_r_s_251_Y ;
wire waddr_r_s_252_FCO ;
wire waddr_r_s_252_S ;
wire waddr_r_s_252_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1591 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_1593 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI7845 (
	.A(UartGpsRxFifoFull),
	.Y(UartGpsRxFifoFull_i)
);
defparam full_r_RNI7845.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartGpsRxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartGpsRxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartGpsRxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartGpsRxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartGpsRxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartGpsRxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartGpsRxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(UartGpsRxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(UartGpsRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(UartGpsRxFifoEmpty),
	.ADn(GND),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(UartGpsRxFifoFull),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(UartGpsRxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1590_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(UartGpsRxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1581_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(UartGpsRxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1582_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(UartGpsRxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1583_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(UartGpsRxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1584_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(UartGpsRxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1585_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(UartGpsRxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1586_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(UartGpsRxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1587_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(UartGpsRxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1588_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(UartGpsRxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1589_i),
	.EN(UartGpsFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNIB27N (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIB27N_S),
	.Y(empty_r_RNIB27N_Y),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIB27N.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNII3TG1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNII3TG1_Y[0]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNII3TG1[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIQ5JA2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQ5JA2_Y[1]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQ5JA2[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI39943[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI39943_Y[2]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI39943[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIDDVT3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIDDVT3_Y[3]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIDDVT3[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIOILN4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIOILN4_Y[4]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIOILN4[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI4PBH5[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4PBH5_Y[5]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4PBH5[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIH02B6[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIH02B6_Y[6]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIH02B6[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIV8O47[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIV8O47_Y[7]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIV8O47[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIEIEU7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIEIEU7_Y[8]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIEIEU7[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_9[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_9[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUS4O8[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUS4O8_Y[9]),
	.B(re_i),
	.C(UartGpsRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUS4O8[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_251 (
	.FCO(raddr_r_s_251_FCO),
	.S(raddr_r_s_251_S),
	.Y(raddr_r_s_251_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_251.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_251_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_252 (
	.FCO(waddr_r_s_252_FCO),
	.S(waddr_r_s_252_S),
	.Y(waddr_r_s_252_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_252.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_252_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_9[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_9[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI0E411[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(UartGpsRxFifoData[7])
);
defparam \ram_ram_0_0_OLDA_RNI0E411[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIVC411[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(UartGpsRxFifoData[6])
);
defparam \ram_ram_0_0_OLDA_RNIVC411[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIUB411[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(UartGpsRxFifoData[5])
);
defparam \ram_ram_0_0_OLDA_RNIUB411[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNITA411[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(UartGpsRxFifoData[4])
);
defparam \ram_ram_0_0_OLDA_RNITA411[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIS9411[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(UartGpsRxFifoData[3])
);
defparam \ram_ram_0_0_OLDA_RNIS9411[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIR8411[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(UartGpsRxFifoData[2])
);
defparam \ram_ram_0_0_OLDA_RNIR8411[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIQ7411[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(UartGpsRxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNIQ7411[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIP6411[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(UartGpsRxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNIP6411[0] .INIT=8'hD8;
// @18:436
  CFG3 full_r_RNI5CSN (
	.A(we_i),
	.B(UartGpsRxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI5CSN.INIT=8'hD2;
// @35:59
  CFG2 do_read (
	.A(UartGpsRxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:436
  CFG2 full_r_RNIKB2L (
	.A(UartGpsRxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIKB2L.INIT=4'h4;
// @18:436
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:436
  CFG4 \counter_r_RNI0CS9[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNI0CS9[1] .INIT=16'h0001;
// @18:436
  CFG4 \counter_r_RNI6IS9[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNI6IS9[3] .INIT=16'h0001;
// @18:436
  CFG2 \counter_r_RNIGAHN[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_1591)
);
defparam \counter_r_RNIGAHN[0] .INIT=4'h8;
// @35:68
  CFG2 \count_o_RNO[0]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1590_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[9]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1581_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[8]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1582_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[7]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1583_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[6]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1584_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[5]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1585_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[4]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1586_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[3]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1587_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[2]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1588_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[1]  (
	.A(UartGpsRxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1589_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:436
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[4]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:436
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:436
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:436
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1593)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:436
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_1591),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:436
  CFG4 full_r_RNO (
	.A(N_1591),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_1593),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_9 */

module gated_fifo_8_10_1_9 (
  UartGpsRxFifoData,
  UartGpsRxFifoCount,
  RxData,
  UartGpsRxFifoFull,
  UartGpsRxFifoEmpty,
  UartGpsFifoReset_i_data_i,
  ReadUartGps,
  Dbg1,
  FCCC_C0_0_GL0,
  UartGpsFifoReset_i_arst_i
)
;
output [7:0] UartGpsRxFifoData ;
output [9:0] UartGpsRxFifoCount ;
input [7:0] RxData ;
output UartGpsRxFifoFull ;
output UartGpsRxFifoEmpty ;
input UartGpsFifoReset_i_data_i ;
input ReadUartGps ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input UartGpsFifoReset_i_arst_i ;
wire UartGpsRxFifoFull ;
wire UartGpsRxFifoEmpty ;
wire UartGpsFifoReset_i_data_i ;
wire ReadUartGps ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire UartGpsFifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUartGps),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUartGps),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_9 fifo_i (
	.RxData(RxData[7:0]),
	.UartGpsRxFifoCount(UartGpsRxFifoCount[9:0]),
	.UartGpsRxFifoData(UartGpsRxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.UartGpsFifoReset_i_data_i(UartGpsFifoReset_i_data_i),
	.UartGpsRxFifoEmpty(UartGpsRxFifoEmpty),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartGpsRxFifoFull(UartGpsRxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_9 */

module UartRxFifoExtClk_10_0 (
  UartGpsRxFifoCount,
  UartGpsRxFifoData,
  ReadUartGps,
  UartGpsFifoReset_i_data_i,
  UartGpsRxFifoEmpty,
  UartGpsRxFifoFull,
  FCCC_C0_0_GL0,
  RxdGps_i,
  UartClkGps,
  UartGpsFifoReset_i_arst_i
)
;
output [9:0] UartGpsRxFifoCount ;
output [7:0] UartGpsRxFifoData ;
input ReadUartGps ;
input UartGpsFifoReset_i_data_i ;
output UartGpsRxFifoEmpty ;
output UartGpsRxFifoFull ;
input FCCC_C0_0_GL0 ;
input RxdGps_i ;
input UartClkGps ;
input UartGpsFifoReset_i_arst_i ;
wire ReadUartGps ;
wire UartGpsFifoReset_i_data_i ;
wire UartGpsRxFifoEmpty ;
wire UartGpsRxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire RxdGps_i ;
wire UartClkGps ;
wire UartGpsFifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_5 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i),
	.UartClkGps(UartClkGps),
	.RxdGps_i(RxdGps_i)
);
// @44:147
  IBufP2Ports_0_15 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_9 UartFifo (
	.UartGpsRxFifoData(UartGpsRxFifoData[7:0]),
	.UartGpsRxFifoCount(UartGpsRxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.UartGpsRxFifoFull(UartGpsRxFifoFull),
	.UartGpsRxFifoEmpty(UartGpsRxFifoEmpty),
	.UartGpsFifoReset_i_data_i(UartGpsFifoReset_i_data_i),
	.ReadUartGps(ReadUartGps),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_0 */

module IBufP2Ports_8_19 (
  StartTx_i,
  StartTx,
  UartTxClkGps
)
;
output StartTx_i ;
input StartTx ;
input UartTxClkGps ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClkGps ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClkGps),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClkGps),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8_19 */

module UartTx_5 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClkGps,
  UartGpsFifoReset_i_arst_i,
  TxdGps_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClkGps ;
input UartGpsFifoReset_i_arst_i ;
output TxdGps_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClkGps ;
wire UartGpsFifoReset_i_arst_i ;
wire TxdGps_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_4 ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @36:59
  SLE TxD (
	.Q(TxdGps_c),
	.ADn(GND),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartTxClkGps),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartTxClkGps),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartTxClkGps),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartTxClkGps),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartTxClkGps),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartTxClkGps),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(UartTxClkGps),
	.D(StartTx_i),
	.EN(un1_busy_i_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @36:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_4)
);
defparam un1_busy_i.INIT=8'h12;
// @36:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @36:97
  CFG4 txd20_RNIAGF21 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNIAGF21.INIT=16'h8808;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @36:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_5 */

module IBufP2Ports_0_16 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_16 */

module fifo_8_10_1_10 (
  UartGpsTxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  UartGpsTxFifoEmpty,
  UartGpsFifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  UartGpsTxFifoFull
)
;
input [7:0] UartGpsTxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output UartGpsTxFifoEmpty ;
input UartGpsFifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output UartGpsTxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire UartGpsTxFifoEmpty ;
wire UartGpsFifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire UartGpsTxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI1FUD1_Y;
wire [1:1] counter_r_RNIIAQ52_Y;
wire [2:2] counter_r_RNI47MT2_Y;
wire [3:3] counter_r_RNIN4IL3_Y;
wire [4:4] counter_r_RNIB3ED4_Y;
wire [5:5] counter_r_RNI03A55_Y;
wire [6:6] counter_r_RNIM36T5_Y;
wire [7:7] counter_r_RNID52L6_Y;
wire [8:8] counter_r_RNI58UC7_Y;
wire [10:10] counter_r_RNO_FCO_10;
wire [10:10] counter_r_RNO_Y_10;
wire [9:9] counter_r_RNIUBQ48_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_10;
wire [8:0] ram_ram_0_0_B_DOUT_10;
wire UartGpsTxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_1657_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIHK2M_S ;
wire empty_r_RNIHK2M_Y ;
wire raddr_r_s_249_FCO ;
wire raddr_r_s_249_S ;
wire raddr_r_s_249_Y ;
wire waddr_r_s_250_FCO ;
wire waddr_r_s_250_S ;
wire waddr_r_s_250_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire N_1644 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIAT24 (
	.A(UartGpsTxFifoFull),
	.Y(UartGpsTxFifoFull_i)
);
defparam full_r_RNIAT24.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(UartGpsTxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_1657_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(UartGpsTxFifoEmpty),
	.ADn(GND),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(UartGpsTxFifoFull),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:89
  ARI1 empty_r_RNIHK2M (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIHK2M_S),
	.Y(empty_r_RNIHK2M_Y),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIHK2M.INIT=20'h4DD00;
// @35:89
  ARI1 \counter_r_RNI1FUD1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1FUD1_Y[0]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1FUD1[0] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIIAQ52[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIAQ52_Y[1]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIAQ52[1] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI47MT2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI47MT2_Y[2]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI47MT2[2] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIN4IL3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN4IL3_Y[3]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN4IL3[3] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIB3ED4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIB3ED4_Y[4]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIB3ED4[4] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI03A55[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI03A55_Y[5]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI03A55[5] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIM36T5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIM36T5_Y[6]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIM36T5[6] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNID52L6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNID52L6_Y[7]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNID52L6[7] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI58UC7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI58UC7_Y[8]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI58UC7[8] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_10[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_10[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:89
  ARI1 \counter_r_RNIUBQ48[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUBQ48_Y[9]),
	.B(re_i),
	.C(UartGpsTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUBQ48[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_249 (
	.FCO(raddr_r_s_249_FCO),
	.S(raddr_r_s_249_S),
	.Y(raddr_r_s_249_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_249.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_249_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_250 (
	.FCO(waddr_r_s_250_FCO),
	.S(waddr_r_s_250_S),
	.Y(waddr_r_s_250_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_250.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_250_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_10[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_10[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, UartGpsTxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI9R0A[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNI9R0A[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8Q0A[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNI8Q0A[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7P0A[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNI7P0A[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6O0A[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI6O0A[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5N0A[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI5N0A[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI4M0A[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI4M0A[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI3L0A[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3L0A[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2K0A[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2K0A[0] .INIT=8'hD8;
// @35:68
  CFG3 full_r_RNIBFBR (
	.A(we_i),
	.B(UartGpsTxFifoFull),
	.C(empty_r_RNIHK2M_Y),
	.Y(N_1657_i)
);
defparam full_r_RNIBFBR.INIT=8'h2D;
// @35:89
  CFG2 empty_r_RNIHK2M_0 (
	.A(UartGpsTxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIHK2M_0.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(UartGpsTxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(empty_r_RNIHK2M_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIHK2M_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_1644)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1644),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_10 */

module gated_fifo_8_10_1_10 (
  OutgoingTxByte,
  UartGpsTxFifoData,
  UartGpsTxFifoFull,
  UartGpsTxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUartGps,
  FCCC_C0_0_GL0,
  UartGpsFifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] UartGpsTxFifoData ;
output UartGpsTxFifoFull ;
output UartGpsTxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUartGps ;
input FCCC_C0_0_GL0 ;
input UartGpsFifoReset_i_arst_i ;
wire UartGpsTxFifoFull ;
wire UartGpsTxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUartGps ;
wire FCCC_C0_0_GL0 ;
wire UartGpsFifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUartGps),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUartGps),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_10 fifo_i (
	.UartGpsTxFifoData(UartGpsTxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.UartGpsTxFifoEmpty(UartGpsTxFifoEmpty),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartGpsTxFifoFull(UartGpsTxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_10 */

module UartTxFifoExtClk_10_0 (
  UartGpsTxFifoData,
  WriteUartGps,
  UartGpsTxFifoFull,
  TxdGps_c,
  UartTxClkGps,
  UartGpsTxFifoEmpty,
  FCCC_C0_0_GL0,
  UartGpsFifoReset_i_arst_i
)
;
input [7:0] UartGpsTxFifoData ;
input WriteUartGps ;
output UartGpsTxFifoFull ;
output TxdGps_c ;
input UartTxClkGps ;
output UartGpsTxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input UartGpsFifoReset_i_arst_i ;
wire WriteUartGps ;
wire UartGpsTxFifoFull ;
wire TxdGps_c ;
wire UartTxClkGps ;
wire UartGpsTxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire UartGpsFifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i_x2_Z ;
wire un1_NextState_1_sqmuxa_i_0_Z ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1638_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i_x2_Z),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_1638_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(UartGpsFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(UartGpsTxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @45:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_Z)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1638_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @45:162
  IBufP2Ports_8_19 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClkGps(UartTxClkGps)
);
// @45:170
  UartTx_5 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClkGps(UartTxClkGps),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i),
	.TxdGps_c(TxdGps_c)
);
// @45:182
  IBufP2Ports_0_16 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_10 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.UartGpsTxFifoData(UartGpsTxFifoData[7:0]),
	.UartGpsTxFifoFull(UartGpsTxFifoFull),
	.UartGpsTxFifoEmpty(UartGpsTxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUartGps(WriteUartGps),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_0 */

module IBufP2Ports_2 (
  PPS_i,
  PPS_c,
  FCCC_C0_0_GL0
)
;
output PPS_i ;
input PPS_c ;
input FCCC_C0_0_GL0 ;
wire PPS_i ;
wire PPS_c ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPS_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(PPS_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_2 */

module PPSCountPorts_work_main_architecture_main_0layer1 (
  PPSCount,
  PPSCounter,
  PPSCountReset,
  PPS_i,
  PPSCountReset_arst_i,
  PPSDetected_1z,
  FCCC_C0_0_GL0
)
;
output [31:0] PPSCount ;
output [31:0] PPSCounter ;
input PPSCountReset ;
input PPS_i ;
input PPSCountReset_arst_i ;
output PPSDetected_1z ;
input FCCC_C0_0_GL0 ;
wire PPSCountReset ;
wire PPS_i ;
wire PPSCountReset_arst_i ;
wire PPSDetected_1z ;
wire FCCC_C0_0_GL0 ;
wire [30:0] PPSAccum_i_s;
wire [31:31] PPSAccum_i_s_Z;
wire [0:0] PPSAccum_5_Z;
wire [31:2] PPSAccum_5;
wire [30:1] PPSAccum_i_cry_Z;
wire [30:1] PPSAccum_i_cry_Y;
wire [31:31] PPSAccum_i_s_FCO;
wire [31:31] PPSAccum_i_s_Y;
wire InvalidatePPSCount_Z ;
wire N_23_i ;
wire PPSAccum_i_0_sqmuxa_1_Z ;
wire PPSAccum_i_0_sqmuxa_1_i ;
wire VCC ;
wire PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z ;
wire GND ;
wire un1_ppsreset_i ;
wire lastpps4 ;
wire LastPPS_Z ;
wire LastPPS_0_sqmuxa_Z ;
wire PPSAccum_0_sqmuxa_Z ;
wire PPSAccum_0_sqmuxa_0_Z ;
wire PPSAccum_5_cry_1_Y ;
wire PPSAccum_5_cry_1_Z ;
wire PPSAccum_5_cry_1_S ;
wire PPSAccum_5_cry_2_Z ;
wire PPSAccum_5_cry_2_Y ;
wire PPSAccum_5_cry_3_Z ;
wire PPSAccum_5_cry_3_Y ;
wire PPSAccum_5_cry_4_Z ;
wire PPSAccum_5_cry_4_Y ;
wire PPSAccum_5_cry_5_Z ;
wire PPSAccum_5_cry_5_Y ;
wire PPSAccum_5_cry_6_Z ;
wire PPSAccum_5_cry_6_Y ;
wire PPSAccum_5_cry_7_Z ;
wire PPSAccum_5_cry_7_Y ;
wire PPSAccum_5_cry_8_Z ;
wire PPSAccum_5_cry_8_Y ;
wire PPSAccum_5_cry_9_Z ;
wire PPSAccum_5_cry_9_Y ;
wire PPSAccum_5_cry_10_Z ;
wire PPSAccum_5_cry_10_Y ;
wire PPSAccum_5_cry_11_Z ;
wire PPSAccum_5_cry_11_Y ;
wire PPSAccum_5_cry_12_Z ;
wire PPSAccum_5_cry_12_Y ;
wire PPSAccum_5_cry_13_Z ;
wire PPSAccum_5_cry_13_Y ;
wire PPSAccum_5_cry_14_Z ;
wire PPSAccum_5_cry_14_Y ;
wire PPSAccum_5_cry_15_Z ;
wire PPSAccum_5_cry_15_Y ;
wire PPSAccum_5_cry_16_Z ;
wire PPSAccum_5_cry_16_Y ;
wire PPSAccum_5_cry_17_Z ;
wire PPSAccum_5_cry_17_Y ;
wire PPSAccum_5_cry_18_Z ;
wire PPSAccum_5_cry_18_Y ;
wire PPSAccum_5_cry_19_Z ;
wire PPSAccum_5_cry_19_Y ;
wire PPSAccum_5_cry_20_Z ;
wire PPSAccum_5_cry_20_Y ;
wire PPSAccum_5_cry_21_Z ;
wire PPSAccum_5_cry_21_Y ;
wire PPSAccum_5_cry_22_Z ;
wire PPSAccum_5_cry_22_Y ;
wire PPSAccum_5_cry_23_Z ;
wire PPSAccum_5_cry_23_Y ;
wire PPSAccum_5_cry_24_Z ;
wire PPSAccum_5_cry_24_Y ;
wire PPSAccum_5_cry_25_Z ;
wire PPSAccum_5_cry_25_Y ;
wire PPSAccum_5_cry_26_Z ;
wire PPSAccum_5_cry_26_Y ;
wire PPSAccum_5_cry_27_Z ;
wire PPSAccum_5_cry_27_Y ;
wire PPSAccum_5_cry_28_Z ;
wire PPSAccum_5_cry_28_Y ;
wire PPSAccum_5_cry_29_Z ;
wire PPSAccum_5_cry_29_Y ;
wire PPSAccum_5_s_31_FCO ;
wire PPSAccum_5_s_31_Y ;
wire PPSAccum_5_cry_30_Z ;
wire PPSAccum_5_cry_30_Y ;
wire PPSAccum_i_s_248_FCO ;
wire PPSAccum_i_s_248_S ;
wire PPSAccum_i_s_248_Y ;
  CFG1 \PPSAccum_i_RNO[0]  (
	.A(PPSCounter[0]),
	.Y(PPSAccum_i_s[0])
);
defparam \PPSAccum_i_RNO[0] .INIT=2'h1;
  CFG1 InvalidatePPSCount_RNI0A19 (
	.A(InvalidatePPSCount_Z),
	.Y(N_23_i)
);
defparam InvalidatePPSCount_RNI0A19.INIT=2'h1;
  CFG1 PPSAccum_i_0_sqmuxa_1_RNI4FQ5 (
	.A(PPSAccum_i_0_sqmuxa_1_Z),
	.Y(PPSAccum_i_0_sqmuxa_1_i)
);
defparam PPSAccum_i_0_sqmuxa_1_RNI4FQ5.INIT=2'h1;
// @32:54
  SLE \PPSAccum_i[0]  (
	.Q(PPSCounter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[0]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[1]  (
	.Q(PPSCounter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[1]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[2]  (
	.Q(PPSCounter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[2]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[3]  (
	.Q(PPSCounter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[3]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[4]  (
	.Q(PPSCounter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[4]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[5]  (
	.Q(PPSCounter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[5]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[6]  (
	.Q(PPSCounter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[6]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[7]  (
	.Q(PPSCounter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[7]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[8]  (
	.Q(PPSCounter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[8]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[9]  (
	.Q(PPSCounter[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[9]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[10]  (
	.Q(PPSCounter[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[10]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[11]  (
	.Q(PPSCounter[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[11]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[12]  (
	.Q(PPSCounter[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[12]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[13]  (
	.Q(PPSCounter[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[13]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[14]  (
	.Q(PPSCounter[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[14]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[15]  (
	.Q(PPSCounter[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[15]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[16]  (
	.Q(PPSCounter[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[16]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[17]  (
	.Q(PPSCounter[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[17]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[18]  (
	.Q(PPSCounter[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[18]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[19]  (
	.Q(PPSCounter[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[19]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[20]  (
	.Q(PPSCounter[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[20]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[21]  (
	.Q(PPSCounter[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[21]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[22]  (
	.Q(PPSCounter[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[22]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[23]  (
	.Q(PPSCounter[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[23]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[24]  (
	.Q(PPSCounter[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[24]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[25]  (
	.Q(PPSCounter[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[25]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[26]  (
	.Q(PPSCounter[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[26]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[27]  (
	.Q(PPSCounter[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[27]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[28]  (
	.Q(PPSCounter[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[28]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[29]  (
	.Q(PPSCounter[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[29]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[30]  (
	.Q(PPSCounter[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s[30]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @32:54
  SLE \PPSAccum_i[31]  (
	.Q(PPSCounter[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_i_s_Z[31]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
  CFG2 PPSAccum_i_0_sqmuxa_1_RNI1M1M (
	.A(un1_ppsreset_i),
	.B(PPSAccum_i_0_sqmuxa_1_Z),
	.Y(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z)
);
defparam PPSAccum_i_0_sqmuxa_1_RNI1M1M.INIT=4'hE;
// @32:54
  SLE PPSDetected (
	.Q(PPSDetected_1z),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(lastpps4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE LastPPS (
	.Q(LastPPS_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PPS_i),
	.EN(LastPPS_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE InvalidatePPSCount (
	.Q(InvalidatePPSCount_Z),
	.ADn(GND),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(PPSAccum_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[0]  (
	.Q(PPSCount[0]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5_Z[0]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[15]  (
	.Q(PPSCount[15]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[15]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[14]  (
	.Q(PPSCount[14]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[14]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[13]  (
	.Q(PPSCount[13]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[13]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[12]  (
	.Q(PPSCount[12]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[12]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[11]  (
	.Q(PPSCount[11]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[11]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[10]  (
	.Q(PPSCount[10]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[10]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[9]  (
	.Q(PPSCount[9]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[9]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[8]  (
	.Q(PPSCount[8]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[8]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[7]  (
	.Q(PPSCount[7]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[7]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[6]  (
	.Q(PPSCount[6]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[6]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[5]  (
	.Q(PPSCount[5]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[5]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[4]  (
	.Q(PPSCount[4]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[4]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[3]  (
	.Q(PPSCount[3]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[3]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[2]  (
	.Q(PPSCount[2]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[2]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[1]  (
	.Q(PPSCount[1]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5_cry_1_Y),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[30]  (
	.Q(PPSCount[30]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[30]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[29]  (
	.Q(PPSCount[29]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[29]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[28]  (
	.Q(PPSCount[28]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[28]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[27]  (
	.Q(PPSCount[27]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[27]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[26]  (
	.Q(PPSCount[26]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[26]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[25]  (
	.Q(PPSCount[25]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[25]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[24]  (
	.Q(PPSCount[24]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[24]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[23]  (
	.Q(PPSCount[23]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[23]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[22]  (
	.Q(PPSCount[22]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[22]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[21]  (
	.Q(PPSCount[21]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[21]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[20]  (
	.Q(PPSCount[20]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[20]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[19]  (
	.Q(PPSCount[19]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[19]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[18]  (
	.Q(PPSCount[18]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[18]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[17]  (
	.Q(PPSCount[17]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[17]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[16]  (
	.Q(PPSCount[16]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[16]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:54
  SLE \PPSAccum[31]  (
	.Q(PPSCount[31]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(PPSAccum_5[31]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:83
  ARI1 PPSAccum_5_cry_1 (
	.FCO(PPSAccum_5_cry_1_Z),
	.S(PPSAccum_5_cry_1_S),
	.Y(PPSAccum_5_cry_1_Y),
	.B(InvalidatePPSCount_Z),
	.C(GND),
	.D(GND),
	.A(PPSCounter[1]),
	.FCI(GND)
);
defparam PPSAccum_5_cry_1.INIT=20'h50055;
// @32:83
  ARI1 PPSAccum_5_cry_2 (
	.FCO(PPSAccum_5_cry_2_Z),
	.S(PPSAccum_5[2]),
	.Y(PPSAccum_5_cry_2_Y),
	.B(PPSCounter[2]),
	.C(InvalidatePPSCount_Z),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_1_Z)
);
defparam PPSAccum_5_cry_2.INIT=20'h42200;
// @32:83
  ARI1 PPSAccum_5_cry_3 (
	.FCO(PPSAccum_5_cry_3_Z),
	.S(PPSAccum_5[3]),
	.Y(PPSAccum_5_cry_3_Y),
	.B(N_23_i),
	.C(PPSCounter[3]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_2_Z)
);
defparam PPSAccum_5_cry_3.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_4 (
	.FCO(PPSAccum_5_cry_4_Z),
	.S(PPSAccum_5[4]),
	.Y(PPSAccum_5_cry_4_Y),
	.B(N_23_i),
	.C(PPSCounter[4]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_3_Z)
);
defparam PPSAccum_5_cry_4.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_5 (
	.FCO(PPSAccum_5_cry_5_Z),
	.S(PPSAccum_5[5]),
	.Y(PPSAccum_5_cry_5_Y),
	.B(N_23_i),
	.C(PPSCounter[5]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_4_Z)
);
defparam PPSAccum_5_cry_5.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_6 (
	.FCO(PPSAccum_5_cry_6_Z),
	.S(PPSAccum_5[6]),
	.Y(PPSAccum_5_cry_6_Y),
	.B(N_23_i),
	.C(PPSCounter[6]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_5_Z)
);
defparam PPSAccum_5_cry_6.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_7 (
	.FCO(PPSAccum_5_cry_7_Z),
	.S(PPSAccum_5[7]),
	.Y(PPSAccum_5_cry_7_Y),
	.B(N_23_i),
	.C(PPSCounter[7]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_6_Z)
);
defparam PPSAccum_5_cry_7.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_8 (
	.FCO(PPSAccum_5_cry_8_Z),
	.S(PPSAccum_5[8]),
	.Y(PPSAccum_5_cry_8_Y),
	.B(N_23_i),
	.C(PPSCounter[8]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_7_Z)
);
defparam PPSAccum_5_cry_8.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_9 (
	.FCO(PPSAccum_5_cry_9_Z),
	.S(PPSAccum_5[9]),
	.Y(PPSAccum_5_cry_9_Y),
	.B(N_23_i),
	.C(PPSCounter[9]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_8_Z)
);
defparam PPSAccum_5_cry_9.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_10 (
	.FCO(PPSAccum_5_cry_10_Z),
	.S(PPSAccum_5[10]),
	.Y(PPSAccum_5_cry_10_Y),
	.B(N_23_i),
	.C(PPSCounter[10]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_9_Z)
);
defparam PPSAccum_5_cry_10.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_11 (
	.FCO(PPSAccum_5_cry_11_Z),
	.S(PPSAccum_5[11]),
	.Y(PPSAccum_5_cry_11_Y),
	.B(N_23_i),
	.C(PPSCounter[11]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_10_Z)
);
defparam PPSAccum_5_cry_11.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_12 (
	.FCO(PPSAccum_5_cry_12_Z),
	.S(PPSAccum_5[12]),
	.Y(PPSAccum_5_cry_12_Y),
	.B(N_23_i),
	.C(PPSCounter[12]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_11_Z)
);
defparam PPSAccum_5_cry_12.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_13 (
	.FCO(PPSAccum_5_cry_13_Z),
	.S(PPSAccum_5[13]),
	.Y(PPSAccum_5_cry_13_Y),
	.B(N_23_i),
	.C(PPSCounter[13]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_12_Z)
);
defparam PPSAccum_5_cry_13.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_14 (
	.FCO(PPSAccum_5_cry_14_Z),
	.S(PPSAccum_5[14]),
	.Y(PPSAccum_5_cry_14_Y),
	.B(N_23_i),
	.C(PPSCounter[14]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_13_Z)
);
defparam PPSAccum_5_cry_14.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_15 (
	.FCO(PPSAccum_5_cry_15_Z),
	.S(PPSAccum_5[15]),
	.Y(PPSAccum_5_cry_15_Y),
	.B(N_23_i),
	.C(PPSCounter[15]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_14_Z)
);
defparam PPSAccum_5_cry_15.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_16 (
	.FCO(PPSAccum_5_cry_16_Z),
	.S(PPSAccum_5[16]),
	.Y(PPSAccum_5_cry_16_Y),
	.B(N_23_i),
	.C(PPSCounter[16]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_15_Z)
);
defparam PPSAccum_5_cry_16.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_17 (
	.FCO(PPSAccum_5_cry_17_Z),
	.S(PPSAccum_5[17]),
	.Y(PPSAccum_5_cry_17_Y),
	.B(N_23_i),
	.C(PPSCounter[17]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_16_Z)
);
defparam PPSAccum_5_cry_17.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_18 (
	.FCO(PPSAccum_5_cry_18_Z),
	.S(PPSAccum_5[18]),
	.Y(PPSAccum_5_cry_18_Y),
	.B(N_23_i),
	.C(PPSCounter[18]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_17_Z)
);
defparam PPSAccum_5_cry_18.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_19 (
	.FCO(PPSAccum_5_cry_19_Z),
	.S(PPSAccum_5[19]),
	.Y(PPSAccum_5_cry_19_Y),
	.B(N_23_i),
	.C(PPSCounter[19]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_18_Z)
);
defparam PPSAccum_5_cry_19.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_20 (
	.FCO(PPSAccum_5_cry_20_Z),
	.S(PPSAccum_5[20]),
	.Y(PPSAccum_5_cry_20_Y),
	.B(N_23_i),
	.C(PPSCounter[20]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_19_Z)
);
defparam PPSAccum_5_cry_20.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_21 (
	.FCO(PPSAccum_5_cry_21_Z),
	.S(PPSAccum_5[21]),
	.Y(PPSAccum_5_cry_21_Y),
	.B(N_23_i),
	.C(PPSCounter[21]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_20_Z)
);
defparam PPSAccum_5_cry_21.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_22 (
	.FCO(PPSAccum_5_cry_22_Z),
	.S(PPSAccum_5[22]),
	.Y(PPSAccum_5_cry_22_Y),
	.B(N_23_i),
	.C(PPSCounter[22]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_21_Z)
);
defparam PPSAccum_5_cry_22.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_23 (
	.FCO(PPSAccum_5_cry_23_Z),
	.S(PPSAccum_5[23]),
	.Y(PPSAccum_5_cry_23_Y),
	.B(N_23_i),
	.C(PPSCounter[23]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_22_Z)
);
defparam PPSAccum_5_cry_23.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_24 (
	.FCO(PPSAccum_5_cry_24_Z),
	.S(PPSAccum_5[24]),
	.Y(PPSAccum_5_cry_24_Y),
	.B(N_23_i),
	.C(PPSCounter[24]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_23_Z)
);
defparam PPSAccum_5_cry_24.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_25 (
	.FCO(PPSAccum_5_cry_25_Z),
	.S(PPSAccum_5[25]),
	.Y(PPSAccum_5_cry_25_Y),
	.B(N_23_i),
	.C(PPSCounter[25]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_24_Z)
);
defparam PPSAccum_5_cry_25.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_26 (
	.FCO(PPSAccum_5_cry_26_Z),
	.S(PPSAccum_5[26]),
	.Y(PPSAccum_5_cry_26_Y),
	.B(N_23_i),
	.C(PPSCounter[26]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_25_Z)
);
defparam PPSAccum_5_cry_26.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_27 (
	.FCO(PPSAccum_5_cry_27_Z),
	.S(PPSAccum_5[27]),
	.Y(PPSAccum_5_cry_27_Y),
	.B(N_23_i),
	.C(PPSCounter[27]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_26_Z)
);
defparam PPSAccum_5_cry_27.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_28 (
	.FCO(PPSAccum_5_cry_28_Z),
	.S(PPSAccum_5[28]),
	.Y(PPSAccum_5_cry_28_Y),
	.B(N_23_i),
	.C(PPSCounter[28]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_27_Z)
);
defparam PPSAccum_5_cry_28.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_29 (
	.FCO(PPSAccum_5_cry_29_Z),
	.S(PPSAccum_5[29]),
	.Y(PPSAccum_5_cry_29_Y),
	.B(N_23_i),
	.C(PPSCounter[29]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_28_Z)
);
defparam PPSAccum_5_cry_29.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_s_31 (
	.FCO(PPSAccum_5_s_31_FCO),
	.S(PPSAccum_5[31]),
	.Y(PPSAccum_5_s_31_Y),
	.B(N_23_i),
	.C(PPSCounter[31]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_30_Z)
);
defparam PPSAccum_5_s_31.INIT=20'h48800;
// @32:83
  ARI1 PPSAccum_5_cry_30 (
	.FCO(PPSAccum_5_cry_30_Z),
	.S(PPSAccum_5[30]),
	.Y(PPSAccum_5_cry_30_Y),
	.B(N_23_i),
	.C(PPSCounter[30]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_29_Z)
);
defparam PPSAccum_5_cry_30.INIT=20'h48800;
// @32:54
  ARI1 PPSAccum_i_s_248 (
	.FCO(PPSAccum_i_s_248_FCO),
	.S(PPSAccum_i_s_248_S),
	.Y(PPSAccum_i_s_248_Y),
	.B(PPSCounter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam PPSAccum_i_s_248.INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[1]  (
	.FCO(PPSAccum_i_cry_Z[1]),
	.S(PPSAccum_i_s[1]),
	.Y(PPSAccum_i_cry_Y[1]),
	.B(PPSCounter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_s_248_FCO)
);
defparam \PPSAccum_i_cry[1] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[2]  (
	.FCO(PPSAccum_i_cry_Z[2]),
	.S(PPSAccum_i_s[2]),
	.Y(PPSAccum_i_cry_Y[2]),
	.B(PPSCounter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[1])
);
defparam \PPSAccum_i_cry[2] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[3]  (
	.FCO(PPSAccum_i_cry_Z[3]),
	.S(PPSAccum_i_s[3]),
	.Y(PPSAccum_i_cry_Y[3]),
	.B(PPSCounter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[2])
);
defparam \PPSAccum_i_cry[3] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[4]  (
	.FCO(PPSAccum_i_cry_Z[4]),
	.S(PPSAccum_i_s[4]),
	.Y(PPSAccum_i_cry_Y[4]),
	.B(PPSCounter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[3])
);
defparam \PPSAccum_i_cry[4] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[5]  (
	.FCO(PPSAccum_i_cry_Z[5]),
	.S(PPSAccum_i_s[5]),
	.Y(PPSAccum_i_cry_Y[5]),
	.B(PPSCounter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[4])
);
defparam \PPSAccum_i_cry[5] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[6]  (
	.FCO(PPSAccum_i_cry_Z[6]),
	.S(PPSAccum_i_s[6]),
	.Y(PPSAccum_i_cry_Y[6]),
	.B(PPSCounter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[5])
);
defparam \PPSAccum_i_cry[6] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[7]  (
	.FCO(PPSAccum_i_cry_Z[7]),
	.S(PPSAccum_i_s[7]),
	.Y(PPSAccum_i_cry_Y[7]),
	.B(PPSCounter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[6])
);
defparam \PPSAccum_i_cry[7] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[8]  (
	.FCO(PPSAccum_i_cry_Z[8]),
	.S(PPSAccum_i_s[8]),
	.Y(PPSAccum_i_cry_Y[8]),
	.B(PPSCounter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[7])
);
defparam \PPSAccum_i_cry[8] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[9]  (
	.FCO(PPSAccum_i_cry_Z[9]),
	.S(PPSAccum_i_s[9]),
	.Y(PPSAccum_i_cry_Y[9]),
	.B(PPSCounter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[8])
);
defparam \PPSAccum_i_cry[9] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[10]  (
	.FCO(PPSAccum_i_cry_Z[10]),
	.S(PPSAccum_i_s[10]),
	.Y(PPSAccum_i_cry_Y[10]),
	.B(PPSCounter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[9])
);
defparam \PPSAccum_i_cry[10] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[11]  (
	.FCO(PPSAccum_i_cry_Z[11]),
	.S(PPSAccum_i_s[11]),
	.Y(PPSAccum_i_cry_Y[11]),
	.B(PPSCounter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[10])
);
defparam \PPSAccum_i_cry[11] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[12]  (
	.FCO(PPSAccum_i_cry_Z[12]),
	.S(PPSAccum_i_s[12]),
	.Y(PPSAccum_i_cry_Y[12]),
	.B(PPSCounter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[11])
);
defparam \PPSAccum_i_cry[12] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[13]  (
	.FCO(PPSAccum_i_cry_Z[13]),
	.S(PPSAccum_i_s[13]),
	.Y(PPSAccum_i_cry_Y[13]),
	.B(PPSCounter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[12])
);
defparam \PPSAccum_i_cry[13] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[14]  (
	.FCO(PPSAccum_i_cry_Z[14]),
	.S(PPSAccum_i_s[14]),
	.Y(PPSAccum_i_cry_Y[14]),
	.B(PPSCounter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[13])
);
defparam \PPSAccum_i_cry[14] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[15]  (
	.FCO(PPSAccum_i_cry_Z[15]),
	.S(PPSAccum_i_s[15]),
	.Y(PPSAccum_i_cry_Y[15]),
	.B(PPSCounter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[14])
);
defparam \PPSAccum_i_cry[15] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[16]  (
	.FCO(PPSAccum_i_cry_Z[16]),
	.S(PPSAccum_i_s[16]),
	.Y(PPSAccum_i_cry_Y[16]),
	.B(PPSCounter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[15])
);
defparam \PPSAccum_i_cry[16] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[17]  (
	.FCO(PPSAccum_i_cry_Z[17]),
	.S(PPSAccum_i_s[17]),
	.Y(PPSAccum_i_cry_Y[17]),
	.B(PPSCounter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[16])
);
defparam \PPSAccum_i_cry[17] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[18]  (
	.FCO(PPSAccum_i_cry_Z[18]),
	.S(PPSAccum_i_s[18]),
	.Y(PPSAccum_i_cry_Y[18]),
	.B(PPSCounter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[17])
);
defparam \PPSAccum_i_cry[18] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[19]  (
	.FCO(PPSAccum_i_cry_Z[19]),
	.S(PPSAccum_i_s[19]),
	.Y(PPSAccum_i_cry_Y[19]),
	.B(PPSCounter[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[18])
);
defparam \PPSAccum_i_cry[19] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[20]  (
	.FCO(PPSAccum_i_cry_Z[20]),
	.S(PPSAccum_i_s[20]),
	.Y(PPSAccum_i_cry_Y[20]),
	.B(PPSCounter[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[19])
);
defparam \PPSAccum_i_cry[20] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[21]  (
	.FCO(PPSAccum_i_cry_Z[21]),
	.S(PPSAccum_i_s[21]),
	.Y(PPSAccum_i_cry_Y[21]),
	.B(PPSCounter[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[20])
);
defparam \PPSAccum_i_cry[21] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[22]  (
	.FCO(PPSAccum_i_cry_Z[22]),
	.S(PPSAccum_i_s[22]),
	.Y(PPSAccum_i_cry_Y[22]),
	.B(PPSCounter[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[21])
);
defparam \PPSAccum_i_cry[22] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[23]  (
	.FCO(PPSAccum_i_cry_Z[23]),
	.S(PPSAccum_i_s[23]),
	.Y(PPSAccum_i_cry_Y[23]),
	.B(PPSCounter[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[22])
);
defparam \PPSAccum_i_cry[23] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[24]  (
	.FCO(PPSAccum_i_cry_Z[24]),
	.S(PPSAccum_i_s[24]),
	.Y(PPSAccum_i_cry_Y[24]),
	.B(PPSCounter[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[23])
);
defparam \PPSAccum_i_cry[24] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[25]  (
	.FCO(PPSAccum_i_cry_Z[25]),
	.S(PPSAccum_i_s[25]),
	.Y(PPSAccum_i_cry_Y[25]),
	.B(PPSCounter[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[24])
);
defparam \PPSAccum_i_cry[25] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[26]  (
	.FCO(PPSAccum_i_cry_Z[26]),
	.S(PPSAccum_i_s[26]),
	.Y(PPSAccum_i_cry_Y[26]),
	.B(PPSCounter[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[25])
);
defparam \PPSAccum_i_cry[26] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[27]  (
	.FCO(PPSAccum_i_cry_Z[27]),
	.S(PPSAccum_i_s[27]),
	.Y(PPSAccum_i_cry_Y[27]),
	.B(PPSCounter[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[26])
);
defparam \PPSAccum_i_cry[27] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[28]  (
	.FCO(PPSAccum_i_cry_Z[28]),
	.S(PPSAccum_i_s[28]),
	.Y(PPSAccum_i_cry_Y[28]),
	.B(PPSCounter[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[27])
);
defparam \PPSAccum_i_cry[28] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[29]  (
	.FCO(PPSAccum_i_cry_Z[29]),
	.S(PPSAccum_i_s[29]),
	.Y(PPSAccum_i_cry_Y[29]),
	.B(PPSCounter[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[28])
);
defparam \PPSAccum_i_cry[29] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_s[31]  (
	.FCO(PPSAccum_i_s_FCO[31]),
	.S(PPSAccum_i_s_Z[31]),
	.Y(PPSAccum_i_s_Y[31]),
	.B(PPSCounter[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[30])
);
defparam \PPSAccum_i_s[31] .INIT=20'h4AA00;
// @32:54
  ARI1 \PPSAccum_i_cry[30]  (
	.FCO(PPSAccum_i_cry_Z[30]),
	.S(PPSAccum_i_s[30]),
	.Y(PPSAccum_i_cry_Y[30]),
	.B(PPSCounter[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[29])
);
defparam \PPSAccum_i_cry[30] .INIT=20'h4AA00;
// @32:89
  CFG3 PPSAccum_i_0_sqmuxa_1 (
	.A(LastPPS_Z),
	.B(PPS_i),
	.C(PPSCountReset),
	.Y(PPSAccum_i_0_sqmuxa_1_Z)
);
defparam PPSAccum_i_0_sqmuxa_1.INIT=8'h04;
// @32:83
  CFG2 \PPSAccum_5[0]  (
	.A(InvalidatePPSCount_Z),
	.B(PPSCounter[0]),
	.Y(PPSAccum_5_Z[0])
);
defparam \PPSAccum_5[0] .INIT=4'h4;
// @32:103
  CFG2 PPSAccum_0_sqmuxa_0 (
	.A(PPS_i),
	.B(LastPPS_Z),
	.Y(PPSAccum_0_sqmuxa_0_Z)
);
defparam PPSAccum_0_sqmuxa_0.INIT=4'h2;
// @32:83
  CFG2 un1_LastPPS (
	.A(PPS_i),
	.B(LastPPS_Z),
	.Y(lastpps4)
);
defparam un1_LastPPS.INIT=4'h6;
// @32:103
  CFG2 PPSAccum_0_sqmuxa (
	.A(PPSAccum_0_sqmuxa_0_Z),
	.B(InvalidatePPSCount_Z),
	.Y(PPSAccum_0_sqmuxa_Z)
);
defparam PPSAccum_0_sqmuxa.INIT=4'h8;
// @32:83
  CFG2 LastPPS_0_sqmuxa (
	.A(lastpps4),
	.B(PPSCountReset),
	.Y(LastPPS_0_sqmuxa_Z)
);
defparam LastPPS_0_sqmuxa.INIT=4'h2;
// @32:54
  CFG2 un1_LastPPS_RNIT67G (
	.A(lastpps4),
	.B(PPSCountReset),
	.Y(un1_ppsreset_i)
);
defparam un1_LastPPS_RNIT67G.INIT=4'h1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PPSCountPorts_work_main_architecture_main_0layer1 */

module SpiMasterPorts_work_main_architecture_main_0layer1 (
  DacReadback_i,
  ClkDacWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0_0,
  SpiRst,
  SpiXferComplete,
  SckXO_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiXO_c,
  N_1664_i_set,
  N_1664_i_i
)
;
output [15:0] DacReadback_i ;
input [15:0] ClkDacWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0_0 ;
input SpiRst ;
output SpiXferComplete ;
output SckXO_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiXO_c ;
input N_1664_i_set ;
output N_1664_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0_0 ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckXO_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiXO_c ;
wire N_1664_i_set ;
wire N_1664_i_i ;
wire [4:0] SpiBitPos_Z;
wire [0:0] SpiBitPos_i_0;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [15:0] DataFromMiso_1ce_Z;
wire [15:0] DataToMosi_i_Z;
wire [8:1] ClkDiv_3_Z;
wire [12:12] DataFromMiso_1ce_0_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_1664_i_Z ;
wire un1_rst_2_rs_0 ;
wire MosiXO_crs ;
wire VCC ;
wire un1_rst_2_i ;
wire Mosi_i_7_i_m3_Z ;
wire GND ;
wire N_53_i_i ;
wire N_1658_i ;
wire N_52_i_i ;
wire N_50_i_i ;
wire N_57_i_i ;
wire XferComplete_ice_0 ;
wire N_54_i_i ;
wire un6_clkdiv_s_1_275_FCO ;
wire un6_clkdiv_s_1_275_S ;
wire un6_clkdiv_s_1_275_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_7_2_wmux_3_FCO ;
wire Mosi_i_3_7_2_wmux_3_S ;
wire N_1096 ;
wire Mosi_i_3_7_2_0_y1 ;
wire Mosi_i_3_7_2_0_y3 ;
wire Mosi_i_3_7_2_co1_0 ;
wire Mosi_i_3_7_2_wmux_2_S ;
wire Mosi_i_3_7_2_y0_0 ;
wire Mosi_i_3_7_2_co0_0 ;
wire Mosi_i_3_7_2_wmux_1_S ;
wire Mosi_i_3_7_2_0_co1 ;
wire Mosi_i_3_7_2_wmux_0_S ;
wire Mosi_i_3_7_2_0_y0 ;
wire Mosi_i_3_7_2_0_co0 ;
wire Mosi_i_3_7_2_0_wmux_S ;
wire Mosi_i_3_14_2_wmux_3_FCO ;
wire Mosi_i_3_14_2_wmux_3_S ;
wire N_1103 ;
wire Mosi_i_3_14_2_0_y1 ;
wire Mosi_i_3_14_2_0_y3 ;
wire Mosi_i_3_14_2_co1_0 ;
wire Mosi_i_3_14_2_wmux_2_S ;
wire Mosi_i_3_14_2_y0_0 ;
wire Mosi_i_3_14_2_co0_0 ;
wire Mosi_i_3_14_2_wmux_1_S ;
wire Mosi_i_3_14_2_0_co1 ;
wire Mosi_i_3_14_2_wmux_0_S ;
wire Mosi_i_3_14_2_0_y0 ;
wire Mosi_i_3_14_2_0_co0 ;
wire Mosi_i_3_14_2_0_wmux_S ;
wire _decfrac7_1 ;
wire _decfrac10_2_Z ;
wire _decfrac8_1 ;
wire _decfrac6_2_Z ;
wire _decfrac0_1_Z ;
wire _decfrac9_2 ;
wire un3_clkdivlto8_4_Z ;
wire un3_clkdivlto8_3_Z ;
wire N_1668 ;
wire un3_clkdivlto8_Z ;
wire N_1680_1 ;
wire N_1677 ;
wire DataFromMiso_1_sqmuxa_i_Z ;
wire N_1685 ;
  CFG1 \SpiBitPos_RNO[0]  (
	.A(SpiBitPos_Z[0]),
	.Y(SpiBitPos_i_0[0])
);
defparam \SpiBitPos_RNO[0] .INIT=2'h1;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIU2NA (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIU2NA.INIT=2'h1;
  CFG1 N_1664_i_i_0 (
	.A(N_1664_i_Z),
	.Y(N_1664_i_i)
);
defparam N_1664_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNISOI41 (
	.A(N_1664_i_set),
	.B(un1_rst_2_rs_0),
	.C(MosiXO_crs),
	.Y(MosiXO_c)
);
defparam Mosi_i_RNISOI41.INIT=8'hF8;
// @41:89
  SLE Mosi_i (
	.Q(MosiXO_crs),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_i_m3_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(N_1664_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[15]  (
	.Q(DacReadback_i[15]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[15]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_53_i_i),
	.EN(N_1658_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_52_i_i),
	.EN(N_1658_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_50_i_i),
	.EN(N_1658_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_i_0[0]),
	.EN(N_1658_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE Sck_i (
	.Q(SckXO_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_57_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_54_i_i),
	.EN(N_1658_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDacWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[10]  (
	.Q(DacReadback_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[9]  (
	.Q(DacReadback_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[9]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[8]  (
	.Q(DacReadback_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[7]  (
	.Q(DacReadback_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[6]  (
	.Q(DacReadback_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[5]  (
	.Q(DacReadback_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[4]  (
	.Q(DacReadback_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[3]  (
	.Q(DacReadback_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[2]  (
	.Q(DacReadback_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[1]  (
	.Q(DacReadback_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[0]  (
	.Q(DacReadback_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[14]  (
	.Q(DacReadback_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[14]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[13]  (
	.Q(DacReadback_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[13]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[12]  (
	.Q(DacReadback_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[12]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[11]  (
	.Q(DacReadback_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:116
  ARI1 un6_clkdiv_s_1_275 (
	.FCO(un6_clkdiv_s_1_275_FCO),
	.S(un6_clkdiv_s_1_275_S),
	.Y(un6_clkdiv_s_1_275_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_275.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_275_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
  ARI1 Mosi_i_3_7_2_wmux_3 (
	.FCO(Mosi_i_3_7_2_wmux_3_FCO),
	.S(Mosi_i_3_7_2_wmux_3_S),
	.Y(N_1096),
	.B(Mosi_i_3_7_2_0_y1),
	.C(N_53_i_i),
	.D(VCC),
	.A(Mosi_i_3_7_2_0_y3),
	.FCI(Mosi_i_3_7_2_co1_0)
);
defparam Mosi_i_3_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_7_2_wmux_2 (
	.FCO(Mosi_i_3_7_2_co1_0),
	.S(Mosi_i_3_7_2_wmux_2_S),
	.Y(Mosi_i_3_7_2_0_y3),
	.B(N_52_i_i),
	.C(DataToMosi_i_Z[13]),
	.D(DataToMosi_i_Z[15]),
	.A(Mosi_i_3_7_2_y0_0),
	.FCI(Mosi_i_3_7_2_co0_0)
);
defparam Mosi_i_3_7_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_7_2_wmux_1 (
	.FCO(Mosi_i_3_7_2_co0_0),
	.S(Mosi_i_3_7_2_wmux_1_S),
	.Y(Mosi_i_3_7_2_y0_0),
	.B(N_52_i_i),
	.C(DataToMosi_i_Z[9]),
	.D(DataToMosi_i_Z[11]),
	.A(N_50_i_i),
	.FCI(Mosi_i_3_7_2_0_co1)
);
defparam Mosi_i_3_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_7_2_wmux_0 (
	.FCO(Mosi_i_3_7_2_0_co1),
	.S(Mosi_i_3_7_2_wmux_0_S),
	.Y(Mosi_i_3_7_2_0_y1),
	.B(N_52_i_i),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[7]),
	.A(Mosi_i_3_7_2_0_y0),
	.FCI(Mosi_i_3_7_2_0_co0)
);
defparam Mosi_i_3_7_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_7_2_0_wmux (
	.FCO(Mosi_i_3_7_2_0_co0),
	.S(Mosi_i_3_7_2_0_wmux_S),
	.Y(Mosi_i_3_7_2_0_y0),
	.B(N_52_i_i),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[3]),
	.A(N_50_i_i),
	.FCI(VCC)
);
defparam Mosi_i_3_7_2_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_14_2_wmux_3 (
	.FCO(Mosi_i_3_14_2_wmux_3_FCO),
	.S(Mosi_i_3_14_2_wmux_3_S),
	.Y(N_1103),
	.B(Mosi_i_3_14_2_0_y1),
	.C(N_53_i_i),
	.D(VCC),
	.A(Mosi_i_3_14_2_0_y3),
	.FCI(Mosi_i_3_14_2_co1_0)
);
defparam Mosi_i_3_14_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_14_2_wmux_2 (
	.FCO(Mosi_i_3_14_2_co1_0),
	.S(Mosi_i_3_14_2_wmux_2_S),
	.Y(Mosi_i_3_14_2_0_y3),
	.B(N_52_i_i),
	.C(DataToMosi_i_Z[12]),
	.D(DataToMosi_i_Z[14]),
	.A(Mosi_i_3_14_2_y0_0),
	.FCI(Mosi_i_3_14_2_co0_0)
);
defparam Mosi_i_3_14_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_14_2_wmux_1 (
	.FCO(Mosi_i_3_14_2_co0_0),
	.S(Mosi_i_3_14_2_wmux_1_S),
	.Y(Mosi_i_3_14_2_y0_0),
	.B(N_52_i_i),
	.C(DataToMosi_i_Z[8]),
	.D(DataToMosi_i_Z[10]),
	.A(N_50_i_i),
	.FCI(Mosi_i_3_14_2_0_co1)
);
defparam Mosi_i_3_14_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_14_2_wmux_0 (
	.FCO(Mosi_i_3_14_2_0_co1),
	.S(Mosi_i_3_14_2_wmux_0_S),
	.Y(Mosi_i_3_14_2_0_y1),
	.B(N_52_i_i),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[6]),
	.A(Mosi_i_3_14_2_0_y0),
	.FCI(Mosi_i_3_14_2_0_co0)
);
defparam Mosi_i_3_14_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_14_2_0_wmux (
	.FCO(Mosi_i_3_14_2_0_co0),
	.S(Mosi_i_3_14_2_0_wmux_S),
	.Y(Mosi_i_3_14_2_0_y0),
	.B(N_52_i_i),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[2]),
	.A(N_50_i_i),
	.FCI(VCC)
);
defparam Mosi_i_3_14_2_0_wmux.INIT=20'h0FA44;
// @41:89
  CFG2 \DataFromMiso_1ce_0[12]  (
	.A(N_50_i_i),
	.B(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1ce_0_Z[12])
);
defparam \DataFromMiso_1ce_0[12] .INIT=4'h4;
// @41:89
  CFG2 un1_rst_2_0_a2 (
	.A(ClkDacWrite[15]),
	.B(SpiRst),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2_0_a2.INIT=4'hB;
// @41:133
  CFG2 _decfrac5_0_a2_0 (
	.A(N_53_i_i),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac7_1)
);
defparam _decfrac5_0_a2_0.INIT=4'h1;
// @41:133
  CFG2 _decfrac10_2 (
	.A(N_53_i_i),
	.B(N_50_i_i),
	.Y(_decfrac10_2_Z)
);
defparam _decfrac10_2.INIT=4'h8;
// @41:133
  CFG2 _decfrac10_1 (
	.A(N_52_i_i),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac8_1)
);
defparam _decfrac10_1.INIT=4'h4;
// @41:133
  CFG2 _decfrac6_2 (
	.A(N_52_i_i),
	.B(N_50_i_i),
	.Y(_decfrac6_2_Z)
);
defparam _decfrac6_2.INIT=4'h8;
// @41:133
  CFG2 _decfrac0_1 (
	.A(N_53_i_i),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac0_1_Z)
);
defparam _decfrac0_1.INIT=4'h4;
// @41:133
  CFG2 _decfrac13_0_a2_1 (
	.A(N_53_i_i),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac9_2)
);
defparam _decfrac13_0_a2_1.INIT=4'h2;
// @41:114
  CFG4 un3_clkdivlto8_4 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[3]),
	.D(ClkDiv_Z[2]),
	.Y(un3_clkdivlto8_4_Z)
);
defparam un3_clkdivlto8_4.INIT=16'h7FFF;
// @41:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'h7F;
// @41:133
  CFG2 \un12_mosi_i_1.N_50_i_i  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.Y(N_50_i_i)
);
defparam \un12_mosi_i_1.N_50_i_i .INIT=4'h9;
// @47:108
  CFG2 N_1664_i (
	.A(ClkDacWrite[15]),
	.B(SpiRst),
	.Y(N_1664_i_Z)
);
defparam N_1664_i.INIT=4'h8;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[0]),
	.Y(N_1668)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=16'hFFFE;
// @41:133
  CFG3 \un12_mosi_i_1.N_52_i_i  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[0]),
	.Y(N_52_i_i)
);
defparam \un12_mosi_i_1.N_52_i_i .INIT=8'hA9;
// @41:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[0]),
	.B(ClkDiv_Z[1]),
	.C(un3_clkdivlto8_4_Z),
	.D(un3_clkdivlto8_3_Z),
	.Y(un3_clkdivlto8_Z)
);
defparam un3_clkdivlto8.INIT=16'hFFF1;
// @41:133
  CFG4 \un12_mosi_i_1.N_53_i_i  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[0]),
	.Y(N_53_i_i)
);
defparam \un12_mosi_i_1.N_53_i_i .INIT=16'hAAA9;
// @41:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[3]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_3_S),
	.Y(ClkDiv_3_Z[3])
);
defparam \ClkDiv_3[3] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[1]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_1_S),
	.Y(ClkDiv_3_Z[1])
);
defparam \ClkDiv_3[1] .INIT=4'h8;
// @41:89
  CFG2 \un12_mosi_i_1.N_54_i_i  (
	.A(N_1668),
	.B(SpiBitPos_Z[4]),
	.Y(N_54_i_i)
);
defparam \un12_mosi_i_1.N_54_i_i .INIT=4'h9;
// @41:114
  CFG4 Mosi_i_7_i_m3_1_0 (
	.A(un3_clkdivlto8_Z),
	.B(SpiBitPos_Z[0]),
	.C(N_1096),
	.D(N_1103),
	.Y(N_1680_1)
);
defparam Mosi_i_7_i_m3_1_0.INIT=16'h5410;
// @41:89
  CFG4 XferComplete_ice (
	.A(N_1668),
	.B(un3_clkdivlto8_Z),
	.C(SpiBitPos_Z[4]),
	.D(SckXO_c),
	.Y(XferComplete_ice_0)
);
defparam XferComplete_ice.INIT=16'h0100;
// @41:126
  CFG4 SpiBitPos_1_sqmuxa_i_o2 (
	.A(SpiXferComplete),
	.B(SpiBitPos_Z[4]),
	.C(un3_clkdivlto8_Z),
	.D(N_1668),
	.Y(N_1677)
);
defparam SpiBitPos_1_sqmuxa_i_o2.INIT=16'hFAFB;
// @41:126
  CFG3 DataFromMiso_1_sqmuxa_i (
	.A(SckXO_c),
	.B(un3_clkdivlto8_Z),
	.C(SpiXferComplete),
	.Y(DataFromMiso_1_sqmuxa_i_Z)
);
defparam DataFromMiso_1_sqmuxa_i.INIT=8'hFE;
// @41:114
  CFG3 Mosi_i_7_i_m3 (
	.A(ClkDacWrite[15]),
	.B(un3_clkdivlto8_Z),
	.C(N_1680_1),
	.Y(Mosi_i_7_i_m3_Z)
);
defparam Mosi_i_7_i_m3.INIT=8'hF8;
// @41:89
  CFG3 \DataFromMiso_1ce[15]  (
	.A(_decfrac6_2_Z),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(_decfrac9_2),
	.Y(DataFromMiso_1ce_Z[15])
);
defparam \DataFromMiso_1ce[15] .INIT=8'h20;
// @41:89
  CFG3 \DataFromMiso_1ce[10]  (
	.A(_decfrac8_1),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(_decfrac10_2_Z),
	.Y(DataFromMiso_1ce_Z[10])
);
defparam \DataFromMiso_1ce[10] .INIT=8'h20;
// @41:89
  CFG4 \DataFromMiso_1ce[9]  (
	.A(_decfrac9_2),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[9])
);
defparam \DataFromMiso_1ce[9] .INIT=16'h0002;
// @41:89
  CFG4 \DataFromMiso_1ce[8]  (
	.A(_decfrac8_1),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_53_i_i),
	.Y(DataFromMiso_1ce_Z[8])
);
defparam \DataFromMiso_1ce[8] .INIT=16'h0200;
// @41:89
  CFG3 \DataFromMiso_1ce[7]  (
	.A(_decfrac6_2_Z),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(_decfrac7_1),
	.Y(DataFromMiso_1ce_Z[7])
);
defparam \DataFromMiso_1ce[7] .INIT=8'h20;
// @41:89
  CFG3 \DataFromMiso_1ce[6]  (
	.A(_decfrac0_1_Z),
	.B(_decfrac6_2_Z),
	.C(DataFromMiso_1_sqmuxa_i_Z),
	.Y(DataFromMiso_1ce_Z[6])
);
defparam \DataFromMiso_1ce[6] .INIT=8'h08;
// @41:89
  CFG4 \DataFromMiso_1ce[5]  (
	.A(_decfrac7_1),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[5])
);
defparam \DataFromMiso_1ce[5] .INIT=16'h0200;
// @41:89
  CFG4 \DataFromMiso_1ce[4]  (
	.A(_decfrac0_1_Z),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[4])
);
defparam \DataFromMiso_1ce[4] .INIT=16'h0200;
// @41:89
  CFG4 \DataFromMiso_1ce[3]  (
	.A(_decfrac7_1),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[3])
);
defparam \DataFromMiso_1ce[3] .INIT=16'h0020;
// @41:89
  CFG4 \DataFromMiso_1ce[2]  (
	.A(_decfrac0_1_Z),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[2])
);
defparam \DataFromMiso_1ce[2] .INIT=16'h0020;
// @41:89
  CFG4 \DataFromMiso_1ce[1]  (
	.A(_decfrac7_1),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[1])
);
defparam \DataFromMiso_1ce[1] .INIT=16'h0002;
// @41:89
  CFG4 \DataFromMiso_1ce[0]  (
	.A(_decfrac0_1_Z),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[0])
);
defparam \DataFromMiso_1ce[0] .INIT=16'h0002;
// @41:89
  CFG4 \DataFromMiso_1ce[14]  (
	.A(SpiBitPos_Z[0]),
	.B(N_53_i_i),
	.C(_decfrac6_2_Z),
	.D(DataFromMiso_1_sqmuxa_i_Z),
	.Y(DataFromMiso_1ce_Z[14])
);
defparam \DataFromMiso_1ce[14] .INIT=16'h0080;
// @41:89
  CFG4 \DataFromMiso_1ce[13]  (
	.A(_decfrac9_2),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_50_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[13])
);
defparam \DataFromMiso_1ce[13] .INIT=16'h0200;
// @41:89
  CFG4 \DataFromMiso_1ce[12]  (
	.A(DataFromMiso_1ce_0_Z[12]),
	.B(DataFromMiso_1_sqmuxa_i_Z),
	.C(N_53_i_i),
	.D(N_52_i_i),
	.Y(DataFromMiso_1ce_Z[12])
);
defparam \DataFromMiso_1ce[12] .INIT=16'h2000;
// @41:89
  CFG4 \DataFromMiso_1ce[11]  (
	.A(SpiBitPos_Z[0]),
	.B(N_52_i_i),
	.C(_decfrac10_2_Z),
	.D(DataFromMiso_1_sqmuxa_i_Z),
	.Y(DataFromMiso_1ce_Z[11])
);
defparam \DataFromMiso_1ce[11] .INIT=16'h0010;
// @30:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_i_a2[0]  (
	.A(N_1677),
	.B(SckXO_c),
	.Y(N_1685)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2[0] .INIT=4'h4;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(SpiBitPos_Z[4]),
	.B(N_1668),
	.C(un3_clkdivlto8_Z),
	.D(N_1685),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hFF20;
// @41:89
  CFG2 SpiBitPos_1_sqmuxa_i_o2_RNI49V7 (
	.A(N_1677),
	.B(SckXO_c),
	.Y(N_1658_i)
);
defparam SpiBitPos_1_sqmuxa_i_o2_RNI49V7.INIT=4'h1;
// @41:89
  CFG2 Sck_i_RNO (
	.A(N_1677),
	.B(SckXO_c),
	.Y(N_57_i_i)
);
defparam Sck_i_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_main_architecture_main_0layer1 */

module SpiDacPorts_102000000_16 (
  un1_Mosi_i_0_sqmuxa_1_i_0_0,
  ClkDacWrite,
  ClkDacReadback,
  N_1664_i_i,
  N_1664_i_set,
  MosiXO_c,
  SckXO_c,
  SpiRst_1z,
  WriteClkDac,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0_0 ;
input [15:0] ClkDacWrite ;
output [15:0] ClkDacReadback ;
output N_1664_i_i ;
input N_1664_i_set ;
output MosiXO_c ;
output SckXO_c ;
output SpiRst_1z ;
input WriteClkDac ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0_0 ;
wire N_1664_i_i ;
wire N_1664_i_set ;
wire MosiXO_c ;
wire SckXO_c ;
wire SpiRst_1z ;
wire WriteClkDac ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i_0_Z;
wire [15:0] DacReadback_i;
wire SpiRst_rep_Z ;
wire GND ;
wire N_47_i_i ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastWriteDac_Z ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire N_1660_i ;
wire N_1659_i ;
wire N_2 ;
// @47:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_47_i_i),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNI5HQ1 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNI5HQ1_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNI5HQ1_0.INIT=2'h1;
// @47:134
  SLE LastWriteDac (
	.Q(LastWriteDac_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteClkDac),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferComplete),
	.EN(N_1660_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_47_i_i),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[8]  (
	.Q(ClkDacReadback[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[8]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[7]  (
	.Q(ClkDacReadback[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[7]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[6]  (
	.Q(ClkDacReadback[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[6]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[5]  (
	.Q(ClkDacReadback[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[5]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[4]  (
	.Q(ClkDacReadback[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[4]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[3]  (
	.Q(ClkDacReadback[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[3]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[2]  (
	.Q(ClkDacReadback[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[2]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[1]  (
	.Q(ClkDacReadback[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[1]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[0]  (
	.Q(ClkDacReadback[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[0]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[15]  (
	.Q(ClkDacReadback[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[15]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[14]  (
	.Q(ClkDacReadback[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[14]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[13]  (
	.Q(ClkDacReadback[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[13]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[12]  (
	.Q(ClkDacReadback[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[12]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[11]  (
	.Q(ClkDacReadback[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[11]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[10]  (
	.Q(ClkDacReadback[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[10]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  SLE \DacReadback[9]  (
	.Q(ClkDacReadback[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacReadback_i[9]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:134
  CFG2 LastWriteDac_RNIF5SF (
	.A(WriteClkDac),
	.B(LastWriteDac_Z),
	.Y(N_47_i_i)
);
defparam LastWriteDac_RNIF5SF.INIT=4'h9;
// @41:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastWriteDac_Z),
	.B(LastSpiXferComplete_Z),
	.C(SpiXferComplete),
	.D(WriteClkDac),
	.Y(un1_spirst2_i_0_Z[0])
);
defparam \un1_spirst2_i_0[0] .INIT=16'h7510;
// @47:134
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac_Z),
	.B(LastSpiXferComplete_Z),
	.C(SpiXferComplete),
	.D(WriteClkDac),
	.Y(N_1660_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h2814;
// @47:134
  CFG4 LastSpiXferComplete_RNI1PIO (
	.A(LastWriteDac_Z),
	.B(LastSpiXferComplete_Z),
	.C(SpiXferComplete),
	.D(WriteClkDac),
	.Y(N_1659_i)
);
defparam LastSpiXferComplete_RNI1PIO.INIT=16'h2010;
// @47:108
  SpiMasterPorts_work_main_architecture_main_0layer1 Spi (
	.DacReadback_i(DacReadback_i[15:0]),
	.ClkDacWrite(ClkDacWrite[15:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0_0(un1_Mosi_i_0_sqmuxa_1_i_0_0),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckXO_c(SckXO_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiXO_c(MosiXO_c),
	.N_1664_i_set(N_1664_i_set),
	.N_1664_i_i(N_1664_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_102000000_16 */

module OneShotPorts_work_main_architecture_main_1layer1_3 (
  ShootThruIxnaeAPlus,
  FCCC_C0_0_GL0,
  MotorAPlus_arst
)
;
output ShootThruIxnaeAPlus ;
input FCCC_C0_0_GL0 ;
input MotorAPlus_arst ;
wire ShootThruIxnaeAPlus ;
wire FCCC_C0_0_GL0 ;
wire MotorAPlus_arst ;
wire [16:0] ClkDiv_Z;
wire [15:0] ClkDiv_s;
wire [16:16] ClkDiv_s_Z;
wire [15:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y_0;
wire [15:9] ClkDiv_cry_Y;
wire [16:16] ClkDiv_s_FCO;
wire [16:16] ClkDiv_s_Y;
wire VCC ;
wire ClkDive ;
wire GND ;
wire ClkDive_i ;
wire ClkDiv_s_238_FCO ;
wire ClkDiv_s_238_S ;
wire ClkDiv_s_238_Y ;
wire un2_clkdivlto14_1_Z ;
wire un2_clkdivlt14 ;
wire un2_clkdivlt4 ;
wire un2_clkdivlt8 ;
wire un2_clkdivlt11 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:58
  SLE \ClkDiv[16]  (
	.Q(ClkDiv_Z[16]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[16]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[15]  (
	.Q(ClkDiv_Z[15]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[15]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[14]  (
	.Q(ClkDiv_Z[14]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[14]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[13]  (
	.Q(ClkDiv_Z[13]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[13]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[12]  (
	.Q(ClkDiv_Z[12]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[12]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[11]  (
	.Q(ClkDiv_Z[11]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[11]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[10]  (
	.Q(ClkDiv_Z[10]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[10]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE shot_i (
	.Q(ShootThruIxnaeAPlus),
	.ADn(VCC),
	.ALn(MotorAPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  ARI1 ClkDiv_s_238 (
	.FCO(ClkDiv_s_238_FCO),
	.S(ClkDiv_s_238_S),
	.Y(ClkDiv_s_238_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_238.INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_238_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y_0[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[9]  (
	.FCO(ClkDiv_cry_Z[9]),
	.S(ClkDiv_s[9]),
	.Y(ClkDiv_cry_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_cry[9] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[10]  (
	.FCO(ClkDiv_cry_Z[10]),
	.S(ClkDiv_s[10]),
	.Y(ClkDiv_cry_Y[10]),
	.B(ClkDiv_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[9])
);
defparam \ClkDiv_cry[10] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[11]  (
	.FCO(ClkDiv_cry_Z[11]),
	.S(ClkDiv_s[11]),
	.Y(ClkDiv_cry_Y[11]),
	.B(ClkDiv_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[10])
);
defparam \ClkDiv_cry[11] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[12]  (
	.FCO(ClkDiv_cry_Z[12]),
	.S(ClkDiv_s[12]),
	.Y(ClkDiv_cry_Y[12]),
	.B(ClkDiv_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[11])
);
defparam \ClkDiv_cry[12] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[13]  (
	.FCO(ClkDiv_cry_Z[13]),
	.S(ClkDiv_s[13]),
	.Y(ClkDiv_cry_Y[13]),
	.B(ClkDiv_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[12])
);
defparam \ClkDiv_cry[13] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[14]  (
	.FCO(ClkDiv_cry_Z[14]),
	.S(ClkDiv_s[14]),
	.Y(ClkDiv_cry_Y[14]),
	.B(ClkDiv_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[13])
);
defparam \ClkDiv_cry[14] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_s[16]  (
	.FCO(ClkDiv_s_FCO[16]),
	.S(ClkDiv_s_Z[16]),
	.Y(ClkDiv_s_Y[16]),
	.B(ClkDiv_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[15])
);
defparam \ClkDiv_s[16] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[15]  (
	.FCO(ClkDiv_cry_Z[15]),
	.S(ClkDiv_s[15]),
	.Y(ClkDiv_cry_Y[15]),
	.B(ClkDiv_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[14])
);
defparam \ClkDiv_cry[15] .INIT=20'h4AA00;
// @40:68
  CFG4 un2_clkdivlto16_i (
	.A(ClkDiv_Z[16]),
	.B(ClkDiv_Z[15]),
	.C(un2_clkdivlto14_1_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive_i)
);
defparam un2_clkdivlto16_i.INIT=16'h0888;
// @40:68
  CFG3 un2_clkdivlto14_1 (
	.A(ClkDiv_Z[14]),
	.B(ClkDiv_Z[13]),
	.C(ClkDiv_Z[12]),
	.Y(un2_clkdivlto14_1_Z)
);
defparam un2_clkdivlto14_1.INIT=8'h01;
// @40:68
  CFG4 un2_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un2_clkdivlt4)
);
defparam un2_clkdivlto3.INIT=16'h7FFF;
// @40:68
  CFG4 un2_clkdivlto6 (
	.A(ClkDiv_Z[4]),
	.B(un2_clkdivlt4),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un2_clkdivlt8)
);
defparam un2_clkdivlto6.INIT=16'h4FFF;
// @40:68
  CFG3 un2_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(un2_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un2_clkdivlt11)
);
defparam un2_clkdivlto8.INIT=8'h04;
// @40:68
  CFG4 un2_clkdivlto11 (
	.A(ClkDiv_Z[9]),
	.B(un2_clkdivlt11),
	.C(ClkDiv_Z[11]),
	.D(ClkDiv_Z[10]),
	.Y(un2_clkdivlt14)
);
defparam un2_clkdivlto11.INIT=16'hDFFF;
// @40:68
  CFG4 un2_clkdivlto16 (
	.A(ClkDiv_Z[16]),
	.B(ClkDiv_Z[15]),
	.C(un2_clkdivlto14_1_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive)
);
defparam un2_clkdivlto16.INIT=16'hF777;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_1layer1_3 */

module OneShotPorts_work_main_architecture_main_1layer1_2 (
  ShootThruIxnaeAMinus,
  FCCC_C0_0_GL0,
  MotorAMinus_arst
)
;
output ShootThruIxnaeAMinus ;
input FCCC_C0_0_GL0 ;
input MotorAMinus_arst ;
wire ShootThruIxnaeAMinus ;
wire FCCC_C0_0_GL0 ;
wire MotorAMinus_arst ;
wire [16:0] ClkDiv_Z;
wire [15:0] ClkDiv_s;
wire [16:16] ClkDiv_s_Z;
wire [15:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y_1;
wire [15:9] ClkDiv_cry_Y_0;
wire [16:16] ClkDiv_s_FCO_0;
wire [16:16] ClkDiv_s_Y_0;
wire VCC ;
wire ClkDive ;
wire GND ;
wire ClkDive_i ;
wire ClkDiv_s_239_FCO ;
wire ClkDiv_s_239_S ;
wire ClkDiv_s_239_Y ;
wire un2_clkdivlto14_1_Z ;
wire un2_clkdivlt14 ;
wire un2_clkdivlt4 ;
wire un2_clkdivlt8 ;
wire un2_clkdivlt11 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:58
  SLE \ClkDiv[16]  (
	.Q(ClkDiv_Z[16]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[16]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[15]  (
	.Q(ClkDiv_Z[15]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[15]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[14]  (
	.Q(ClkDiv_Z[14]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[14]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[13]  (
	.Q(ClkDiv_Z[13]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[13]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[12]  (
	.Q(ClkDiv_Z[12]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[12]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[11]  (
	.Q(ClkDiv_Z[11]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[11]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[10]  (
	.Q(ClkDiv_Z[10]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[10]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE shot_i (
	.Q(ShootThruIxnaeAMinus),
	.ADn(VCC),
	.ALn(MotorAMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  ARI1 ClkDiv_s_239 (
	.FCO(ClkDiv_s_239_FCO),
	.S(ClkDiv_s_239_S),
	.Y(ClkDiv_s_239_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_239.INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_239_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y_1[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[9]  (
	.FCO(ClkDiv_cry_Z[9]),
	.S(ClkDiv_s[9]),
	.Y(ClkDiv_cry_Y_0[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_cry[9] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[10]  (
	.FCO(ClkDiv_cry_Z[10]),
	.S(ClkDiv_s[10]),
	.Y(ClkDiv_cry_Y_0[10]),
	.B(ClkDiv_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[9])
);
defparam \ClkDiv_cry[10] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[11]  (
	.FCO(ClkDiv_cry_Z[11]),
	.S(ClkDiv_s[11]),
	.Y(ClkDiv_cry_Y_0[11]),
	.B(ClkDiv_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[10])
);
defparam \ClkDiv_cry[11] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[12]  (
	.FCO(ClkDiv_cry_Z[12]),
	.S(ClkDiv_s[12]),
	.Y(ClkDiv_cry_Y_0[12]),
	.B(ClkDiv_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[11])
);
defparam \ClkDiv_cry[12] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[13]  (
	.FCO(ClkDiv_cry_Z[13]),
	.S(ClkDiv_s[13]),
	.Y(ClkDiv_cry_Y_0[13]),
	.B(ClkDiv_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[12])
);
defparam \ClkDiv_cry[13] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[14]  (
	.FCO(ClkDiv_cry_Z[14]),
	.S(ClkDiv_s[14]),
	.Y(ClkDiv_cry_Y_0[14]),
	.B(ClkDiv_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[13])
);
defparam \ClkDiv_cry[14] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_s[16]  (
	.FCO(ClkDiv_s_FCO_0[16]),
	.S(ClkDiv_s_Z[16]),
	.Y(ClkDiv_s_Y_0[16]),
	.B(ClkDiv_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[15])
);
defparam \ClkDiv_s[16] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[15]  (
	.FCO(ClkDiv_cry_Z[15]),
	.S(ClkDiv_s[15]),
	.Y(ClkDiv_cry_Y_0[15]),
	.B(ClkDiv_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[14])
);
defparam \ClkDiv_cry[15] .INIT=20'h4AA00;
// @40:68
  CFG4 un2_clkdivlto16_i (
	.A(ClkDiv_Z[16]),
	.B(ClkDiv_Z[15]),
	.C(un2_clkdivlto14_1_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive_i)
);
defparam un2_clkdivlto16_i.INIT=16'h0888;
// @40:68
  CFG3 un2_clkdivlto14_1 (
	.A(ClkDiv_Z[14]),
	.B(ClkDiv_Z[13]),
	.C(ClkDiv_Z[12]),
	.Y(un2_clkdivlto14_1_Z)
);
defparam un2_clkdivlto14_1.INIT=8'h01;
// @40:68
  CFG4 un2_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un2_clkdivlt4)
);
defparam un2_clkdivlto3.INIT=16'h7FFF;
// @40:68
  CFG4 un2_clkdivlto6 (
	.A(ClkDiv_Z[4]),
	.B(un2_clkdivlt4),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un2_clkdivlt8)
);
defparam un2_clkdivlto6.INIT=16'h4FFF;
// @40:68
  CFG3 un2_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(un2_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un2_clkdivlt11)
);
defparam un2_clkdivlto8.INIT=8'h04;
// @40:68
  CFG4 un2_clkdivlto11 (
	.A(ClkDiv_Z[9]),
	.B(un2_clkdivlt11),
	.C(ClkDiv_Z[11]),
	.D(ClkDiv_Z[10]),
	.Y(un2_clkdivlt14)
);
defparam un2_clkdivlto11.INIT=16'hDFFF;
// @40:68
  CFG4 un2_clkdivlto16 (
	.A(ClkDiv_Z[16]),
	.B(ClkDiv_Z[15]),
	.C(un2_clkdivlto14_1_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive)
);
defparam un2_clkdivlto16.INIT=16'hF777;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_1layer1_2 */

module OneShotPorts_work_main_architecture_main_1layer1_1 (
  ShootThruIxnaeBPlus,
  FCCC_C0_0_GL0,
  MotorBPlus_arst
)
;
output ShootThruIxnaeBPlus ;
input FCCC_C0_0_GL0 ;
input MotorBPlus_arst ;
wire ShootThruIxnaeBPlus ;
wire FCCC_C0_0_GL0 ;
wire MotorBPlus_arst ;
wire [16:0] ClkDiv_Z;
wire [15:0] ClkDiv_s;
wire [16:16] ClkDiv_s_Z;
wire [15:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y_2;
wire [15:9] ClkDiv_cry_Y_1;
wire [16:16] ClkDiv_s_FCO_1;
wire [16:16] ClkDiv_s_Y_1;
wire VCC ;
wire ClkDive ;
wire GND ;
wire ClkDive_i ;
wire ClkDiv_s_240_FCO ;
wire ClkDiv_s_240_S ;
wire ClkDiv_s_240_Y ;
wire un2_clkdivlto14_1_Z ;
wire un2_clkdivlt14 ;
wire un2_clkdivlt4 ;
wire un2_clkdivlt8 ;
wire un2_clkdivlt11 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:58
  SLE \ClkDiv[16]  (
	.Q(ClkDiv_Z[16]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[16]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[15]  (
	.Q(ClkDiv_Z[15]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[15]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[14]  (
	.Q(ClkDiv_Z[14]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[14]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[13]  (
	.Q(ClkDiv_Z[13]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[13]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[12]  (
	.Q(ClkDiv_Z[12]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[12]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[11]  (
	.Q(ClkDiv_Z[11]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[11]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[10]  (
	.Q(ClkDiv_Z[10]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[10]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE shot_i (
	.Q(ShootThruIxnaeBPlus),
	.ADn(VCC),
	.ALn(MotorBPlus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  ARI1 ClkDiv_s_240 (
	.FCO(ClkDiv_s_240_FCO),
	.S(ClkDiv_s_240_S),
	.Y(ClkDiv_s_240_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_240.INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_240_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y_2[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[9]  (
	.FCO(ClkDiv_cry_Z[9]),
	.S(ClkDiv_s[9]),
	.Y(ClkDiv_cry_Y_1[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_cry[9] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[10]  (
	.FCO(ClkDiv_cry_Z[10]),
	.S(ClkDiv_s[10]),
	.Y(ClkDiv_cry_Y_1[10]),
	.B(ClkDiv_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[9])
);
defparam \ClkDiv_cry[10] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[11]  (
	.FCO(ClkDiv_cry_Z[11]),
	.S(ClkDiv_s[11]),
	.Y(ClkDiv_cry_Y_1[11]),
	.B(ClkDiv_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[10])
);
defparam \ClkDiv_cry[11] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[12]  (
	.FCO(ClkDiv_cry_Z[12]),
	.S(ClkDiv_s[12]),
	.Y(ClkDiv_cry_Y_1[12]),
	.B(ClkDiv_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[11])
);
defparam \ClkDiv_cry[12] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[13]  (
	.FCO(ClkDiv_cry_Z[13]),
	.S(ClkDiv_s[13]),
	.Y(ClkDiv_cry_Y_1[13]),
	.B(ClkDiv_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[12])
);
defparam \ClkDiv_cry[13] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[14]  (
	.FCO(ClkDiv_cry_Z[14]),
	.S(ClkDiv_s[14]),
	.Y(ClkDiv_cry_Y_1[14]),
	.B(ClkDiv_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[13])
);
defparam \ClkDiv_cry[14] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_s[16]  (
	.FCO(ClkDiv_s_FCO_1[16]),
	.S(ClkDiv_s_Z[16]),
	.Y(ClkDiv_s_Y_1[16]),
	.B(ClkDiv_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[15])
);
defparam \ClkDiv_s[16] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[15]  (
	.FCO(ClkDiv_cry_Z[15]),
	.S(ClkDiv_s[15]),
	.Y(ClkDiv_cry_Y_1[15]),
	.B(ClkDiv_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[14])
);
defparam \ClkDiv_cry[15] .INIT=20'h4AA00;
// @40:68
  CFG4 un2_clkdivlto16_i (
	.A(ClkDiv_Z[16]),
	.B(ClkDiv_Z[15]),
	.C(un2_clkdivlto14_1_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive_i)
);
defparam un2_clkdivlto16_i.INIT=16'h0888;
// @40:68
  CFG3 un2_clkdivlto14_1 (
	.A(ClkDiv_Z[14]),
	.B(ClkDiv_Z[13]),
	.C(ClkDiv_Z[12]),
	.Y(un2_clkdivlto14_1_Z)
);
defparam un2_clkdivlto14_1.INIT=8'h01;
// @40:68
  CFG4 un2_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un2_clkdivlt4)
);
defparam un2_clkdivlto3.INIT=16'h7FFF;
// @40:68
  CFG4 un2_clkdivlto6 (
	.A(ClkDiv_Z[4]),
	.B(un2_clkdivlt4),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un2_clkdivlt8)
);
defparam un2_clkdivlto6.INIT=16'h4FFF;
// @40:68
  CFG3 un2_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(un2_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un2_clkdivlt11)
);
defparam un2_clkdivlto8.INIT=8'h04;
// @40:68
  CFG4 un2_clkdivlto11 (
	.A(ClkDiv_Z[9]),
	.B(un2_clkdivlt11),
	.C(ClkDiv_Z[11]),
	.D(ClkDiv_Z[10]),
	.Y(un2_clkdivlt14)
);
defparam un2_clkdivlto11.INIT=16'hDFFF;
// @40:68
  CFG4 un2_clkdivlto16 (
	.A(ClkDiv_Z[16]),
	.B(ClkDiv_Z[15]),
	.C(un2_clkdivlto14_1_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive)
);
defparam un2_clkdivlto16.INIT=16'hF777;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_1layer1_1 */

module OneShotPorts_work_main_architecture_main_1layer1_0 (
  ShootThruIxnaeBMinus,
  FCCC_C0_0_GL0,
  MotorBMinus_arst
)
;
output ShootThruIxnaeBMinus ;
input FCCC_C0_0_GL0 ;
input MotorBMinus_arst ;
wire ShootThruIxnaeBMinus ;
wire FCCC_C0_0_GL0 ;
wire MotorBMinus_arst ;
wire [16:0] ClkDiv_Z;
wire [15:0] ClkDiv_s;
wire [16:16] ClkDiv_s_Z;
wire [15:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y_3;
wire [15:9] ClkDiv_cry_Y_2;
wire [16:16] ClkDiv_s_FCO_2;
wire [16:16] ClkDiv_s_Y_2;
wire VCC ;
wire ClkDive ;
wire GND ;
wire ClkDive_i ;
wire ClkDiv_s_241_FCO ;
wire ClkDiv_s_241_S ;
wire ClkDiv_s_241_Y ;
wire un2_clkdivlto14_1_Z ;
wire un2_clkdivlt14 ;
wire un2_clkdivlt4 ;
wire un2_clkdivlt8 ;
wire un2_clkdivlt11 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:58
  SLE \ClkDiv[16]  (
	.Q(ClkDiv_Z[16]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[16]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[15]  (
	.Q(ClkDiv_Z[15]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[15]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[14]  (
	.Q(ClkDiv_Z[14]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[14]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[13]  (
	.Q(ClkDiv_Z[13]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[13]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[12]  (
	.Q(ClkDiv_Z[12]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[12]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[11]  (
	.Q(ClkDiv_Z[11]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[11]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[10]  (
	.Q(ClkDiv_Z[10]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[10]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE shot_i (
	.Q(ShootThruIxnaeBMinus),
	.ADn(VCC),
	.ALn(MotorBMinus_arst),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  ARI1 ClkDiv_s_241 (
	.FCO(ClkDiv_s_241_FCO),
	.S(ClkDiv_s_241_S),
	.Y(ClkDiv_s_241_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_241.INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_241_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_3[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y_3[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[9]  (
	.FCO(ClkDiv_cry_Z[9]),
	.S(ClkDiv_s[9]),
	.Y(ClkDiv_cry_Y_2[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_cry[9] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[10]  (
	.FCO(ClkDiv_cry_Z[10]),
	.S(ClkDiv_s[10]),
	.Y(ClkDiv_cry_Y_2[10]),
	.B(ClkDiv_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[9])
);
defparam \ClkDiv_cry[10] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[11]  (
	.FCO(ClkDiv_cry_Z[11]),
	.S(ClkDiv_s[11]),
	.Y(ClkDiv_cry_Y_2[11]),
	.B(ClkDiv_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[10])
);
defparam \ClkDiv_cry[11] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[12]  (
	.FCO(ClkDiv_cry_Z[12]),
	.S(ClkDiv_s[12]),
	.Y(ClkDiv_cry_Y_2[12]),
	.B(ClkDiv_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[11])
);
defparam \ClkDiv_cry[12] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[13]  (
	.FCO(ClkDiv_cry_Z[13]),
	.S(ClkDiv_s[13]),
	.Y(ClkDiv_cry_Y_2[13]),
	.B(ClkDiv_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[12])
);
defparam \ClkDiv_cry[13] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[14]  (
	.FCO(ClkDiv_cry_Z[14]),
	.S(ClkDiv_s[14]),
	.Y(ClkDiv_cry_Y_2[14]),
	.B(ClkDiv_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[13])
);
defparam \ClkDiv_cry[14] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_s[16]  (
	.FCO(ClkDiv_s_FCO_2[16]),
	.S(ClkDiv_s_Z[16]),
	.Y(ClkDiv_s_Y_2[16]),
	.B(ClkDiv_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[15])
);
defparam \ClkDiv_s[16] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[15]  (
	.FCO(ClkDiv_cry_Z[15]),
	.S(ClkDiv_s[15]),
	.Y(ClkDiv_cry_Y_2[15]),
	.B(ClkDiv_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[14])
);
defparam \ClkDiv_cry[15] .INIT=20'h4AA00;
// @40:68
  CFG4 un2_clkdivlto16_i (
	.A(ClkDiv_Z[16]),
	.B(ClkDiv_Z[15]),
	.C(un2_clkdivlto14_1_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive_i)
);
defparam un2_clkdivlto16_i.INIT=16'h0888;
// @40:68
  CFG3 un2_clkdivlto14_1 (
	.A(ClkDiv_Z[14]),
	.B(ClkDiv_Z[13]),
	.C(ClkDiv_Z[12]),
	.Y(un2_clkdivlto14_1_Z)
);
defparam un2_clkdivlto14_1.INIT=8'h01;
// @40:68
  CFG4 un2_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un2_clkdivlt4)
);
defparam un2_clkdivlto3.INIT=16'h7FFF;
// @40:68
  CFG4 un2_clkdivlto6 (
	.A(ClkDiv_Z[4]),
	.B(un2_clkdivlt4),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un2_clkdivlt8)
);
defparam un2_clkdivlto6.INIT=16'h4FFF;
// @40:68
  CFG3 un2_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(un2_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un2_clkdivlt11)
);
defparam un2_clkdivlto8.INIT=8'h04;
// @40:68
  CFG4 un2_clkdivlto11 (
	.A(ClkDiv_Z[9]),
	.B(un2_clkdivlt11),
	.C(ClkDiv_Z[11]),
	.D(ClkDiv_Z[10]),
	.Y(un2_clkdivlt14)
);
defparam un2_clkdivlto11.INIT=16'hDFFF;
// @40:68
  CFG4 un2_clkdivlto16 (
	.A(ClkDiv_Z[16]),
	.B(ClkDiv_Z[15]),
	.C(un2_clkdivlto14_1_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive)
);
defparam un2_clkdivlto16.INIT=16'hF777;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_1layer1_0 */

module OneShotPorts_work_main_architecture_main_2layer1 (
  MotorStepEdge,
  FCCC_C0_0_GL0,
  MotorStopped_i
)
;
output MotorStepEdge ;
input FCCC_C0_0_GL0 ;
input MotorStopped_i ;
wire MotorStepEdge ;
wire FCCC_C0_0_GL0 ;
wire MotorStopped_i ;
wire [19:0] ClkDiv_Z;
wire [18:0] ClkDiv_s;
wire [19:19] ClkDiv_s_Z;
wire [18:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y_4;
wire [15:9] ClkDiv_cry_Y_3;
wire [18:16] ClkDiv_cry_Y;
wire [19:19] ClkDiv_s_FCO;
wire [19:19] ClkDiv_s_Y;
wire VCC ;
wire ClkDive ;
wire GND ;
wire ClkDive_i ;
wire ClkDiv_s_242_FCO ;
wire ClkDiv_s_242_S ;
wire ClkDiv_s_242_Y ;
wire un2_clkdivlto19_3_Z ;
wire un2_clkdivlt14 ;
wire un2_clkdivlto19_0_Z ;
wire un2_clkdivlto11_0_Z ;
wire un2_clkdivlto4_2_Z ;
wire un2_clkdivlto11_3_Z ;
wire un2_clkdivlt6 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:58
  SLE \ClkDiv[19]  (
	.Q(ClkDiv_Z[19]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[19]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[18]  (
	.Q(ClkDiv_Z[18]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[18]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[17]  (
	.Q(ClkDiv_Z[17]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[17]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[16]  (
	.Q(ClkDiv_Z[16]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[16]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[15]  (
	.Q(ClkDiv_Z[15]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[15]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[14]  (
	.Q(ClkDiv_Z[14]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[14]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[13]  (
	.Q(ClkDiv_Z[13]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[13]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[12]  (
	.Q(ClkDiv_Z[12]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[12]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[11]  (
	.Q(ClkDiv_Z[11]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[11]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[10]  (
	.Q(ClkDiv_Z[10]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[10]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  SLE shot_i (
	.Q(MotorStepEdge),
	.ADn(VCC),
	.ALn(MotorStopped_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:58
  ARI1 ClkDiv_s_242 (
	.FCO(ClkDiv_s_242_FCO),
	.S(ClkDiv_s_242_S),
	.Y(ClkDiv_s_242_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_242.INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_4[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_242_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_4[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_4[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_4[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_4[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_4[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_4[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y_4[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[9]  (
	.FCO(ClkDiv_cry_Z[9]),
	.S(ClkDiv_s[9]),
	.Y(ClkDiv_cry_Y_3[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_cry[9] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[10]  (
	.FCO(ClkDiv_cry_Z[10]),
	.S(ClkDiv_s[10]),
	.Y(ClkDiv_cry_Y_3[10]),
	.B(ClkDiv_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[9])
);
defparam \ClkDiv_cry[10] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[11]  (
	.FCO(ClkDiv_cry_Z[11]),
	.S(ClkDiv_s[11]),
	.Y(ClkDiv_cry_Y_3[11]),
	.B(ClkDiv_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[10])
);
defparam \ClkDiv_cry[11] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[12]  (
	.FCO(ClkDiv_cry_Z[12]),
	.S(ClkDiv_s[12]),
	.Y(ClkDiv_cry_Y_3[12]),
	.B(ClkDiv_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[11])
);
defparam \ClkDiv_cry[12] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[13]  (
	.FCO(ClkDiv_cry_Z[13]),
	.S(ClkDiv_s[13]),
	.Y(ClkDiv_cry_Y_3[13]),
	.B(ClkDiv_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[12])
);
defparam \ClkDiv_cry[13] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[14]  (
	.FCO(ClkDiv_cry_Z[14]),
	.S(ClkDiv_s[14]),
	.Y(ClkDiv_cry_Y_3[14]),
	.B(ClkDiv_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[13])
);
defparam \ClkDiv_cry[14] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[15]  (
	.FCO(ClkDiv_cry_Z[15]),
	.S(ClkDiv_s[15]),
	.Y(ClkDiv_cry_Y_3[15]),
	.B(ClkDiv_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[14])
);
defparam \ClkDiv_cry[15] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[16]  (
	.FCO(ClkDiv_cry_Z[16]),
	.S(ClkDiv_s[16]),
	.Y(ClkDiv_cry_Y[16]),
	.B(ClkDiv_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[15])
);
defparam \ClkDiv_cry[16] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[17]  (
	.FCO(ClkDiv_cry_Z[17]),
	.S(ClkDiv_s[17]),
	.Y(ClkDiv_cry_Y[17]),
	.B(ClkDiv_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[16])
);
defparam \ClkDiv_cry[17] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_s[19]  (
	.FCO(ClkDiv_s_FCO[19]),
	.S(ClkDiv_s_Z[19]),
	.Y(ClkDiv_s_Y[19]),
	.B(ClkDiv_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[18])
);
defparam \ClkDiv_s[19] .INIT=20'h4AA00;
// @40:58
  ARI1 \ClkDiv_cry[18]  (
	.FCO(ClkDiv_cry_Z[18]),
	.S(ClkDiv_s[18]),
	.Y(ClkDiv_cry_Y[18]),
	.B(ClkDiv_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[17])
);
defparam \ClkDiv_cry[18] .INIT=20'h4AA00;
// @40:68
  CFG4 un2_clkdivlto19_i (
	.A(ClkDiv_Z[14]),
	.B(ClkDiv_Z[13]),
	.C(un2_clkdivlto19_3_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive_i)
);
defparam un2_clkdivlto19_i.INIT=16'h0E0F;
// @40:68
  CFG2 un2_clkdivlto19_0 (
	.A(ClkDiv_Z[18]),
	.B(ClkDiv_Z[19]),
	.Y(un2_clkdivlto19_0_Z)
);
defparam un2_clkdivlto19_0.INIT=4'h7;
// @40:68
  CFG2 un2_clkdivlto11_0 (
	.A(ClkDiv_Z[10]),
	.B(ClkDiv_Z[11]),
	.Y(un2_clkdivlto11_0_Z)
);
defparam un2_clkdivlto11_0.INIT=4'h1;
// @40:68
  CFG3 un2_clkdivlto4_2 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.Y(un2_clkdivlto4_2_Z)
);
defparam un2_clkdivlto4_2.INIT=8'h7F;
// @40:68
  CFG4 un2_clkdivlto19_3 (
	.A(ClkDiv_Z[15]),
	.B(un2_clkdivlto19_0_Z),
	.C(ClkDiv_Z[17]),
	.D(ClkDiv_Z[16]),
	.Y(un2_clkdivlto19_3_Z)
);
defparam un2_clkdivlto19_3.INIT=16'hDFFF;
// @40:68
  CFG4 un2_clkdivlto11_3 (
	.A(ClkDiv_Z[7]),
	.B(un2_clkdivlto11_0_Z),
	.C(ClkDiv_Z[9]),
	.D(ClkDiv_Z[8]),
	.Y(un2_clkdivlto11_3_Z)
);
defparam un2_clkdivlto11_3.INIT=16'h0004;
// @40:68
  CFG4 un2_clkdivlto5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto4_2_Z),
	.C(ClkDiv_Z[5]),
	.D(ClkDiv_Z[4]),
	.Y(un2_clkdivlt6)
);
defparam un2_clkdivlto5.INIT=16'h0D0F;
// @40:68
  CFG4 un2_clkdivlto12 (
	.A(ClkDiv_Z[12]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto11_3_Z),
	.D(un2_clkdivlt6),
	.Y(un2_clkdivlt14)
);
defparam un2_clkdivlto12.INIT=16'hF575;
// @40:68
  CFG4 un2_clkdivlto19 (
	.A(ClkDiv_Z[14]),
	.B(ClkDiv_Z[13]),
	.C(un2_clkdivlto19_3_Z),
	.D(un2_clkdivlt14),
	.Y(ClkDive)
);
defparam un2_clkdivlto19.INIT=16'hF1F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_2layer1 */

module FourWireStepperMotorPorts (
  Direction,
  ResetSteps_i,
  MotorBPlus_i_1z,
  MotorAPlus_i_1z,
  MotorAMinus_i_1z,
  MotorBMinus_i_1z,
  MotorStepEdge,
  FCCC_C0_0_GL0,
  ResetSteps_i_arst_i
)
;
input Direction ;
input ResetSteps_i ;
output MotorBPlus_i_1z ;
output MotorAPlus_i_1z ;
output MotorAMinus_i_1z ;
output MotorBMinus_i_1z ;
input MotorStepEdge ;
input FCCC_C0_0_GL0 ;
input ResetSteps_i_arst_i ;
wire Direction ;
wire ResetSteps_i ;
wire MotorBPlus_i_1z ;
wire MotorAPlus_i_1z ;
wire MotorAMinus_i_1z ;
wire MotorBMinus_i_1z ;
wire MotorStepEdge ;
wire FCCC_C0_0_GL0 ;
wire ResetSteps_i_arst_i ;
wire [1:0] State_Z;
wire [1:1] State_i;
wire MotorBPlus_i_1_Z ;
wire LastStep_Z ;
wire VCC ;
wire GND ;
wire MotorBMinus_i_2_Z ;
wire N_1880 ;
wire N_127_i_i ;
wire N_125_i_i ;
wire N_1857 ;
  CFG1 MotorAPlus_i_RNO (
	.A(State_Z[1]),
	.Y(State_i[1])
);
defparam MotorAPlus_i_RNO.INIT=2'h1;
// @39:72
  CFG2 MotorBPlus_i_1 (
	.A(State_Z[1]),
	.B(State_Z[0]),
	.Y(MotorBPlus_i_1_Z)
);
defparam MotorBPlus_i_1.INIT=4'h9;
// @39:72
  SLE LastStep (
	.Q(LastStep_Z),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorStepEdge),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:72
  SLE MotorBMinus_i (
	.Q(MotorBMinus_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorBMinus_i_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:72
  SLE MotorAMinus_i (
	.Q(MotorAMinus_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(State_Z[1]),
	.EN(N_1880),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:72
  SLE MotorAPlus_i (
	.Q(MotorAPlus_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(State_i[1]),
	.EN(N_1880),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:72
  SLE MotorBPlus_i (
	.Q(MotorBPlus_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorBPlus_i_1_Z),
	.EN(N_1880),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:72
  SLE \State[1]  (
	.Q(State_Z[1]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_127_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:72
  SLE \State[0]  (
	.Q(State_Z[0]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_125_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:72
  CFG2 un1_step_4_0_a3_i_o3 (
	.A(MotorStepEdge),
	.B(LastStep_Z),
	.Y(N_1857)
);
defparam un1_step_4_0_a3_i_o3.INIT=4'hD;
// @39:72
  CFG2 un1_step_4_0_a3_i_o2 (
	.A(N_1857),
	.B(ResetSteps_i),
	.Y(N_1880)
);
defparam un1_step_4_0_a3_i_o2.INIT=4'h1;
// @39:72
  CFG2 \State_RNO[0]  (
	.A(N_1857),
	.B(State_Z[0]),
	.Y(N_125_i_i)
);
defparam \State_RNO[0] .INIT=4'h9;
// @39:72
  CFG4 \State_RNO[1]  (
	.A(State_Z[1]),
	.B(N_1857),
	.C(Direction),
	.D(State_Z[0]),
	.Y(N_127_i_i)
);
defparam \State_RNO[1] .INIT=16'hA99A;
// @39:72
  CFG4 MotorBMinus_i_2 (
	.A(State_Z[1]),
	.B(N_1880),
	.C(MotorBMinus_i_1z),
	.D(State_Z[0]),
	.Y(MotorBMinus_i_2_Z)
);
defparam MotorBMinus_i_2.INIT=16'h74B8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FourWireStepperMotorPorts */

module \FourWireStepperMotorDriverPorts_102000000_0.010000  (
  MotorSeekStep,
  MotorCurrentStep,
  ResetSteps_i,
  MotorStepEdge,
  FCCC_C0_0_GL0,
  ResetSteps_i_arst_i,
  MotorBPlus_1z,
  MotorBPlus_arst,
  MotorAPlus_1z,
  MotorAPlus_arst,
  MotorAMinus_1z,
  MotorAMinus_arst,
  MotorBMinus_1z,
  MotorBMinus_arst
)
;
input [15:0] MotorSeekStep ;
output [15:0] MotorCurrentStep ;
input ResetSteps_i ;
output MotorStepEdge ;
input FCCC_C0_0_GL0 ;
input ResetSteps_i_arst_i ;
output MotorBPlus_1z ;
output MotorBPlus_arst ;
output MotorAPlus_1z ;
output MotorAPlus_arst ;
output MotorAMinus_1z ;
output MotorAMinus_arst ;
output MotorBMinus_1z ;
output MotorBMinus_arst ;
wire ResetSteps_i ;
wire MotorStepEdge ;
wire FCCC_C0_0_GL0 ;
wire ResetSteps_i_arst_i ;
wire MotorBPlus_1z ;
wire MotorBPlus_arst ;
wire MotorAPlus_1z ;
wire MotorAPlus_arst ;
wire MotorAMinus_1z ;
wire MotorAMinus_arst ;
wire MotorBMinus_1z ;
wire MotorBMinus_arst ;
wire [15:15] CurrentStep_i_s_Z;
wire [14:0] CurrentStep_i_s;
wire [7:0] un1_seekstep_0_data_tmp;
wire [14:0] CurrentStep_i_cry_Z;
wire [14:0] CurrentStep_i_cry_Y;
wire [15:15] CurrentStep_i_s_FCO;
wire [15:15] CurrentStep_i_s_Y;
wire MotorStopped_Z ;
wire MotorStopped_0 ;
wire MotorStopped_i ;
wire VCC ;
wire N_934_i ;
wire GND ;
wire CurrentStep_i_0_sqmuxa_i ;
wire InTransit_Z ;
wire Direction_Z ;
wire direction2 ;
wire direction2_cry_0_Z ;
wire direction2_cry_0_S ;
wire direction2_cry_0_Y ;
wire direction2_cry_1_Z ;
wire direction2_cry_1_S ;
wire direction2_cry_1_Y ;
wire direction2_cry_2_Z ;
wire direction2_cry_2_S ;
wire direction2_cry_2_Y ;
wire direction2_cry_3_Z ;
wire direction2_cry_3_S ;
wire direction2_cry_3_Y ;
wire direction2_cry_4_Z ;
wire direction2_cry_4_S ;
wire direction2_cry_4_Y ;
wire direction2_cry_5_Z ;
wire direction2_cry_5_S ;
wire direction2_cry_5_Y ;
wire direction2_cry_6_Z ;
wire direction2_cry_6_S ;
wire direction2_cry_6_Y ;
wire direction2_cry_7_Z ;
wire direction2_cry_7_S ;
wire direction2_cry_7_Y ;
wire direction2_cry_8_Z ;
wire direction2_cry_8_S ;
wire direction2_cry_8_Y ;
wire direction2_cry_9_Z ;
wire direction2_cry_9_S ;
wire direction2_cry_9_Y ;
wire direction2_cry_10_Z ;
wire direction2_cry_10_S ;
wire direction2_cry_10_Y ;
wire direction2_cry_11_Z ;
wire direction2_cry_11_S ;
wire direction2_cry_11_Y ;
wire direction2_cry_12_Z ;
wire direction2_cry_12_S ;
wire direction2_cry_12_Y ;
wire direction2_cry_13_Z ;
wire direction2_cry_13_S ;
wire direction2_cry_13_Y ;
wire direction2_cry_14_Z ;
wire direction2_cry_14_S ;
wire direction2_cry_14_Y ;
wire direction2_cry_15_S ;
wire direction2_cry_15_Y ;
wire un1_seekstep_0_I_1_S ;
wire un1_seekstep_0_I_1_Y ;
wire un1_seekstep_0_I_9_S ;
wire un1_seekstep_0_I_9_Y ;
wire un1_seekstep_0_I_15_S ;
wire un1_seekstep_0_I_15_Y ;
wire un1_seekstep_0_I_27_S ;
wire un1_seekstep_0_I_27_Y ;
wire un1_seekstep_0_I_45_S ;
wire un1_seekstep_0_I_45_Y ;
wire un1_seekstep_0_I_33_S ;
wire un1_seekstep_0_I_33_Y ;
wire un1_seekstep_0_I_39_S ;
wire un1_seekstep_0_I_39_Y ;
wire un1_seekstep_0_I_21_S ;
wire un1_seekstep_0_I_21_Y ;
wire CurrentStep_i_s_243_FCO ;
wire CurrentStep_i_s_243_S ;
wire CurrentStep_i_s_243_Y ;
wire MotorBPlus_i ;
wire MotorBMinus_i ;
wire MotorAPlus_i ;
wire MotorAMinus_i ;
  CLKINT MotorBMinus_RNI3LTC (
	.Y(MotorBMinus_arst),
	.A(MotorBMinus_1z)
);
  CLKINT MotorAMinus_RNI2GJ2 (
	.Y(MotorAMinus_arst),
	.A(MotorAMinus_1z)
);
  CLKINT MotorAPlus_RNIQJ2 (
	.Y(MotorAPlus_arst),
	.A(MotorAPlus_1z)
);
  CLKINT MotorBPlus_RNIRN84 (
	.Y(MotorBPlus_arst),
	.A(MotorBPlus_1z)
);
  CLKINT MotorStopped_RNIKB64 (
	.Y(MotorStopped_Z),
	.A(MotorStopped_0)
);
  CFG1 MotorStopped_RNIKB64_0 (
	.A(MotorStopped_Z),
	.Y(MotorStopped_i)
);
defparam MotorStopped_RNIKB64_0.INIT=2'h1;
// @46:149
  SLE \CurrentStep_i[15]  (
	.Q(MotorCurrentStep[15]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s_Z[15]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[14]  (
	.Q(MotorCurrentStep[14]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[14]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[13]  (
	.Q(MotorCurrentStep[13]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[13]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[12]  (
	.Q(MotorCurrentStep[12]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[12]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[11]  (
	.Q(MotorCurrentStep[11]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[11]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[10]  (
	.Q(MotorCurrentStep[10]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[10]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[9]  (
	.Q(MotorCurrentStep[9]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[9]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[8]  (
	.Q(MotorCurrentStep[8]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[8]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[7]  (
	.Q(MotorCurrentStep[7]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[7]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[6]  (
	.Q(MotorCurrentStep[6]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[6]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[5]  (
	.Q(MotorCurrentStep[5]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[5]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[4]  (
	.Q(MotorCurrentStep[4]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[4]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[3]  (
	.Q(MotorCurrentStep[3]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[3]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[2]  (
	.Q(MotorCurrentStep[2]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[2]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[1]  (
	.Q(MotorCurrentStep[1]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[1]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE \CurrentStep_i[0]  (
	.Q(MotorCurrentStep[0]),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_s[0]),
	.EN(N_934_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE MotorStopped (
	.Q(MotorStopped_0),
	.ADn(GND),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentStep_i_0_sqmuxa_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE InTransit (
	.Q(InTransit_Z),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_seekstep_0_data_tmp[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:149
  SLE Direction (
	.Q(Direction_Z),
	.ADn(VCC),
	.ALn(ResetSteps_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(direction2),
	.EN(un1_seekstep_0_data_tmp[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:164
  ARI1 direction2_cry_0 (
	.FCO(direction2_cry_0_Z),
	.S(direction2_cry_0_S),
	.Y(direction2_cry_0_Y),
	.B(MotorCurrentStep[0]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[0]),
	.FCI(GND)
);
defparam direction2_cry_0.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_1 (
	.FCO(direction2_cry_1_Z),
	.S(direction2_cry_1_S),
	.Y(direction2_cry_1_Y),
	.B(MotorCurrentStep[1]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[1]),
	.FCI(direction2_cry_0_Z)
);
defparam direction2_cry_1.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_2 (
	.FCO(direction2_cry_2_Z),
	.S(direction2_cry_2_S),
	.Y(direction2_cry_2_Y),
	.B(MotorCurrentStep[2]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[2]),
	.FCI(direction2_cry_1_Z)
);
defparam direction2_cry_2.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_3 (
	.FCO(direction2_cry_3_Z),
	.S(direction2_cry_3_S),
	.Y(direction2_cry_3_Y),
	.B(MotorCurrentStep[3]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[3]),
	.FCI(direction2_cry_2_Z)
);
defparam direction2_cry_3.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_4 (
	.FCO(direction2_cry_4_Z),
	.S(direction2_cry_4_S),
	.Y(direction2_cry_4_Y),
	.B(MotorCurrentStep[4]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[4]),
	.FCI(direction2_cry_3_Z)
);
defparam direction2_cry_4.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_5 (
	.FCO(direction2_cry_5_Z),
	.S(direction2_cry_5_S),
	.Y(direction2_cry_5_Y),
	.B(MotorCurrentStep[5]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[5]),
	.FCI(direction2_cry_4_Z)
);
defparam direction2_cry_5.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_6 (
	.FCO(direction2_cry_6_Z),
	.S(direction2_cry_6_S),
	.Y(direction2_cry_6_Y),
	.B(MotorCurrentStep[6]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[6]),
	.FCI(direction2_cry_5_Z)
);
defparam direction2_cry_6.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_7 (
	.FCO(direction2_cry_7_Z),
	.S(direction2_cry_7_S),
	.Y(direction2_cry_7_Y),
	.B(MotorCurrentStep[7]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[7]),
	.FCI(direction2_cry_6_Z)
);
defparam direction2_cry_7.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_8 (
	.FCO(direction2_cry_8_Z),
	.S(direction2_cry_8_S),
	.Y(direction2_cry_8_Y),
	.B(MotorCurrentStep[8]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[8]),
	.FCI(direction2_cry_7_Z)
);
defparam direction2_cry_8.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_9 (
	.FCO(direction2_cry_9_Z),
	.S(direction2_cry_9_S),
	.Y(direction2_cry_9_Y),
	.B(MotorCurrentStep[9]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[9]),
	.FCI(direction2_cry_8_Z)
);
defparam direction2_cry_9.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_10 (
	.FCO(direction2_cry_10_Z),
	.S(direction2_cry_10_S),
	.Y(direction2_cry_10_Y),
	.B(MotorCurrentStep[10]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[10]),
	.FCI(direction2_cry_9_Z)
);
defparam direction2_cry_10.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_11 (
	.FCO(direction2_cry_11_Z),
	.S(direction2_cry_11_S),
	.Y(direction2_cry_11_Y),
	.B(MotorCurrentStep[11]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[11]),
	.FCI(direction2_cry_10_Z)
);
defparam direction2_cry_11.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_12 (
	.FCO(direction2_cry_12_Z),
	.S(direction2_cry_12_S),
	.Y(direction2_cry_12_Y),
	.B(MotorCurrentStep[12]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[12]),
	.FCI(direction2_cry_11_Z)
);
defparam direction2_cry_12.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_13 (
	.FCO(direction2_cry_13_Z),
	.S(direction2_cry_13_S),
	.Y(direction2_cry_13_Y),
	.B(MotorCurrentStep[13]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[13]),
	.FCI(direction2_cry_12_Z)
);
defparam direction2_cry_13.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_14 (
	.FCO(direction2_cry_14_Z),
	.S(direction2_cry_14_S),
	.Y(direction2_cry_14_Y),
	.B(MotorCurrentStep[14]),
	.C(GND),
	.D(GND),
	.A(MotorSeekStep[14]),
	.FCI(direction2_cry_13_Z)
);
defparam direction2_cry_14.INIT=20'h5AA55;
// @46:164
  ARI1 direction2_cry_15 (
	.FCO(direction2),
	.S(direction2_cry_15_S),
	.Y(direction2_cry_15_Y),
	.B(MotorSeekStep[15]),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[15]),
	.FCI(direction2_cry_14_Z)
);
defparam direction2_cry_15.INIT=20'h5AA55;
// @46:160
  ARI1 un1_seekstep_0_I_1 (
	.FCO(un1_seekstep_0_data_tmp[0]),
	.S(un1_seekstep_0_I_1_S),
	.Y(un1_seekstep_0_I_1_Y),
	.B(MotorCurrentStep[0]),
	.C(MotorCurrentStep[1]),
	.D(MotorSeekStep[0]),
	.A(MotorSeekStep[1]),
	.FCI(GND)
);
defparam un1_seekstep_0_I_1.INIT=20'h68421;
// @46:160
  ARI1 un1_seekstep_0_I_9 (
	.FCO(un1_seekstep_0_data_tmp[1]),
	.S(un1_seekstep_0_I_9_S),
	.Y(un1_seekstep_0_I_9_Y),
	.B(MotorCurrentStep[2]),
	.C(MotorCurrentStep[3]),
	.D(MotorSeekStep[2]),
	.A(MotorSeekStep[3]),
	.FCI(un1_seekstep_0_data_tmp[0])
);
defparam un1_seekstep_0_I_9.INIT=20'h68421;
// @46:160
  ARI1 un1_seekstep_0_I_15 (
	.FCO(un1_seekstep_0_data_tmp[2]),
	.S(un1_seekstep_0_I_15_S),
	.Y(un1_seekstep_0_I_15_Y),
	.B(MotorCurrentStep[4]),
	.C(MotorCurrentStep[5]),
	.D(MotorSeekStep[4]),
	.A(MotorSeekStep[5]),
	.FCI(un1_seekstep_0_data_tmp[1])
);
defparam un1_seekstep_0_I_15.INIT=20'h68421;
// @46:160
  ARI1 un1_seekstep_0_I_27 (
	.FCO(un1_seekstep_0_data_tmp[3]),
	.S(un1_seekstep_0_I_27_S),
	.Y(un1_seekstep_0_I_27_Y),
	.B(MotorCurrentStep[6]),
	.C(MotorCurrentStep[7]),
	.D(MotorSeekStep[6]),
	.A(MotorSeekStep[7]),
	.FCI(un1_seekstep_0_data_tmp[2])
);
defparam un1_seekstep_0_I_27.INIT=20'h68421;
// @46:160
  ARI1 un1_seekstep_0_I_45 (
	.FCO(un1_seekstep_0_data_tmp[4]),
	.S(un1_seekstep_0_I_45_S),
	.Y(un1_seekstep_0_I_45_Y),
	.B(MotorCurrentStep[8]),
	.C(MotorCurrentStep[9]),
	.D(MotorSeekStep[8]),
	.A(MotorSeekStep[9]),
	.FCI(un1_seekstep_0_data_tmp[3])
);
defparam un1_seekstep_0_I_45.INIT=20'h68421;
// @46:160
  ARI1 un1_seekstep_0_I_33 (
	.FCO(un1_seekstep_0_data_tmp[5]),
	.S(un1_seekstep_0_I_33_S),
	.Y(un1_seekstep_0_I_33_Y),
	.B(MotorCurrentStep[10]),
	.C(MotorCurrentStep[11]),
	.D(MotorSeekStep[10]),
	.A(MotorSeekStep[11]),
	.FCI(un1_seekstep_0_data_tmp[4])
);
defparam un1_seekstep_0_I_33.INIT=20'h68421;
// @46:160
  ARI1 un1_seekstep_0_I_39 (
	.FCO(un1_seekstep_0_data_tmp[6]),
	.S(un1_seekstep_0_I_39_S),
	.Y(un1_seekstep_0_I_39_Y),
	.B(MotorCurrentStep[12]),
	.C(MotorCurrentStep[13]),
	.D(MotorSeekStep[12]),
	.A(MotorSeekStep[13]),
	.FCI(un1_seekstep_0_data_tmp[5])
);
defparam un1_seekstep_0_I_39.INIT=20'h68421;
// @46:160
  ARI1 un1_seekstep_0_I_21 (
	.FCO(un1_seekstep_0_data_tmp[7]),
	.S(un1_seekstep_0_I_21_S),
	.Y(un1_seekstep_0_I_21_Y),
	.B(MotorCurrentStep[14]),
	.C(MotorCurrentStep[15]),
	.D(MotorSeekStep[14]),
	.A(MotorSeekStep[15]),
	.FCI(un1_seekstep_0_data_tmp[6])
);
defparam un1_seekstep_0_I_21.INIT=20'h68421;
// @46:149
  ARI1 CurrentStep_i_s_243 (
	.FCO(CurrentStep_i_s_243_FCO),
	.S(CurrentStep_i_s_243_S),
	.Y(CurrentStep_i_s_243_Y),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam CurrentStep_i_s_243.INIT=20'h4AA00;
// @46:149
  ARI1 \CurrentStep_i_cry[0]  (
	.FCO(CurrentStep_i_cry_Z[0]),
	.S(CurrentStep_i_s[0]),
	.Y(CurrentStep_i_cry_Y[0]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[0]),
	.FCI(CurrentStep_i_s_243_FCO)
);
defparam \CurrentStep_i_cry[0] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[1]  (
	.FCO(CurrentStep_i_cry_Z[1]),
	.S(CurrentStep_i_s[1]),
	.Y(CurrentStep_i_cry_Y[1]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[1]),
	.FCI(CurrentStep_i_cry_Z[0])
);
defparam \CurrentStep_i_cry[1] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[2]  (
	.FCO(CurrentStep_i_cry_Z[2]),
	.S(CurrentStep_i_s[2]),
	.Y(CurrentStep_i_cry_Y[2]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[2]),
	.FCI(CurrentStep_i_cry_Z[1])
);
defparam \CurrentStep_i_cry[2] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[3]  (
	.FCO(CurrentStep_i_cry_Z[3]),
	.S(CurrentStep_i_s[3]),
	.Y(CurrentStep_i_cry_Y[3]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[3]),
	.FCI(CurrentStep_i_cry_Z[2])
);
defparam \CurrentStep_i_cry[3] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[4]  (
	.FCO(CurrentStep_i_cry_Z[4]),
	.S(CurrentStep_i_s[4]),
	.Y(CurrentStep_i_cry_Y[4]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[4]),
	.FCI(CurrentStep_i_cry_Z[3])
);
defparam \CurrentStep_i_cry[4] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[5]  (
	.FCO(CurrentStep_i_cry_Z[5]),
	.S(CurrentStep_i_s[5]),
	.Y(CurrentStep_i_cry_Y[5]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[5]),
	.FCI(CurrentStep_i_cry_Z[4])
);
defparam \CurrentStep_i_cry[5] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[6]  (
	.FCO(CurrentStep_i_cry_Z[6]),
	.S(CurrentStep_i_s[6]),
	.Y(CurrentStep_i_cry_Y[6]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[6]),
	.FCI(CurrentStep_i_cry_Z[5])
);
defparam \CurrentStep_i_cry[6] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[7]  (
	.FCO(CurrentStep_i_cry_Z[7]),
	.S(CurrentStep_i_s[7]),
	.Y(CurrentStep_i_cry_Y[7]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[7]),
	.FCI(CurrentStep_i_cry_Z[6])
);
defparam \CurrentStep_i_cry[7] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[8]  (
	.FCO(CurrentStep_i_cry_Z[8]),
	.S(CurrentStep_i_s[8]),
	.Y(CurrentStep_i_cry_Y[8]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[8]),
	.FCI(CurrentStep_i_cry_Z[7])
);
defparam \CurrentStep_i_cry[8] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[9]  (
	.FCO(CurrentStep_i_cry_Z[9]),
	.S(CurrentStep_i_s[9]),
	.Y(CurrentStep_i_cry_Y[9]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[9]),
	.FCI(CurrentStep_i_cry_Z[8])
);
defparam \CurrentStep_i_cry[9] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[10]  (
	.FCO(CurrentStep_i_cry_Z[10]),
	.S(CurrentStep_i_s[10]),
	.Y(CurrentStep_i_cry_Y[10]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[10]),
	.FCI(CurrentStep_i_cry_Z[9])
);
defparam \CurrentStep_i_cry[10] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[11]  (
	.FCO(CurrentStep_i_cry_Z[11]),
	.S(CurrentStep_i_s[11]),
	.Y(CurrentStep_i_cry_Y[11]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[11]),
	.FCI(CurrentStep_i_cry_Z[10])
);
defparam \CurrentStep_i_cry[11] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[12]  (
	.FCO(CurrentStep_i_cry_Z[12]),
	.S(CurrentStep_i_s[12]),
	.Y(CurrentStep_i_cry_Y[12]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[12]),
	.FCI(CurrentStep_i_cry_Z[11])
);
defparam \CurrentStep_i_cry[12] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_cry[13]  (
	.FCO(CurrentStep_i_cry_Z[13]),
	.S(CurrentStep_i_s[13]),
	.Y(CurrentStep_i_cry_Y[13]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[13]),
	.FCI(CurrentStep_i_cry_Z[12])
);
defparam \CurrentStep_i_cry[13] .INIT=20'h5AA55;
// @46:149
  ARI1 \CurrentStep_i_s[15]  (
	.FCO(CurrentStep_i_s_FCO[15]),
	.S(CurrentStep_i_s_Z[15]),
	.Y(CurrentStep_i_s_Y[15]),
	.B(MotorCurrentStep[15]),
	.C(direction2),
	.D(GND),
	.A(VCC),
	.FCI(CurrentStep_i_cry_Z[14])
);
defparam \CurrentStep_i_s[15] .INIT=20'h49900;
// @46:149
  ARI1 \CurrentStep_i_cry[14]  (
	.FCO(CurrentStep_i_cry_Z[14]),
	.S(CurrentStep_i_s[14]),
	.Y(CurrentStep_i_cry_Y[14]),
	.B(direction2),
	.C(GND),
	.D(GND),
	.A(MotorCurrentStep[14]),
	.FCI(CurrentStep_i_cry_Z[13])
);
defparam \CurrentStep_i_cry[14] .INIT=20'h5AA55;
// @46:143
  CFG2 MotorBPlus (
	.A(InTransit_Z),
	.B(MotorBPlus_i),
	.Y(MotorBPlus_1z)
);
defparam MotorBPlus.INIT=4'h8;
// @46:144
  CFG2 MotorBMinus (
	.A(InTransit_Z),
	.B(MotorBMinus_i),
	.Y(MotorBMinus_1z)
);
defparam MotorBMinus.INIT=4'h8;
// @46:141
  CFG2 MotorAPlus (
	.A(InTransit_Z),
	.B(MotorAPlus_i),
	.Y(MotorAPlus_1z)
);
defparam MotorAPlus.INIT=4'h8;
// @46:142
  CFG2 MotorAMinus (
	.A(InTransit_Z),
	.B(MotorAMinus_i),
	.Y(MotorAMinus_1z)
);
defparam MotorAMinus.INIT=4'h8;
// @46:149
  CFG2 un1_seekstep_0_I_21_RNI84M3 (
	.A(un1_seekstep_0_data_tmp[7]),
	.B(MotorStepEdge),
	.Y(N_934_i)
);
defparam un1_seekstep_0_I_21_RNI84M3.INIT=4'h8;
// @46:149
  CFG2 MotorStopped_RNO (
	.A(un1_seekstep_0_data_tmp[7]),
	.B(MotorStepEdge),
	.Y(CurrentStep_i_0_sqmuxa_i)
);
defparam MotorStopped_RNO.INIT=4'hD;
// @46:111
  OneShotPorts_work_main_architecture_main_2layer1 StepOneShot (
	.MotorStepEdge(MotorStepEdge),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MotorStopped_i(MotorStopped_i)
);
// @46:124
  FourWireStepperMotorPorts StepperMotor (
	.Direction(Direction_Z),
	.ResetSteps_i(ResetSteps_i),
	.MotorBPlus_i_1z(MotorBPlus_i),
	.MotorAPlus_i_1z(MotorAPlus_i),
	.MotorAMinus_i_1z(MotorAMinus_i),
	.MotorBMinus_i_1z(MotorBMinus_i),
	.MotorStepEdge(MotorStepEdge),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.ResetSteps_i_arst_i(ResetSteps_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* \FourWireStepperMotorDriverPorts_102000000_0.010000  */

module Main (
  Main_0_RamBusDataOut_m,
  Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS,
  AMBA_SLAVE_0_PADDRS_net_0,
  SpiRst,
  SckXO_c,
  MosiXO_c,
  PPS_c,
  TxdGps_c,
  RxdGps_c,
  RxdUsb_c_i,
  RxdUsb_c,
  TP8_c,
  TxdUsb_c,
  Txd3_c,
  Rxd3_c,
  Txd2_c,
  Rxd2_c,
  Txd1_c,
  Rxd1_c,
  Txd0_c,
  Rxd0_c,
  SckMonAdc0_c,
  MosiMonAdc0_c,
  MisoMonAdc0_c,
  nDrdyMonAdc0_c,
  MonitorAdcSpiFrameEnable_i,
  nPowerCycClr_c,
  nFaultClr5V_c,
  nFaultClr3V_c,
  nFaultClr1V_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  Oe3_c,
  PosLEDEnA_c,
  PosLEDEnB_c,
  PowerCycd_c,
  Fault3V_c,
  Main_0_RamBusAck_i_m_i,
  Fault1V_c,
  Fault5V_c,
  Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES,
  Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0,
  shot_i_arst,
  MotorDriveBMinus_c,
  MotorDriveBPlus_c,
  MotorDriveAMinus_c,
  MotorDriveAPlus_c,
  shot_i,
  PosSenseHomeA_c,
  PosSenseBit2B_c,
  PosSenseBit2A_c,
  PosSenseBit1B_c,
  PosSenseBit1A_c,
  PosSenseBit0B_c,
  PosSenseBit0A_c,
  PosSenseHomeB_c,
  FCCC_C0_0_GL0
)
;
output [31:0] Main_0_RamBusDataOut_m ;
input [31:0] Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS ;
input [9:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output SpiRst ;
output SckXO_c ;
output MosiXO_c ;
input PPS_c ;
output TxdGps_c ;
input RxdGps_c ;
output RxdUsb_c_i ;
output RxdUsb_c ;
output TP8_c ;
input TxdUsb_c ;
output Txd3_c ;
input Rxd3_c ;
output Txd2_c ;
input Rxd2_c ;
output Txd1_c ;
input Rxd1_c ;
output Txd0_c ;
input Rxd0_c ;
output SckMonAdc0_c ;
output MosiMonAdc0_c ;
input MisoMonAdc0_c ;
input nDrdyMonAdc0_c ;
output MonitorAdcSpiFrameEnable_i ;
output nPowerCycClr_c ;
output nFaultClr5V_c ;
output nFaultClr3V_c ;
output nFaultClr1V_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output Oe3_c ;
output PosLEDEnA_c ;
output PosLEDEnB_c ;
input PowerCycd_c ;
input Fault3V_c ;
output Main_0_RamBusAck_i_m_i ;
input Fault1V_c ;
input Fault5V_c ;
input Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
input Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
output shot_i_arst ;
output MotorDriveBMinus_c ;
output MotorDriveBPlus_c ;
output MotorDriveAMinus_c ;
output MotorDriveAPlus_c ;
output shot_i ;
input PosSenseHomeA_c ;
input PosSenseBit2B_c ;
input PosSenseBit2A_c ;
input PosSenseBit1B_c ;
input PosSenseBit1A_c ;
input PosSenseBit0B_c ;
input PosSenseBit0A_c ;
input PosSenseHomeB_c ;
input FCCC_C0_0_GL0 ;
wire SpiRst ;
wire SckXO_c ;
wire MosiXO_c ;
wire PPS_c ;
wire TxdGps_c ;
wire RxdGps_c ;
wire RxdUsb_c_i ;
wire RxdUsb_c ;
wire TP8_c ;
wire TxdUsb_c ;
wire Txd3_c ;
wire Rxd3_c ;
wire Txd2_c ;
wire Rxd2_c ;
wire Txd1_c ;
wire Rxd1_c ;
wire Txd0_c ;
wire Rxd0_c ;
wire SckMonAdc0_c ;
wire MosiMonAdc0_c ;
wire MisoMonAdc0_c ;
wire nDrdyMonAdc0_c ;
wire MonitorAdcSpiFrameEnable_i ;
wire nPowerCycClr_c ;
wire nFaultClr5V_c ;
wire nFaultClr3V_c ;
wire nFaultClr1V_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire Oe3_c ;
wire PosLEDEnA_c ;
wire PosLEDEnB_c ;
wire PowerCycd_c ;
wire Fault3V_c ;
wire Main_0_RamBusAck_i_m_i ;
wire Fault1V_c ;
wire Fault5V_c ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire shot_i_arst ;
wire MotorDriveBMinus_c ;
wire MotorDriveBPlus_c ;
wire MotorDriveAMinus_c ;
wire MotorDriveAPlus_c ;
wire shot_i ;
wire PosSenseHomeA_c ;
wire PosSenseBit2B_c ;
wire PosSenseBit2A_c ;
wire PosSenseBit1B_c ;
wire PosSenseBit1A_c ;
wire PosSenseBit0B_c ;
wire PosSenseBit0A_c ;
wire PosSenseHomeB_c ;
wire FCCC_C0_0_GL0 ;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0;
wire [15:0] PosDet7BOnStep_Z;
wire [15:0] MotorCurrentStep;
wire [15:0] PosDet7BOffStep_Z;
wire [15:0] PosDet7AOnStep_Z;
wire [15:0] PosDet7AOffStep_Z;
wire [15:0] PosDet6BOnStep_Z;
wire [15:0] PosDet6BOffStep_Z;
wire [15:0] PosDet6AOnStep_Z;
wire [15:0] PosDet6AOffStep_Z;
wire [15:0] PosDet5BOnStep_Z;
wire [15:0] PosDet5BOffStep_Z;
wire [15:0] PosDet5AOnStep_Z;
wire [15:0] PosDet5AOffStep_Z;
wire [15:0] PosDet4BOnStep_Z;
wire [15:0] PosDet4BOffStep_Z;
wire [15:0] PosDet4AOnStep_Z;
wire [15:0] PosDet4AOffStep_Z;
wire [15:0] PosDet3BOnStep_Z;
wire [15:0] PosDet3BOffStep_Z;
wire [15:0] PosDet3AOnStep_Z;
wire [15:0] PosDet3AOffStep_Z;
wire [15:0] PosDet2BOnStep_Z;
wire [15:0] PosDet2BOffStep_Z;
wire [15:0] PosDet2AOnStep_Z;
wire [15:0] PosDet2AOffStep_Z;
wire [15:0] PosDet1BOnStep_Z;
wire [15:0] PosDet1BOffStep_Z;
wire [15:0] PosDet1AOnStep_Z;
wire [15:0] PosDet1AOffStep_Z;
wire [15:0] PosDet0BOnStep_Z;
wire [15:0] PosDet0BOffStep_Z;
wire [15:0] PosDet0AOnStep_Z;
wire [15:0] PosDet0AOffStep_Z;
wire [15:0] PosDetHomeBOnStep_Z;
wire [15:0] PosDetHomeBOffStep_Z;
wire [15:0] PosDetHomeAOnStep_Z;
wire [15:0] PosDetHomeAOffStep_Z;
wire [15:0] PosDetB2OnStep_Z;
wire [15:0] PosDetB2OffStep_Z;
wire [15:0] PosDetB1OnStep_Z;
wire [15:0] PosDetB1OffStep_Z;
wire [15:0] PosDetB0OnStep_Z;
wire [15:0] PosDetB0OffStep_Z;
wire [15:0] PosDetA2OnStep_Z;
wire [15:0] PosDetA2OffStep_Z;
wire [15:0] PosDetA1OnStep_Z;
wire [15:0] PosDetA1OffStep_Z;
wire [15:0] PosDetA0OnStep_Z;
wire [15:0] PosDetA0OffStep_Z;
wire [3:0] LastPosSenseA_Z;
wire [3:0] LastPosSenseB_Z;
wire [9:0] Address;
wire [6:4] RamBusAddress_i;
wire [31:0] RamDataIn;
wire [7:0] MonitorAdcSpiDataOut;
wire [7:0] Uart1RxFifoData;
wire [31:0] PPSCount;
wire [9:0] Uart2RxFifoCount;
wire [9:0] Uart0RxFifoCount;
wire [31:0] PPSCounter;
wire [9:0] UartUsbRxFifoCount;
wire [9:0] UartGpsRxFifoCount;
wire [15:0] ClkDacReadback;
wire [7:0] UartUsbRxFifoData;
wire [7:0] Uart3RxFifoData;
wire [7:0] Uart0RxFifoData;
wire [7:0] Uart2RxFifoData;
wire [7:0] UartGpsRxFifoData;
wire [9:0] Uart1RxFifoCount;
wire [9:0] Uart3RxFifoCount;
wire [15:0] ClkDacWrite;
wire [15:0] MotorSeekStep;
wire [7:0] MonitorAdcSpiDataIn;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart3TxFifoData;
wire [7:0] Uart2TxFifoData;
wire [7:0] UartUsbTxFifoData;
wire [7:0] UartGpsTxFifoData;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart2ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [7:0] Uart0ClkDivider;
wire [1:1] SUM_4;
wire [2:1] ClkDiv;
wire [2:2] SUM_4_0;
wire [1:1] SUM_3;
wire [2:1] ClkDiv_0;
wire [2:2] SUM_3_0;
wire [2:2] SUM_5;
wire [2:1] ClkDiv_1;
wire [2:2] SUM_0_0;
wire [2:1] ClkDiv_2;
wire [2:2] SUM_1_0;
wire [2:1] ClkDiv_3;
wire [1:1] SUM;
wire [1:1] SUM_0;
wire [1:1] SUM_1;
wire Uart1FifoReset_i_arst ;
wire Uart1FifoReset_i_Z ;
wire Uart2FifoReset_i_arst ;
wire Uart2FifoReset_i_Z ;
wire Uart0FifoReset_i_arst ;
wire Uart0FifoReset_i_Z ;
wire UartGpsFifoReset_i_arst ;
wire UartGpsFifoReset_i_Z ;
wire Uart3FifoReset_i_arst ;
wire Uart3FifoReset_i_Z ;
wire UartUsbFifoReset_i_arst ;
wire UartUsbFifoReset_i_Z ;
wire UartGpsFifoReset_i_data_i ;
wire UartUsbFifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart0FifoReset_i_data_i ;
wire MonitorAdcReset_i_Z ;
wire MonitorAdcReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire UartUsbFifoReset_i_arst_i ;
wire UartGpsFifoReset_i_arst_i ;
wire N_1196_i_set_Z ;
wire GND ;
wire N_1196_i_i ;
wire VCC ;
wire N_1664_i_set_Z ;
wire N_1664_i_i ;
wire un1_MasterReset_64_or ;
wire PosDet7BOnStep_0_sqmuxa_i ;
wire un1_MasterReset_65_or ;
wire un1_MasterReset_66_or ;
wire un1_MasterReset_67_or ;
wire un1_MasterReset_68_or ;
wire un1_MasterReset_69_or ;
wire un1_MasterReset_70_or ;
wire un1_MasterReset_71_or ;
wire un1_MasterReset_72_or ;
wire un1_MasterReset_73_or ;
wire un1_MasterReset_74_or ;
wire un1_MasterReset_75_or ;
wire un1_MasterReset_76_or ;
wire un1_MasterReset_77_or ;
wire un1_MasterReset_78_or ;
wire un1_MasterReset_79_or ;
wire un1_MasterReset_80_or ;
wire un1_MasterReset_81_or ;
wire un1_MasterReset_82_or ;
wire un1_MasterReset_83_or ;
wire un1_MasterReset_84_or ;
wire un1_MasterReset_85_or ;
wire un1_MasterReset_86_or ;
wire un1_MasterReset_87_or ;
wire un1_MasterReset_88_or ;
wire un1_MasterReset_89_or ;
wire un1_MasterReset_90_or ;
wire un1_MasterReset_91_or ;
wire un1_MasterReset_92_or ;
wire un1_MasterReset_93_or ;
wire un1_MasterReset_94_or ;
wire un1_MasterReset_95_or ;
wire un1_MasterReset_16_or ;
wire un1_MasterReset_17_or ;
wire un1_MasterReset_18_or ;
wire un1_MasterReset_19_or ;
wire un1_MasterReset_20_or ;
wire un1_MasterReset_21_or ;
wire un1_MasterReset_22_or ;
wire un1_MasterReset_23_or ;
wire un1_MasterReset_24_or ;
wire un1_MasterReset_25_or ;
wire un1_MasterReset_26_or ;
wire un1_MasterReset_27_or ;
wire un1_MasterReset_28_or ;
wire un1_MasterReset_29_or ;
wire un1_MasterReset_30_or ;
wire un1_MasterReset_31_or ;
wire LastPosSenseBit0B_Z ;
wire N_1850_i ;
wire LastPosSenseBit1A_Z ;
wire N_1854_i ;
wire LastPosSenseBit1B_Z ;
wire N_1851_i ;
wire LastPosSenseBit2A_Z ;
wire N_1693_i ;
wire LastPosSenseBit2B_Z ;
wire N_1691_i ;
wire LastPosSenseHomeA_Z ;
wire N_1853_i ;
wire LastPosSenseHomeB_Z ;
wire N_1692_i ;
wire LastMotorStepEdge_Z ;
wire MotorStepEdge ;
wire N_7_i ;
wire LastPosSenseBit0A_Z ;
wire N_1849_i ;
wire LastPosSenseA_0_sqmuxa ;
wire LastPosSenseB_0_sqmuxa ;
wire N_121_i ;
wire N_122_i ;
wire MonitorAdcReset ;
wire UartGpsFifoReset ;
wire UartUsbFifoReset ;
wire Uart2FifoReset ;
wire Uart0FifoReset ;
wire Uart3FifoReset ;
wire Uart1FifoReset ;
wire un1_MasterReset_92_or_0_0_a2_2_Z ;
wire un1_MasterReset_94_or_0_a2_2_Z ;
wire un1_MasterReset_93_or_0_0_a2_1 ;
wire un1_MasterReset_95_or_0_a2_1 ;
wire un74_motorstepedge_NE_0_Z ;
wire un41_motorstepedge_NE_0_Z ;
wire ShootThruIxnaeAPlus ;
wire MotorEnable ;
wire MotorAPlus ;
wire ShootThruIxnaeAMinus ;
wire MotorAMinus ;
wire ShootThruIxnaeBPlus ;
wire MotorBPlus ;
wire ShootThruIxnaeBMinus ;
wire MotorBMinus ;
wire N_1856 ;
wire un41_motorstepedge_NE_Z ;
wire un74_motorstepedge_NE_Z ;
wire ResetSteps_i ;
wire ResetSteps_i_RNIDTSH ;
wire N_1951 ;
wire N_1950 ;
wire N_1954 ;
wire N_1947 ;
wire N_1953 ;
wire N_1948 ;
wire N_1949 ;
wire N_1952 ;
wire shot_i_arst_i ;
wire Main_0_rst_out_i ;
wire RamBusCE_i ;
wire ReadReq ;
wire WriteReq ;
wire O ;
wire Uart0TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire UartUsbRxFifoEmpty ;
wire UartUsbTxFifoEmpty ;
wire UartGpsTxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire nDrdyMonitorAdc_i ;
wire Uart2TxFifoEmpty ;
wire UartGpsRxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire UartUsbRxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart2RxFifoFull ;
wire MonitorAdcSpiXferDone ;
wire UartGpsTxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart2TxFifoFull ;
wire UartGpsRxFifoFull ;
wire UartUsbTxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart1TxFifoFull ;
wire Uart1RxFifoFull ;
wire PPSDetected ;
wire ReadUartUsb ;
wire ReadUartGps ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire PPSCountReset ;
wire WriteUart0 ;
wire WriteUart1 ;
wire WriteUart2 ;
wire WriteUart3 ;
wire WriteUartGps ;
wire WriteUartUsb ;
wire MonitorAdcSpiXferStart ;
wire WriteClkDac ;
wire PPSCountReset_arst_i ;
wire ResetSteps_i_arst_i ;
wire MisoMonitorAdc_i ;
wire UartClk0 ;
wire CO0_4 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire CO0_3 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire CO0 ;
wire CO0_0 ;
wire CO0_1 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire Rxd3_i ;
wire UartClkUsb ;
wire UartTxClkUsb ;
wire UartClkGps ;
wire UartTxClkGps ;
wire RxdGps_i ;
wire PPS_i ;
wire MotorAPlus_arst ;
wire MotorAMinus_arst ;
wire MotorBPlus_arst ;
wire MotorBMinus_arst ;
  CLKINT Uart1FifoReset_i_RNIUSR3 (
	.Y(Uart1FifoReset_i_arst),
	.A(Uart1FifoReset_i_Z)
);
  CLKINT Uart2FifoReset_i_RNIV7JA (
	.Y(Uart2FifoReset_i_arst),
	.A(Uart2FifoReset_i_Z)
);
  CLKINT Uart0FifoReset_i_RNITH4D (
	.Y(Uart0FifoReset_i_arst),
	.A(Uart0FifoReset_i_Z)
);
  CLKINT UartGpsFifoReset_i_RNINH9E (
	.Y(UartGpsFifoReset_i_arst),
	.A(UartGpsFifoReset_i_Z)
);
  CLKINT Uart3FifoReset_i_RNI0JA1 (
	.Y(Uart3FifoReset_i_arst),
	.A(Uart3FifoReset_i_Z)
);
  CLKINT UartUsbFifoReset_i_RNINGDC (
	.Y(UartUsbFifoReset_i_arst),
	.A(UartUsbFifoReset_i_Z)
);
  CFG1 UartGpsFifoReset_i_RNINH9E_0 (
	.A(UartGpsFifoReset_i_Z),
	.Y(UartGpsFifoReset_i_data_i)
);
defparam UartGpsFifoReset_i_RNINH9E_0.INIT=2'h1;
  CFG1 UartUsbFifoReset_i_RNINGDC_0 (
	.A(UartUsbFifoReset_i_Z),
	.Y(UartUsbFifoReset_i_data_i)
);
defparam UartUsbFifoReset_i_RNINGDC_0.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNI0JA1_0 (
	.A(Uart3FifoReset_i_Z),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_i_RNI0JA1_0.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNIV7JA_0 (
	.A(Uart2FifoReset_i_Z),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_i_RNIV7JA_0.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNIUSR3_0 (
	.A(Uart1FifoReset_i_Z),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_i_RNIUSR3_0.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNITH4D_0 (
	.A(Uart0FifoReset_i_Z),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_i_RNITH4D_0.INIT=2'h1;
  CFG1 MonitorAdcReset_i_RNITG3D (
	.A(MonitorAdcReset_i_Z),
	.Y(MonitorAdcReset_i_arst_i)
);
defparam MonitorAdcReset_i_RNITG3D.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNITH4D_1 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_i_RNITH4D_1.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNIUSR3_1 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_i_RNIUSR3_1.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNIV7JA_1 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_i_RNIV7JA_1.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNI0JA1_1 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_i_RNI0JA1_1.INIT=2'h1;
  CFG1 UartUsbFifoReset_i_RNINGDC_1 (
	.A(UartUsbFifoReset_i_arst),
	.Y(UartUsbFifoReset_i_arst_i)
);
defparam UartUsbFifoReset_i_RNINGDC_1.INIT=2'h1;
  CFG1 UartGpsFifoReset_i_RNINH9E_1 (
	.A(UartGpsFifoReset_i_arst),
	.Y(UartGpsFifoReset_i_arst_i)
);
defparam UartGpsFifoReset_i_RNINH9E_1.INIT=2'h1;
  SLE N_1196_i_set (
	.Q(N_1196_i_set_Z),
	.ADn(GND),
	.ALn(N_1196_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_1664_i_set (
	.Q(N_1664_i_set_Z),
	.ADn(GND),
	.ALn(N_1664_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \PosDet7BOnStep[15]  (
	.Q(PosDet7BOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[14]  (
	.Q(PosDet7BOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[13]  (
	.Q(PosDet7BOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[12]  (
	.Q(PosDet7BOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[11]  (
	.Q(PosDet7BOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[10]  (
	.Q(PosDet7BOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[9]  (
	.Q(PosDet7BOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[8]  (
	.Q(PosDet7BOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[7]  (
	.Q(PosDet7BOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[6]  (
	.Q(PosDet7BOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[5]  (
	.Q(PosDet7BOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[4]  (
	.Q(PosDet7BOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[3]  (
	.Q(PosDet7BOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[2]  (
	.Q(PosDet7BOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[1]  (
	.Q(PosDet7BOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOnStep[0]  (
	.Q(PosDet7BOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_64_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[15]  (
	.Q(PosDet7BOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[14]  (
	.Q(PosDet7BOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[13]  (
	.Q(PosDet7BOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[12]  (
	.Q(PosDet7BOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[11]  (
	.Q(PosDet7BOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[10]  (
	.Q(PosDet7BOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[9]  (
	.Q(PosDet7BOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[8]  (
	.Q(PosDet7BOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[7]  (
	.Q(PosDet7BOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[6]  (
	.Q(PosDet7BOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[5]  (
	.Q(PosDet7BOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[4]  (
	.Q(PosDet7BOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[3]  (
	.Q(PosDet7BOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[2]  (
	.Q(PosDet7BOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[1]  (
	.Q(PosDet7BOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7BOffStep[0]  (
	.Q(PosDet7BOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_65_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[15]  (
	.Q(PosDet7AOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[14]  (
	.Q(PosDet7AOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[13]  (
	.Q(PosDet7AOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[12]  (
	.Q(PosDet7AOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[11]  (
	.Q(PosDet7AOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[10]  (
	.Q(PosDet7AOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[9]  (
	.Q(PosDet7AOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[8]  (
	.Q(PosDet7AOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[7]  (
	.Q(PosDet7AOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[6]  (
	.Q(PosDet7AOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[5]  (
	.Q(PosDet7AOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[4]  (
	.Q(PosDet7AOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[3]  (
	.Q(PosDet7AOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[2]  (
	.Q(PosDet7AOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[1]  (
	.Q(PosDet7AOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOnStep[0]  (
	.Q(PosDet7AOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_66_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[15]  (
	.Q(PosDet7AOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[14]  (
	.Q(PosDet7AOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[13]  (
	.Q(PosDet7AOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[12]  (
	.Q(PosDet7AOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[11]  (
	.Q(PosDet7AOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[10]  (
	.Q(PosDet7AOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[9]  (
	.Q(PosDet7AOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[8]  (
	.Q(PosDet7AOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[7]  (
	.Q(PosDet7AOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[6]  (
	.Q(PosDet7AOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[5]  (
	.Q(PosDet7AOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[4]  (
	.Q(PosDet7AOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[3]  (
	.Q(PosDet7AOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[2]  (
	.Q(PosDet7AOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[1]  (
	.Q(PosDet7AOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet7AOffStep[0]  (
	.Q(PosDet7AOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_67_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[15]  (
	.Q(PosDet6BOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[14]  (
	.Q(PosDet6BOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[13]  (
	.Q(PosDet6BOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[12]  (
	.Q(PosDet6BOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[11]  (
	.Q(PosDet6BOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[10]  (
	.Q(PosDet6BOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[9]  (
	.Q(PosDet6BOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[8]  (
	.Q(PosDet6BOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[7]  (
	.Q(PosDet6BOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[6]  (
	.Q(PosDet6BOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[5]  (
	.Q(PosDet6BOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[4]  (
	.Q(PosDet6BOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[3]  (
	.Q(PosDet6BOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[2]  (
	.Q(PosDet6BOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[1]  (
	.Q(PosDet6BOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOnStep[0]  (
	.Q(PosDet6BOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_68_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[15]  (
	.Q(PosDet6BOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[14]  (
	.Q(PosDet6BOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[13]  (
	.Q(PosDet6BOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[12]  (
	.Q(PosDet6BOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[11]  (
	.Q(PosDet6BOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[10]  (
	.Q(PosDet6BOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[9]  (
	.Q(PosDet6BOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[8]  (
	.Q(PosDet6BOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[7]  (
	.Q(PosDet6BOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[6]  (
	.Q(PosDet6BOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[5]  (
	.Q(PosDet6BOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[4]  (
	.Q(PosDet6BOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[3]  (
	.Q(PosDet6BOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[2]  (
	.Q(PosDet6BOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[1]  (
	.Q(PosDet6BOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6BOffStep[0]  (
	.Q(PosDet6BOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_69_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[15]  (
	.Q(PosDet6AOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[14]  (
	.Q(PosDet6AOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[13]  (
	.Q(PosDet6AOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[12]  (
	.Q(PosDet6AOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[11]  (
	.Q(PosDet6AOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[10]  (
	.Q(PosDet6AOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[9]  (
	.Q(PosDet6AOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[8]  (
	.Q(PosDet6AOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[7]  (
	.Q(PosDet6AOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[6]  (
	.Q(PosDet6AOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[5]  (
	.Q(PosDet6AOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[4]  (
	.Q(PosDet6AOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[3]  (
	.Q(PosDet6AOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[2]  (
	.Q(PosDet6AOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[1]  (
	.Q(PosDet6AOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOnStep[0]  (
	.Q(PosDet6AOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_70_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[15]  (
	.Q(PosDet6AOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[14]  (
	.Q(PosDet6AOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[13]  (
	.Q(PosDet6AOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[12]  (
	.Q(PosDet6AOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[11]  (
	.Q(PosDet6AOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[10]  (
	.Q(PosDet6AOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[9]  (
	.Q(PosDet6AOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[8]  (
	.Q(PosDet6AOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[7]  (
	.Q(PosDet6AOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[6]  (
	.Q(PosDet6AOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[5]  (
	.Q(PosDet6AOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[4]  (
	.Q(PosDet6AOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[3]  (
	.Q(PosDet6AOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[2]  (
	.Q(PosDet6AOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[1]  (
	.Q(PosDet6AOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet6AOffStep[0]  (
	.Q(PosDet6AOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_71_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[15]  (
	.Q(PosDet5BOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[14]  (
	.Q(PosDet5BOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[13]  (
	.Q(PosDet5BOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[12]  (
	.Q(PosDet5BOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[11]  (
	.Q(PosDet5BOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[10]  (
	.Q(PosDet5BOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[9]  (
	.Q(PosDet5BOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[8]  (
	.Q(PosDet5BOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[7]  (
	.Q(PosDet5BOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[6]  (
	.Q(PosDet5BOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[5]  (
	.Q(PosDet5BOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[4]  (
	.Q(PosDet5BOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[3]  (
	.Q(PosDet5BOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[2]  (
	.Q(PosDet5BOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[1]  (
	.Q(PosDet5BOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOnStep[0]  (
	.Q(PosDet5BOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_72_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[15]  (
	.Q(PosDet5BOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[14]  (
	.Q(PosDet5BOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[13]  (
	.Q(PosDet5BOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[12]  (
	.Q(PosDet5BOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[11]  (
	.Q(PosDet5BOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[10]  (
	.Q(PosDet5BOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[9]  (
	.Q(PosDet5BOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[8]  (
	.Q(PosDet5BOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[7]  (
	.Q(PosDet5BOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[6]  (
	.Q(PosDet5BOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[5]  (
	.Q(PosDet5BOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[4]  (
	.Q(PosDet5BOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[3]  (
	.Q(PosDet5BOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[2]  (
	.Q(PosDet5BOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[1]  (
	.Q(PosDet5BOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5BOffStep[0]  (
	.Q(PosDet5BOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_73_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[15]  (
	.Q(PosDet5AOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[14]  (
	.Q(PosDet5AOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[13]  (
	.Q(PosDet5AOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[12]  (
	.Q(PosDet5AOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[11]  (
	.Q(PosDet5AOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[10]  (
	.Q(PosDet5AOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[9]  (
	.Q(PosDet5AOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[8]  (
	.Q(PosDet5AOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[7]  (
	.Q(PosDet5AOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[6]  (
	.Q(PosDet5AOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[5]  (
	.Q(PosDet5AOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[4]  (
	.Q(PosDet5AOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[3]  (
	.Q(PosDet5AOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[2]  (
	.Q(PosDet5AOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[1]  (
	.Q(PosDet5AOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOnStep[0]  (
	.Q(PosDet5AOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_74_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[15]  (
	.Q(PosDet5AOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[14]  (
	.Q(PosDet5AOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[13]  (
	.Q(PosDet5AOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[12]  (
	.Q(PosDet5AOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[11]  (
	.Q(PosDet5AOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[10]  (
	.Q(PosDet5AOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[9]  (
	.Q(PosDet5AOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[8]  (
	.Q(PosDet5AOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[7]  (
	.Q(PosDet5AOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[6]  (
	.Q(PosDet5AOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[5]  (
	.Q(PosDet5AOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[4]  (
	.Q(PosDet5AOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[3]  (
	.Q(PosDet5AOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[2]  (
	.Q(PosDet5AOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[1]  (
	.Q(PosDet5AOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet5AOffStep[0]  (
	.Q(PosDet5AOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_75_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[15]  (
	.Q(PosDet4BOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[14]  (
	.Q(PosDet4BOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[13]  (
	.Q(PosDet4BOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[12]  (
	.Q(PosDet4BOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[11]  (
	.Q(PosDet4BOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[10]  (
	.Q(PosDet4BOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[9]  (
	.Q(PosDet4BOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[8]  (
	.Q(PosDet4BOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[7]  (
	.Q(PosDet4BOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[6]  (
	.Q(PosDet4BOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[5]  (
	.Q(PosDet4BOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[4]  (
	.Q(PosDet4BOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[3]  (
	.Q(PosDet4BOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[2]  (
	.Q(PosDet4BOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[1]  (
	.Q(PosDet4BOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOnStep[0]  (
	.Q(PosDet4BOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_76_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[15]  (
	.Q(PosDet4BOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[14]  (
	.Q(PosDet4BOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[13]  (
	.Q(PosDet4BOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[12]  (
	.Q(PosDet4BOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[11]  (
	.Q(PosDet4BOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[10]  (
	.Q(PosDet4BOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[9]  (
	.Q(PosDet4BOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[8]  (
	.Q(PosDet4BOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[7]  (
	.Q(PosDet4BOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[6]  (
	.Q(PosDet4BOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[5]  (
	.Q(PosDet4BOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[4]  (
	.Q(PosDet4BOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[3]  (
	.Q(PosDet4BOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[2]  (
	.Q(PosDet4BOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[1]  (
	.Q(PosDet4BOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4BOffStep[0]  (
	.Q(PosDet4BOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_77_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[15]  (
	.Q(PosDet4AOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[14]  (
	.Q(PosDet4AOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[13]  (
	.Q(PosDet4AOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[12]  (
	.Q(PosDet4AOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[11]  (
	.Q(PosDet4AOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[10]  (
	.Q(PosDet4AOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[9]  (
	.Q(PosDet4AOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[8]  (
	.Q(PosDet4AOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[7]  (
	.Q(PosDet4AOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[6]  (
	.Q(PosDet4AOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[5]  (
	.Q(PosDet4AOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[4]  (
	.Q(PosDet4AOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[3]  (
	.Q(PosDet4AOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[2]  (
	.Q(PosDet4AOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[1]  (
	.Q(PosDet4AOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOnStep[0]  (
	.Q(PosDet4AOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_78_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[15]  (
	.Q(PosDet4AOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[14]  (
	.Q(PosDet4AOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[13]  (
	.Q(PosDet4AOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[12]  (
	.Q(PosDet4AOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[11]  (
	.Q(PosDet4AOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[10]  (
	.Q(PosDet4AOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[9]  (
	.Q(PosDet4AOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[8]  (
	.Q(PosDet4AOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[7]  (
	.Q(PosDet4AOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[6]  (
	.Q(PosDet4AOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[5]  (
	.Q(PosDet4AOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[4]  (
	.Q(PosDet4AOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[3]  (
	.Q(PosDet4AOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[2]  (
	.Q(PosDet4AOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[1]  (
	.Q(PosDet4AOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet4AOffStep[0]  (
	.Q(PosDet4AOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_79_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[15]  (
	.Q(PosDet3BOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[14]  (
	.Q(PosDet3BOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[13]  (
	.Q(PosDet3BOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[12]  (
	.Q(PosDet3BOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[11]  (
	.Q(PosDet3BOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[10]  (
	.Q(PosDet3BOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[9]  (
	.Q(PosDet3BOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[8]  (
	.Q(PosDet3BOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[7]  (
	.Q(PosDet3BOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[6]  (
	.Q(PosDet3BOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[5]  (
	.Q(PosDet3BOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[4]  (
	.Q(PosDet3BOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[3]  (
	.Q(PosDet3BOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[2]  (
	.Q(PosDet3BOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[1]  (
	.Q(PosDet3BOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOnStep[0]  (
	.Q(PosDet3BOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_80_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[15]  (
	.Q(PosDet3BOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[14]  (
	.Q(PosDet3BOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[13]  (
	.Q(PosDet3BOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[12]  (
	.Q(PosDet3BOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[11]  (
	.Q(PosDet3BOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[10]  (
	.Q(PosDet3BOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[9]  (
	.Q(PosDet3BOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[8]  (
	.Q(PosDet3BOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[7]  (
	.Q(PosDet3BOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[6]  (
	.Q(PosDet3BOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[5]  (
	.Q(PosDet3BOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[4]  (
	.Q(PosDet3BOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[3]  (
	.Q(PosDet3BOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[2]  (
	.Q(PosDet3BOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[1]  (
	.Q(PosDet3BOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3BOffStep[0]  (
	.Q(PosDet3BOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_81_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[15]  (
	.Q(PosDet3AOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[14]  (
	.Q(PosDet3AOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[13]  (
	.Q(PosDet3AOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[12]  (
	.Q(PosDet3AOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[11]  (
	.Q(PosDet3AOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[10]  (
	.Q(PosDet3AOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[9]  (
	.Q(PosDet3AOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[8]  (
	.Q(PosDet3AOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[7]  (
	.Q(PosDet3AOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[6]  (
	.Q(PosDet3AOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[5]  (
	.Q(PosDet3AOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[4]  (
	.Q(PosDet3AOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[3]  (
	.Q(PosDet3AOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[2]  (
	.Q(PosDet3AOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[1]  (
	.Q(PosDet3AOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOnStep[0]  (
	.Q(PosDet3AOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_82_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[15]  (
	.Q(PosDet3AOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[14]  (
	.Q(PosDet3AOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[13]  (
	.Q(PosDet3AOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[12]  (
	.Q(PosDet3AOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[11]  (
	.Q(PosDet3AOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[10]  (
	.Q(PosDet3AOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[9]  (
	.Q(PosDet3AOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[8]  (
	.Q(PosDet3AOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[7]  (
	.Q(PosDet3AOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[6]  (
	.Q(PosDet3AOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[5]  (
	.Q(PosDet3AOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[4]  (
	.Q(PosDet3AOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[3]  (
	.Q(PosDet3AOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[2]  (
	.Q(PosDet3AOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[1]  (
	.Q(PosDet3AOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet3AOffStep[0]  (
	.Q(PosDet3AOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_83_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[15]  (
	.Q(PosDet2BOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[14]  (
	.Q(PosDet2BOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[13]  (
	.Q(PosDet2BOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[12]  (
	.Q(PosDet2BOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[11]  (
	.Q(PosDet2BOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[10]  (
	.Q(PosDet2BOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[9]  (
	.Q(PosDet2BOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[8]  (
	.Q(PosDet2BOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[7]  (
	.Q(PosDet2BOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[6]  (
	.Q(PosDet2BOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[5]  (
	.Q(PosDet2BOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[4]  (
	.Q(PosDet2BOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[3]  (
	.Q(PosDet2BOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[2]  (
	.Q(PosDet2BOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[1]  (
	.Q(PosDet2BOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOnStep[0]  (
	.Q(PosDet2BOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_84_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[15]  (
	.Q(PosDet2BOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[14]  (
	.Q(PosDet2BOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[13]  (
	.Q(PosDet2BOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[12]  (
	.Q(PosDet2BOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[11]  (
	.Q(PosDet2BOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[10]  (
	.Q(PosDet2BOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[9]  (
	.Q(PosDet2BOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[8]  (
	.Q(PosDet2BOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[7]  (
	.Q(PosDet2BOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[6]  (
	.Q(PosDet2BOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[5]  (
	.Q(PosDet2BOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[4]  (
	.Q(PosDet2BOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[3]  (
	.Q(PosDet2BOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[2]  (
	.Q(PosDet2BOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[1]  (
	.Q(PosDet2BOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2BOffStep[0]  (
	.Q(PosDet2BOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_85_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[15]  (
	.Q(PosDet2AOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[14]  (
	.Q(PosDet2AOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[13]  (
	.Q(PosDet2AOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[12]  (
	.Q(PosDet2AOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[11]  (
	.Q(PosDet2AOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[10]  (
	.Q(PosDet2AOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[9]  (
	.Q(PosDet2AOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[8]  (
	.Q(PosDet2AOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[7]  (
	.Q(PosDet2AOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[6]  (
	.Q(PosDet2AOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[5]  (
	.Q(PosDet2AOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[4]  (
	.Q(PosDet2AOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[3]  (
	.Q(PosDet2AOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[2]  (
	.Q(PosDet2AOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[1]  (
	.Q(PosDet2AOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOnStep[0]  (
	.Q(PosDet2AOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_86_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[15]  (
	.Q(PosDet2AOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[14]  (
	.Q(PosDet2AOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[13]  (
	.Q(PosDet2AOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[12]  (
	.Q(PosDet2AOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[11]  (
	.Q(PosDet2AOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[10]  (
	.Q(PosDet2AOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[9]  (
	.Q(PosDet2AOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[8]  (
	.Q(PosDet2AOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[7]  (
	.Q(PosDet2AOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[6]  (
	.Q(PosDet2AOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[5]  (
	.Q(PosDet2AOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[4]  (
	.Q(PosDet2AOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[3]  (
	.Q(PosDet2AOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[2]  (
	.Q(PosDet2AOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[1]  (
	.Q(PosDet2AOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet2AOffStep[0]  (
	.Q(PosDet2AOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_87_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[15]  (
	.Q(PosDet1BOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[14]  (
	.Q(PosDet1BOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[13]  (
	.Q(PosDet1BOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[12]  (
	.Q(PosDet1BOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[11]  (
	.Q(PosDet1BOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[10]  (
	.Q(PosDet1BOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[9]  (
	.Q(PosDet1BOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[8]  (
	.Q(PosDet1BOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[7]  (
	.Q(PosDet1BOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[6]  (
	.Q(PosDet1BOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[5]  (
	.Q(PosDet1BOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[4]  (
	.Q(PosDet1BOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[3]  (
	.Q(PosDet1BOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[2]  (
	.Q(PosDet1BOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[1]  (
	.Q(PosDet1BOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOnStep[0]  (
	.Q(PosDet1BOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_88_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[15]  (
	.Q(PosDet1BOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[14]  (
	.Q(PosDet1BOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[13]  (
	.Q(PosDet1BOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[12]  (
	.Q(PosDet1BOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[11]  (
	.Q(PosDet1BOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[10]  (
	.Q(PosDet1BOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[9]  (
	.Q(PosDet1BOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[8]  (
	.Q(PosDet1BOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[7]  (
	.Q(PosDet1BOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[6]  (
	.Q(PosDet1BOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[5]  (
	.Q(PosDet1BOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[4]  (
	.Q(PosDet1BOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[3]  (
	.Q(PosDet1BOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[2]  (
	.Q(PosDet1BOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[1]  (
	.Q(PosDet1BOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1BOffStep[0]  (
	.Q(PosDet1BOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_89_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[15]  (
	.Q(PosDet1AOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[14]  (
	.Q(PosDet1AOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[13]  (
	.Q(PosDet1AOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[12]  (
	.Q(PosDet1AOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[11]  (
	.Q(PosDet1AOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[10]  (
	.Q(PosDet1AOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[9]  (
	.Q(PosDet1AOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[8]  (
	.Q(PosDet1AOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[7]  (
	.Q(PosDet1AOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[6]  (
	.Q(PosDet1AOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[5]  (
	.Q(PosDet1AOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[4]  (
	.Q(PosDet1AOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[3]  (
	.Q(PosDet1AOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[2]  (
	.Q(PosDet1AOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[1]  (
	.Q(PosDet1AOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOnStep[0]  (
	.Q(PosDet1AOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_90_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[15]  (
	.Q(PosDet1AOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[14]  (
	.Q(PosDet1AOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[13]  (
	.Q(PosDet1AOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[12]  (
	.Q(PosDet1AOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[11]  (
	.Q(PosDet1AOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[10]  (
	.Q(PosDet1AOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[9]  (
	.Q(PosDet1AOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[8]  (
	.Q(PosDet1AOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[7]  (
	.Q(PosDet1AOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[6]  (
	.Q(PosDet1AOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[5]  (
	.Q(PosDet1AOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[4]  (
	.Q(PosDet1AOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[3]  (
	.Q(PosDet1AOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[2]  (
	.Q(PosDet1AOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[1]  (
	.Q(PosDet1AOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet1AOffStep[0]  (
	.Q(PosDet1AOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_91_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[15]  (
	.Q(PosDet0BOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[14]  (
	.Q(PosDet0BOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[13]  (
	.Q(PosDet0BOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[12]  (
	.Q(PosDet0BOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[11]  (
	.Q(PosDet0BOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[10]  (
	.Q(PosDet0BOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[9]  (
	.Q(PosDet0BOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[8]  (
	.Q(PosDet0BOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[7]  (
	.Q(PosDet0BOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[6]  (
	.Q(PosDet0BOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[5]  (
	.Q(PosDet0BOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[4]  (
	.Q(PosDet0BOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[3]  (
	.Q(PosDet0BOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[2]  (
	.Q(PosDet0BOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[1]  (
	.Q(PosDet0BOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOnStep[0]  (
	.Q(PosDet0BOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_92_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[15]  (
	.Q(PosDet0BOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[14]  (
	.Q(PosDet0BOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[13]  (
	.Q(PosDet0BOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[12]  (
	.Q(PosDet0BOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[11]  (
	.Q(PosDet0BOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[10]  (
	.Q(PosDet0BOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[9]  (
	.Q(PosDet0BOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[8]  (
	.Q(PosDet0BOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[7]  (
	.Q(PosDet0BOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[6]  (
	.Q(PosDet0BOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[5]  (
	.Q(PosDet0BOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[4]  (
	.Q(PosDet0BOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[3]  (
	.Q(PosDet0BOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[2]  (
	.Q(PosDet0BOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[1]  (
	.Q(PosDet0BOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0BOffStep[0]  (
	.Q(PosDet0BOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_93_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[15]  (
	.Q(PosDet0AOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[14]  (
	.Q(PosDet0AOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[13]  (
	.Q(PosDet0AOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[12]  (
	.Q(PosDet0AOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[11]  (
	.Q(PosDet0AOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[10]  (
	.Q(PosDet0AOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[9]  (
	.Q(PosDet0AOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[8]  (
	.Q(PosDet0AOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[7]  (
	.Q(PosDet0AOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[6]  (
	.Q(PosDet0AOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[5]  (
	.Q(PosDet0AOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[4]  (
	.Q(PosDet0AOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[3]  (
	.Q(PosDet0AOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[2]  (
	.Q(PosDet0AOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[1]  (
	.Q(PosDet0AOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOnStep[0]  (
	.Q(PosDet0AOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_94_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[15]  (
	.Q(PosDet0AOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[14]  (
	.Q(PosDet0AOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[13]  (
	.Q(PosDet0AOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[12]  (
	.Q(PosDet0AOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[11]  (
	.Q(PosDet0AOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[10]  (
	.Q(PosDet0AOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[9]  (
	.Q(PosDet0AOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[8]  (
	.Q(PosDet0AOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[7]  (
	.Q(PosDet0AOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[6]  (
	.Q(PosDet0AOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[5]  (
	.Q(PosDet0AOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[4]  (
	.Q(PosDet0AOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[3]  (
	.Q(PosDet0AOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[2]  (
	.Q(PosDet0AOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[1]  (
	.Q(PosDet0AOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDet0AOffStep[0]  (
	.Q(PosDet0AOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_95_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[15]  (
	.Q(PosDetHomeBOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[14]  (
	.Q(PosDetHomeBOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[13]  (
	.Q(PosDetHomeBOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[12]  (
	.Q(PosDetHomeBOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[11]  (
	.Q(PosDetHomeBOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[10]  (
	.Q(PosDetHomeBOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[9]  (
	.Q(PosDetHomeBOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[8]  (
	.Q(PosDetHomeBOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[7]  (
	.Q(PosDetHomeBOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[6]  (
	.Q(PosDetHomeBOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[5]  (
	.Q(PosDetHomeBOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[4]  (
	.Q(PosDetHomeBOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[3]  (
	.Q(PosDetHomeBOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[2]  (
	.Q(PosDetHomeBOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[1]  (
	.Q(PosDetHomeBOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOnStep[0]  (
	.Q(PosDetHomeBOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_16_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[15]  (
	.Q(PosDetHomeBOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[14]  (
	.Q(PosDetHomeBOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[13]  (
	.Q(PosDetHomeBOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[12]  (
	.Q(PosDetHomeBOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[11]  (
	.Q(PosDetHomeBOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[10]  (
	.Q(PosDetHomeBOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[9]  (
	.Q(PosDetHomeBOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[8]  (
	.Q(PosDetHomeBOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[7]  (
	.Q(PosDetHomeBOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[6]  (
	.Q(PosDetHomeBOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[5]  (
	.Q(PosDetHomeBOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[4]  (
	.Q(PosDetHomeBOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[3]  (
	.Q(PosDetHomeBOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[2]  (
	.Q(PosDetHomeBOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[1]  (
	.Q(PosDetHomeBOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeBOffStep[0]  (
	.Q(PosDetHomeBOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_17_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[15]  (
	.Q(PosDetHomeAOnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[14]  (
	.Q(PosDetHomeAOnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[13]  (
	.Q(PosDetHomeAOnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[12]  (
	.Q(PosDetHomeAOnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[11]  (
	.Q(PosDetHomeAOnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[10]  (
	.Q(PosDetHomeAOnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[9]  (
	.Q(PosDetHomeAOnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[8]  (
	.Q(PosDetHomeAOnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[7]  (
	.Q(PosDetHomeAOnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[6]  (
	.Q(PosDetHomeAOnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[5]  (
	.Q(PosDetHomeAOnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[4]  (
	.Q(PosDetHomeAOnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[3]  (
	.Q(PosDetHomeAOnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[2]  (
	.Q(PosDetHomeAOnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[1]  (
	.Q(PosDetHomeAOnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOnStep[0]  (
	.Q(PosDetHomeAOnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_18_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[15]  (
	.Q(PosDetHomeAOffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[14]  (
	.Q(PosDetHomeAOffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[13]  (
	.Q(PosDetHomeAOffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[12]  (
	.Q(PosDetHomeAOffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[11]  (
	.Q(PosDetHomeAOffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[10]  (
	.Q(PosDetHomeAOffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[9]  (
	.Q(PosDetHomeAOffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[8]  (
	.Q(PosDetHomeAOffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[7]  (
	.Q(PosDetHomeAOffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[6]  (
	.Q(PosDetHomeAOffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[5]  (
	.Q(PosDetHomeAOffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[4]  (
	.Q(PosDetHomeAOffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[3]  (
	.Q(PosDetHomeAOffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[2]  (
	.Q(PosDetHomeAOffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[1]  (
	.Q(PosDetHomeAOffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetHomeAOffStep[0]  (
	.Q(PosDetHomeAOffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_19_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[15]  (
	.Q(PosDetB2OnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[14]  (
	.Q(PosDetB2OnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[13]  (
	.Q(PosDetB2OnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[12]  (
	.Q(PosDetB2OnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[11]  (
	.Q(PosDetB2OnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[10]  (
	.Q(PosDetB2OnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[9]  (
	.Q(PosDetB2OnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[8]  (
	.Q(PosDetB2OnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[7]  (
	.Q(PosDetB2OnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[6]  (
	.Q(PosDetB2OnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[5]  (
	.Q(PosDetB2OnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[4]  (
	.Q(PosDetB2OnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[3]  (
	.Q(PosDetB2OnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[2]  (
	.Q(PosDetB2OnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[1]  (
	.Q(PosDetB2OnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OnStep[0]  (
	.Q(PosDetB2OnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_20_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[15]  (
	.Q(PosDetB2OffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[14]  (
	.Q(PosDetB2OffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[13]  (
	.Q(PosDetB2OffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[12]  (
	.Q(PosDetB2OffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[11]  (
	.Q(PosDetB2OffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[10]  (
	.Q(PosDetB2OffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[9]  (
	.Q(PosDetB2OffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[8]  (
	.Q(PosDetB2OffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[7]  (
	.Q(PosDetB2OffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[6]  (
	.Q(PosDetB2OffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[5]  (
	.Q(PosDetB2OffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[4]  (
	.Q(PosDetB2OffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[3]  (
	.Q(PosDetB2OffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[2]  (
	.Q(PosDetB2OffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[1]  (
	.Q(PosDetB2OffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB2OffStep[0]  (
	.Q(PosDetB2OffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_21_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[15]  (
	.Q(PosDetB1OnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[14]  (
	.Q(PosDetB1OnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[13]  (
	.Q(PosDetB1OnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[12]  (
	.Q(PosDetB1OnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[11]  (
	.Q(PosDetB1OnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[10]  (
	.Q(PosDetB1OnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[9]  (
	.Q(PosDetB1OnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[8]  (
	.Q(PosDetB1OnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[7]  (
	.Q(PosDetB1OnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[6]  (
	.Q(PosDetB1OnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[5]  (
	.Q(PosDetB1OnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[4]  (
	.Q(PosDetB1OnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[3]  (
	.Q(PosDetB1OnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[2]  (
	.Q(PosDetB1OnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[1]  (
	.Q(PosDetB1OnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OnStep[0]  (
	.Q(PosDetB1OnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_22_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[15]  (
	.Q(PosDetB1OffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[14]  (
	.Q(PosDetB1OffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[13]  (
	.Q(PosDetB1OffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[12]  (
	.Q(PosDetB1OffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[11]  (
	.Q(PosDetB1OffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[10]  (
	.Q(PosDetB1OffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[9]  (
	.Q(PosDetB1OffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[8]  (
	.Q(PosDetB1OffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[7]  (
	.Q(PosDetB1OffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[6]  (
	.Q(PosDetB1OffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[5]  (
	.Q(PosDetB1OffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[4]  (
	.Q(PosDetB1OffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[3]  (
	.Q(PosDetB1OffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[2]  (
	.Q(PosDetB1OffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[1]  (
	.Q(PosDetB1OffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB1OffStep[0]  (
	.Q(PosDetB1OffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_23_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[15]  (
	.Q(PosDetB0OnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[14]  (
	.Q(PosDetB0OnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[13]  (
	.Q(PosDetB0OnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[12]  (
	.Q(PosDetB0OnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[11]  (
	.Q(PosDetB0OnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[10]  (
	.Q(PosDetB0OnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[9]  (
	.Q(PosDetB0OnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[8]  (
	.Q(PosDetB0OnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[7]  (
	.Q(PosDetB0OnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[6]  (
	.Q(PosDetB0OnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[5]  (
	.Q(PosDetB0OnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[4]  (
	.Q(PosDetB0OnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[3]  (
	.Q(PosDetB0OnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[2]  (
	.Q(PosDetB0OnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[1]  (
	.Q(PosDetB0OnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OnStep[0]  (
	.Q(PosDetB0OnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_24_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[15]  (
	.Q(PosDetB0OffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[14]  (
	.Q(PosDetB0OffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[13]  (
	.Q(PosDetB0OffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[12]  (
	.Q(PosDetB0OffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[11]  (
	.Q(PosDetB0OffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[10]  (
	.Q(PosDetB0OffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[9]  (
	.Q(PosDetB0OffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[8]  (
	.Q(PosDetB0OffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[7]  (
	.Q(PosDetB0OffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[6]  (
	.Q(PosDetB0OffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[5]  (
	.Q(PosDetB0OffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[4]  (
	.Q(PosDetB0OffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[3]  (
	.Q(PosDetB0OffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[2]  (
	.Q(PosDetB0OffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[1]  (
	.Q(PosDetB0OffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetB0OffStep[0]  (
	.Q(PosDetB0OffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_25_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[15]  (
	.Q(PosDetA2OnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[14]  (
	.Q(PosDetA2OnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[13]  (
	.Q(PosDetA2OnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[12]  (
	.Q(PosDetA2OnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[11]  (
	.Q(PosDetA2OnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[10]  (
	.Q(PosDetA2OnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[9]  (
	.Q(PosDetA2OnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[8]  (
	.Q(PosDetA2OnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[7]  (
	.Q(PosDetA2OnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[6]  (
	.Q(PosDetA2OnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[5]  (
	.Q(PosDetA2OnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[4]  (
	.Q(PosDetA2OnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[3]  (
	.Q(PosDetA2OnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[2]  (
	.Q(PosDetA2OnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[1]  (
	.Q(PosDetA2OnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OnStep[0]  (
	.Q(PosDetA2OnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_26_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[15]  (
	.Q(PosDetA2OffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[14]  (
	.Q(PosDetA2OffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[13]  (
	.Q(PosDetA2OffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[12]  (
	.Q(PosDetA2OffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[11]  (
	.Q(PosDetA2OffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[10]  (
	.Q(PosDetA2OffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[9]  (
	.Q(PosDetA2OffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[8]  (
	.Q(PosDetA2OffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[7]  (
	.Q(PosDetA2OffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[6]  (
	.Q(PosDetA2OffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[5]  (
	.Q(PosDetA2OffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[4]  (
	.Q(PosDetA2OffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[3]  (
	.Q(PosDetA2OffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[2]  (
	.Q(PosDetA2OffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[1]  (
	.Q(PosDetA2OffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA2OffStep[0]  (
	.Q(PosDetA2OffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_27_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[15]  (
	.Q(PosDetA1OnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[14]  (
	.Q(PosDetA1OnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[13]  (
	.Q(PosDetA1OnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[12]  (
	.Q(PosDetA1OnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[11]  (
	.Q(PosDetA1OnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[10]  (
	.Q(PosDetA1OnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[9]  (
	.Q(PosDetA1OnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[8]  (
	.Q(PosDetA1OnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[7]  (
	.Q(PosDetA1OnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[6]  (
	.Q(PosDetA1OnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[5]  (
	.Q(PosDetA1OnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[4]  (
	.Q(PosDetA1OnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[3]  (
	.Q(PosDetA1OnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[2]  (
	.Q(PosDetA1OnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[1]  (
	.Q(PosDetA1OnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OnStep[0]  (
	.Q(PosDetA1OnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_28_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[15]  (
	.Q(PosDetA1OffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[14]  (
	.Q(PosDetA1OffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[13]  (
	.Q(PosDetA1OffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[12]  (
	.Q(PosDetA1OffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[11]  (
	.Q(PosDetA1OffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[10]  (
	.Q(PosDetA1OffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[9]  (
	.Q(PosDetA1OffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[8]  (
	.Q(PosDetA1OffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[7]  (
	.Q(PosDetA1OffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[6]  (
	.Q(PosDetA1OffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[5]  (
	.Q(PosDetA1OffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[4]  (
	.Q(PosDetA1OffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[3]  (
	.Q(PosDetA1OffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[2]  (
	.Q(PosDetA1OffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[1]  (
	.Q(PosDetA1OffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA1OffStep[0]  (
	.Q(PosDetA1OffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_29_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[15]  (
	.Q(PosDetA0OnStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[14]  (
	.Q(PosDetA0OnStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[13]  (
	.Q(PosDetA0OnStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[12]  (
	.Q(PosDetA0OnStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[11]  (
	.Q(PosDetA0OnStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[10]  (
	.Q(PosDetA0OnStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[9]  (
	.Q(PosDetA0OnStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[8]  (
	.Q(PosDetA0OnStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[7]  (
	.Q(PosDetA0OnStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[6]  (
	.Q(PosDetA0OnStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[5]  (
	.Q(PosDetA0OnStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[4]  (
	.Q(PosDetA0OnStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[3]  (
	.Q(PosDetA0OnStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[2]  (
	.Q(PosDetA0OnStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[1]  (
	.Q(PosDetA0OnStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OnStep[0]  (
	.Q(PosDetA0OnStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_30_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[15]  (
	.Q(PosDetA0OffStep_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[15]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[14]  (
	.Q(PosDetA0OffStep_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[14]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[13]  (
	.Q(PosDetA0OffStep_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[13]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[12]  (
	.Q(PosDetA0OffStep_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[12]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[11]  (
	.Q(PosDetA0OffStep_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[11]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[10]  (
	.Q(PosDetA0OffStep_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[10]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[9]  (
	.Q(PosDetA0OffStep_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[9]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[8]  (
	.Q(PosDetA0OffStep_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[8]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[7]  (
	.Q(PosDetA0OffStep_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[7]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[6]  (
	.Q(PosDetA0OffStep_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[6]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[5]  (
	.Q(PosDetA0OffStep_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[5]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[4]  (
	.Q(PosDetA0OffStep_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[4]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[3]  (
	.Q(PosDetA0OffStep_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[3]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[2]  (
	.Q(PosDetA0OffStep_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[2]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[1]  (
	.Q(PosDetA0OffStep_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[1]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE \PosDetA0OffStep[0]  (
	.Q(PosDetA0OffStep_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorCurrentStep[0]),
	.EN(un1_MasterReset_31_or),
	.LAT(GND),
	.SD(GND),
	.SLn(PosDet7BOnStep_0_sqmuxa_i)
);
// @49:2621
  SLE LastPosSenseBit0B (
	.Q(LastPosSenseBit0B_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseHomeB_c),
	.EN(N_1850_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE LastPosSenseBit1A (
	.Q(LastPosSenseBit1A_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit0A_c),
	.EN(N_1854_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE LastPosSenseBit1B (
	.Q(LastPosSenseBit1B_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit0B_c),
	.EN(N_1851_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE LastPosSenseBit2A (
	.Q(LastPosSenseBit2A_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit1A_c),
	.EN(N_1693_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE LastPosSenseBit2B (
	.Q(LastPosSenseBit2B_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit1B_c),
	.EN(N_1691_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE LastPosSenseHomeA (
	.Q(LastPosSenseHomeA_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit2A_c),
	.EN(N_1853_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE LastPosSenseHomeB (
	.Q(LastPosSenseHomeB_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit2B_c),
	.EN(N_1692_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE LastMotorStepEdge (
	.Q(LastMotorStepEdge_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MotorStepEdge),
	.EN(N_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE LastPosSenseBit0A (
	.Q(LastPosSenseBit0A_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseHomeA_c),
	.EN(N_1849_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \LastPosSenseA[0]  (
	.Q(LastPosSenseA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit2A_c),
	.EN(LastPosSenseA_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \LastPosSenseB[3]  (
	.Q(LastPosSenseB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit1B_c),
	.EN(LastPosSenseB_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \LastPosSenseB[2]  (
	.Q(LastPosSenseB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit0B_c),
	.EN(LastPosSenseB_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \LastPosSenseB[1]  (
	.Q(LastPosSenseB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseHomeB_c),
	.EN(LastPosSenseB_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \LastPosSenseB[0]  (
	.Q(LastPosSenseB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit2B_c),
	.EN(LastPosSenseB_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \LastPosSenseA[3]  (
	.Q(LastPosSenseA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit1A_c),
	.EN(LastPosSenseA_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \LastPosSenseA[2]  (
	.Q(LastPosSenseA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseBit0A_c),
	.EN(LastPosSenseA_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2621
  SLE \LastPosSenseA[1]  (
	.Q(LastPosSenseA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(PosSenseHomeA_c),
	.EN(LastPosSenseA_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:2706
  CFG2 un41_motorstepedge_3_0_x2 (
	.A(LastPosSenseA_Z[3]),
	.B(PosSenseBit1A_c),
	.Y(N_121_i)
);
defparam un41_motorstepedge_3_0_x2.INIT=4'h6;
// @49:2748
  CFG2 un74_motorstepedge_3_0_x2 (
	.A(LastPosSenseB_Z[3]),
	.B(PosSenseBit1B_c),
	.Y(N_122_i)
);
defparam un74_motorstepedge_3_0_x2.INIT=4'h6;
// @49:1619
  CFG2 MonitorAdcReset_i (
	.A(shot_i),
	.B(MonitorAdcReset),
	.Y(MonitorAdcReset_i_Z)
);
defparam MonitorAdcReset_i.INIT=4'hE;
// @49:2347
  CFG2 UartGpsFifoReset_i (
	.A(shot_i),
	.B(UartGpsFifoReset),
	.Y(UartGpsFifoReset_i_Z)
);
defparam UartGpsFifoReset_i.INIT=4'hE;
// @49:2235
  CFG2 UartUsbFifoReset_i (
	.A(shot_i),
	.B(UartUsbFifoReset),
	.Y(UartUsbFifoReset_i_Z)
);
defparam UartUsbFifoReset_i.INIT=4'hE;
// @49:1983
  CFG2 Uart2FifoReset_i (
	.A(shot_i),
	.B(Uart2FifoReset),
	.Y(Uart2FifoReset_i_Z)
);
defparam Uart2FifoReset_i.INIT=4'hE;
// @49:1781
  CFG2 Uart0FifoReset_i (
	.A(shot_i),
	.B(Uart0FifoReset),
	.Y(Uart0FifoReset_i_Z)
);
defparam Uart0FifoReset_i.INIT=4'hE;
// @49:2094
  CFG2 Uart3FifoReset_i (
	.A(shot_i),
	.B(Uart3FifoReset),
	.Y(Uart3FifoReset_i_Z)
);
defparam Uart3FifoReset_i.INIT=4'hE;
// @49:1877
  CFG2 Uart1FifoReset_i (
	.A(shot_i),
	.B(Uart1FifoReset),
	.Y(Uart1FifoReset_i_Z)
);
defparam Uart1FifoReset_i.INIT=4'hE;
// @18:436
  CFG4 un1_MasterReset_92_or_0_0_a2_2 (
	.A(PosSenseHomeB_c),
	.B(PosSenseBit2B_c),
	.C(PosSenseBit1B_c),
	.D(PosSenseBit0B_c),
	.Y(un1_MasterReset_92_or_0_0_a2_2_Z)
);
defparam un1_MasterReset_92_or_0_0_a2_2.INIT=16'h2000;
// @18:436
  CFG4 un1_MasterReset_94_or_0_a2_2 (
	.A(PosSenseHomeA_c),
	.B(PosSenseBit2A_c),
	.C(PosSenseBit1A_c),
	.D(PosSenseBit0A_c),
	.Y(un1_MasterReset_94_or_0_a2_2_Z)
);
defparam un1_MasterReset_94_or_0_a2_2.INIT=16'h2000;
// @18:436
  CFG4 \LastPosSenseB_RNI687G1[0]  (
	.A(LastPosSenseB_Z[2]),
	.B(LastPosSenseB_Z[0]),
	.C(LastPosSenseB_Z[3]),
	.D(LastPosSenseB_Z[1]),
	.Y(un1_MasterReset_93_or_0_0_a2_1)
);
defparam \LastPosSenseB_RNI687G1[0] .INIT=16'h2000;
// @18:436
  CFG4 \LastPosSenseA_RNI2SQB1[0]  (
	.A(LastPosSenseA_Z[2]),
	.B(LastPosSenseA_Z[0]),
	.C(LastPosSenseA_Z[3]),
	.D(LastPosSenseA_Z[1]),
	.Y(un1_MasterReset_95_or_0_a2_1)
);
defparam \LastPosSenseA_RNI2SQB1[0] .INIT=16'h2000;
// @49:2748
  CFG4 un74_motorstepedge_NE_0 (
	.A(PosSenseBit2B_c),
	.B(PosSenseBit0B_c),
	.C(LastPosSenseB_Z[2]),
	.D(LastPosSenseB_Z[0]),
	.Y(un74_motorstepedge_NE_0_Z)
);
defparam un74_motorstepedge_NE_0.INIT=16'h7DBE;
// @49:2706
  CFG4 un41_motorstepedge_NE_0 (
	.A(PosSenseBit2A_c),
	.B(PosSenseBit0A_c),
	.C(LastPosSenseA_Z[2]),
	.D(LastPosSenseA_Z[0]),
	.Y(un41_motorstepedge_NE_0_Z)
);
defparam un41_motorstepedge_NE_0.INIT=16'h7DBE;
// @49:2542
  CFG3 un3_motordriveaplus (
	.A(ShootThruIxnaeAPlus),
	.B(MotorEnable),
	.C(MotorAPlus),
	.Y(MotorDriveAPlus_c)
);
defparam un3_motordriveaplus.INIT=8'h80;
// @49:2543
  CFG3 un3_motordriveaminus (
	.A(ShootThruIxnaeAMinus),
	.B(MotorEnable),
	.C(MotorAMinus),
	.Y(MotorDriveAMinus_c)
);
defparam un3_motordriveaminus.INIT=8'h80;
// @49:2544
  CFG3 un3_motordrivebplus (
	.A(ShootThruIxnaeBPlus),
	.B(MotorEnable),
	.C(MotorBPlus),
	.Y(MotorDriveBPlus_c)
);
defparam un3_motordrivebplus.INIT=8'h80;
// @49:2545
  CFG3 un3_motordrivebminus (
	.A(ShootThruIxnaeBMinus),
	.B(MotorEnable),
	.C(MotorBMinus),
	.Y(MotorDriveBMinus_c)
);
defparam un3_motordrivebminus.INIT=8'h80;
// @49:2697
  CFG3 LastPosSenseBit0A_0_sqmuxa_1_i_o3 (
	.A(LastMotorStepEdge_Z),
	.B(MotorStepEdge),
	.C(shot_i),
	.Y(N_1856)
);
defparam LastPosSenseBit0A_0_sqmuxa_1_i_o3.INIT=8'hFB;
// @49:2706
  CFG4 un41_motorstepedge_NE (
	.A(N_121_i),
	.B(un41_motorstepedge_NE_0_Z),
	.C(PosSenseHomeA_c),
	.D(LastPosSenseA_Z[1]),
	.Y(un41_motorstepedge_NE_Z)
);
defparam un41_motorstepedge_NE.INIT=16'hEFFE;
// @49:2748
  CFG4 un74_motorstepedge_NE (
	.A(N_122_i),
	.B(un74_motorstepedge_NE_0_Z),
	.C(PosSenseHomeB_c),
	.D(LastPosSenseB_Z[1]),
	.Y(un74_motorstepedge_NE_Z)
);
defparam un74_motorstepedge_NE.INIT=16'hEFFE;
// @49:2621
  CFG4 LastMotorStepEdge_RNO (
	.A(LastMotorStepEdge_Z),
	.B(MotorStepEdge),
	.C(ResetSteps_i),
	.D(shot_i),
	.Y(N_7_i)
);
defparam LastMotorStepEdge_RNO.INIT=16'h0006;
// @18:436
  CFG4 LastPosSenseBit1B_RNI7K1G1 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit0B_c),
	.D(LastPosSenseBit1B_Z),
	.Y(un1_MasterReset_22_or)
);
defparam LastPosSenseBit1B_RNI7K1G1.INIT=16'hCDCC;
// @18:436
  CFG4 LastPosSenseBit1B_RNI7K1G1_0 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit0B_c),
	.D(LastPosSenseBit1B_Z),
	.Y(un1_MasterReset_23_or)
);
defparam LastPosSenseBit1B_RNI7K1G1_0.INIT=16'hCCDC;
// @18:436
  CFG4 LastPosSenseBit2B_RNI9RGK1 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit1B_c),
	.D(LastPosSenseBit2B_Z),
	.Y(un1_MasterReset_20_or)
);
defparam LastPosSenseBit2B_RNI9RGK1.INIT=16'hCDCC;
// @18:436
  CFG4 LastPosSenseBit2B_RNI9RGK1_0 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit1B_c),
	.D(LastPosSenseBit2B_Z),
	.Y(un1_MasterReset_21_or)
);
defparam LastPosSenseBit2B_RNI9RGK1_0.INIT=16'hCCDC;
// @18:436
  CFG4 LastPosSenseBit2A_RNI7M6Q1_0 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit1A_c),
	.D(LastPosSenseBit2A_Z),
	.Y(un1_MasterReset_27_or)
);
defparam LastPosSenseBit2A_RNI7M6Q1_0.INIT=16'hCCDC;
// @18:436
  CFG4 LastPosSenseHomeA_RNI0D7E1 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit2A_c),
	.D(LastPosSenseHomeA_Z),
	.Y(un1_MasterReset_18_or)
);
defparam LastPosSenseHomeA_RNI0D7E1.INIT=16'hCDCC;
// @18:436
  CFG4 LastPosSenseBit1A_RNI5FNL1 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit0A_c),
	.D(LastPosSenseBit1A_Z),
	.Y(un1_MasterReset_28_or)
);
defparam LastPosSenseBit1A_RNI5FNL1.INIT=16'hCDCC;
// @18:436
  CFG4 LastPosSenseHomeA_RNI0D7E1_0 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit2A_c),
	.D(LastPosSenseHomeA_Z),
	.Y(un1_MasterReset_19_or)
);
defparam LastPosSenseHomeA_RNI0D7E1_0.INIT=16'hCCDC;
// @18:436
  CFG4 LastPosSenseBit0A_RNIU2BD1_0 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseHomeA_c),
	.D(LastPosSenseBit0A_Z),
	.Y(un1_MasterReset_31_or)
);
defparam LastPosSenseBit0A_RNIU2BD1_0.INIT=16'hCCDC;
// @18:436
  CFG4 LastPosSenseBit0A_RNIU2BD1 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseHomeA_c),
	.D(LastPosSenseBit0A_Z),
	.Y(un1_MasterReset_30_or)
);
defparam LastPosSenseBit0A_RNIU2BD1.INIT=16'hCDCC;
// @18:436
  CFG4 LastPosSenseHomeB_RNI2IHO1_0 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit2B_c),
	.D(LastPosSenseHomeB_Z),
	.Y(un1_MasterReset_17_or)
);
defparam LastPosSenseHomeB_RNI2IHO1_0.INIT=16'hCCDC;
// @18:436
  CFG4 LastPosSenseHomeB_RNI2IHO1 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit2B_c),
	.D(LastPosSenseHomeB_Z),
	.Y(un1_MasterReset_16_or)
);
defparam LastPosSenseHomeB_RNI2IHO1.INIT=16'hCDCC;
// @18:436
  CFG4 LastPosSenseBit0B_RNI08LN1_0 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseHomeB_c),
	.D(LastPosSenseBit0B_Z),
	.Y(un1_MasterReset_25_or)
);
defparam LastPosSenseBit0B_RNI08LN1_0.INIT=16'hCCDC;
// @18:436
  CFG4 LastPosSenseBit0B_RNI08LN1 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseHomeB_c),
	.D(LastPosSenseBit0B_Z),
	.Y(un1_MasterReset_24_or)
);
defparam LastPosSenseBit0B_RNI08LN1.INIT=16'hCDCC;
// @18:436
  CFG4 LastPosSenseBit1A_RNI5FNL1_0 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit0A_c),
	.D(LastPosSenseBit1A_Z),
	.Y(un1_MasterReset_29_or)
);
defparam LastPosSenseBit1A_RNI5FNL1_0.INIT=16'hCCDC;
// @18:436
  CFG4 LastPosSenseBit2A_RNI7M6Q1 (
	.A(N_1856),
	.B(ResetSteps_i_RNIDTSH),
	.C(PosSenseBit1A_c),
	.D(LastPosSenseBit2A_Z),
	.Y(un1_MasterReset_26_or)
);
defparam LastPosSenseBit2A_RNI7M6Q1.INIT=16'hCDCC;
// @49:2706
  CFG3 LastPosSenseA_0_sqmuxa_0_a2 (
	.A(un41_motorstepedge_NE_Z),
	.B(N_1856),
	.C(ResetSteps_i),
	.Y(LastPosSenseA_0_sqmuxa)
);
defparam LastPosSenseA_0_sqmuxa_0_a2.INIT=8'h02;
// @49:2748
  CFG3 LastPosSenseB_0_sqmuxa_0_a2 (
	.A(un74_motorstepedge_NE_Z),
	.B(N_1856),
	.C(ResetSteps_i),
	.Y(LastPosSenseB_0_sqmuxa)
);
defparam LastPosSenseB_0_sqmuxa_0_a2.INIT=8'h02;
// @49:2621
  CFG4 LastPosSenseBit0B_RNO (
	.A(ResetSteps_i),
	.B(N_1856),
	.C(PosSenseHomeB_c),
	.D(LastPosSenseBit0B_Z),
	.Y(N_1850_i)
);
defparam LastPosSenseBit0B_RNO.INIT=16'h0110;
// @49:2621
  CFG4 LastPosSenseBit1A_RNO (
	.A(ResetSteps_i),
	.B(N_1856),
	.C(PosSenseBit0A_c),
	.D(LastPosSenseBit1A_Z),
	.Y(N_1854_i)
);
defparam LastPosSenseBit1A_RNO.INIT=16'h0110;
// @49:2621
  CFG4 LastPosSenseBit1B_RNO (
	.A(ResetSteps_i),
	.B(N_1856),
	.C(PosSenseBit0B_c),
	.D(LastPosSenseBit1B_Z),
	.Y(N_1851_i)
);
defparam LastPosSenseBit1B_RNO.INIT=16'h0110;
// @49:2621
  CFG4 LastPosSenseBit2A_RNO (
	.A(ResetSteps_i),
	.B(N_1856),
	.C(PosSenseBit1A_c),
	.D(LastPosSenseBit2A_Z),
	.Y(N_1693_i)
);
defparam LastPosSenseBit2A_RNO.INIT=16'h0110;
// @49:2621
  CFG4 LastPosSenseBit2B_RNO (
	.A(ResetSteps_i),
	.B(N_1856),
	.C(PosSenseBit1B_c),
	.D(LastPosSenseBit2B_Z),
	.Y(N_1691_i)
);
defparam LastPosSenseBit2B_RNO.INIT=16'h0110;
// @49:2621
  CFG4 LastPosSenseHomeA_RNO (
	.A(ResetSteps_i),
	.B(N_1856),
	.C(PosSenseBit2A_c),
	.D(LastPosSenseHomeA_Z),
	.Y(N_1853_i)
);
defparam LastPosSenseHomeA_RNO.INIT=16'h0110;
// @49:2621
  CFG4 LastPosSenseHomeB_RNO (
	.A(ResetSteps_i),
	.B(N_1856),
	.C(PosSenseBit2B_c),
	.D(LastPosSenseHomeB_Z),
	.Y(N_1692_i)
);
defparam LastPosSenseHomeB_RNO.INIT=16'h0110;
// @49:2621
  CFG4 LastPosSenseBit0A_RNO (
	.A(ResetSteps_i),
	.B(N_1856),
	.C(PosSenseHomeA_c),
	.D(LastPosSenseBit0A_Z),
	.Y(N_1849_i)
);
defparam LastPosSenseBit0A_RNO.INIT=16'h0110;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIN9T72 (
	.A(un1_MasterReset_94_or_0_a2_2_Z),
	.B(un41_motorstepedge_NE_Z),
	.C(N_1856),
	.D(ResetSteps_i_RNIDTSH),
	.Y(un1_MasterReset_94_or)
);
defparam un41_motorstepedge_NE_RNIN9T72.INIT=16'hFF08;
// @18:436
  CFG4 un41_motorstepedge_NE_RNI8E2O2 (
	.A(un1_MasterReset_95_or_0_a2_1),
	.B(un41_motorstepedge_NE_Z),
	.C(N_1856),
	.D(ResetSteps_i_RNIDTSH),
	.Y(un1_MasterReset_95_or)
);
defparam un41_motorstepedge_NE_RNI8E2O2.INIT=16'hFF08;
// @18:436
  CFG4 \LastPosSenseA_RNIP18G1[0]  (
	.A(LastPosSenseA_Z[2]),
	.B(LastPosSenseA_Z[0]),
	.C(un41_motorstepedge_NE_Z),
	.D(N_1856),
	.Y(N_1951)
);
defparam \LastPosSenseA_RNIP18G1[0] .INIT=16'h0080;
// @18:436
  CFG4 \LastPosSenseA_RNIP18G1_0[0]  (
	.A(LastPosSenseA_Z[2]),
	.B(LastPosSenseA_Z[0]),
	.C(un41_motorstepedge_NE_Z),
	.D(N_1856),
	.Y(N_1950)
);
defparam \LastPosSenseA_RNIP18G1_0[0] .INIT=16'h0040;
// @18:436
  CFG4 un74_motorstepedge_NE_RNII3LF2 (
	.A(un1_MasterReset_93_or_0_0_a2_1),
	.B(un74_motorstepedge_NE_Z),
	.C(N_1856),
	.D(ResetSteps_i_RNIDTSH),
	.Y(un1_MasterReset_93_or)
);
defparam un74_motorstepedge_NE_RNII3LF2.INIT=16'hFF08;
// @18:436
  CFG4 \LastPosSenseB_RNI1HK51[0]  (
	.A(LastPosSenseB_Z[2]),
	.B(LastPosSenseB_Z[0]),
	.C(un74_motorstepedge_NE_Z),
	.D(N_1856),
	.Y(N_1954)
);
defparam \LastPosSenseB_RNI1HK51[0] .INIT=16'h0080;
// @18:436
  CFG4 \LastPosSenseB_RNI1HK51_0[0]  (
	.A(LastPosSenseB_Z[2]),
	.B(LastPosSenseB_Z[0]),
	.C(un74_motorstepedge_NE_Z),
	.D(N_1856),
	.Y(N_1947)
);
defparam \LastPosSenseB_RNI1HK51_0[0] .INIT=16'h0040;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIVT6U (
	.A(PosSenseHomeA_c),
	.B(PosSenseBit2A_c),
	.C(un41_motorstepedge_NE_Z),
	.D(N_1856),
	.Y(N_1953)
);
defparam un41_motorstepedge_NE_RNIVT6U.INIT=16'h0080;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIVT6U_0 (
	.A(PosSenseHomeA_c),
	.B(PosSenseBit2A_c),
	.C(un41_motorstepedge_NE_Z),
	.D(N_1856),
	.Y(N_1948)
);
defparam un41_motorstepedge_NE_RNIVT6U_0.INIT=16'h0040;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI17C42 (
	.A(un1_MasterReset_92_or_0_0_a2_2_Z),
	.B(un74_motorstepedge_NE_Z),
	.C(N_1856),
	.D(ResetSteps_i_RNIDTSH),
	.Y(un1_MasterReset_92_or)
);
defparam un74_motorstepedge_NE_RNI17C42.INIT=16'hFF08;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI7H161_0 (
	.A(PosSenseHomeB_c),
	.B(PosSenseBit2B_c),
	.C(un74_motorstepedge_NE_Z),
	.D(N_1856),
	.Y(N_1949)
);
defparam un74_motorstepedge_NE_RNI7H161_0.INIT=16'h0040;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI7H161 (
	.A(PosSenseHomeB_c),
	.B(PosSenseBit2B_c),
	.C(un74_motorstepedge_NE_Z),
	.D(N_1856),
	.Y(N_1952)
);
defparam un74_motorstepedge_NE_RNI7H161.INIT=16'h0080;
// @18:436
  CFG4 \LastPosSenseA_RNI8E2O2_2[1]  (
	.A(LastPosSenseA_Z[3]),
	.B(LastPosSenseA_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1951),
	.Y(un1_MasterReset_91_or)
);
defparam \LastPosSenseA_RNI8E2O2_2[1] .INIT=16'hF2F0;
// @18:436
  CFG4 \LastPosSenseA_RNI8E2O2[1]  (
	.A(LastPosSenseA_Z[3]),
	.B(LastPosSenseA_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1950),
	.Y(un1_MasterReset_87_or)
);
defparam \LastPosSenseA_RNI8E2O2[1] .INIT=16'hF8F0;
// @18:436
  CFG4 \LastPosSenseA_RNI8E2O2_3[1]  (
	.A(LastPosSenseA_Z[3]),
	.B(LastPosSenseA_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1950),
	.Y(un1_MasterReset_83_or)
);
defparam \LastPosSenseA_RNI8E2O2_3[1] .INIT=16'hF2F0;
// @18:436
  CFG4 \LastPosSenseA_RNI8E2O2_5[1]  (
	.A(LastPosSenseA_Z[3]),
	.B(LastPosSenseA_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1950),
	.Y(un1_MasterReset_67_or)
);
defparam \LastPosSenseA_RNI8E2O2_5[1] .INIT=16'hF1F0;
// @18:436
  CFG4 \LastPosSenseA_RNI8E2O2_1[1]  (
	.A(LastPosSenseA_Z[3]),
	.B(LastPosSenseA_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1951),
	.Y(un1_MasterReset_79_or)
);
defparam \LastPosSenseA_RNI8E2O2_1[1] .INIT=16'hF4F0;
// @18:436
  CFG4 \LastPosSenseA_RNI8E2O2_4[1]  (
	.A(LastPosSenseA_Z[3]),
	.B(LastPosSenseA_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1951),
	.Y(un1_MasterReset_75_or)
);
defparam \LastPosSenseA_RNI8E2O2_4[1] .INIT=16'hF1F0;
// @18:436
  CFG4 \LastPosSenseA_RNI8E2O2_0[1]  (
	.A(LastPosSenseA_Z[3]),
	.B(LastPosSenseA_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1950),
	.Y(un1_MasterReset_71_or)
);
defparam \LastPosSenseA_RNI8E2O2_0[1] .INIT=16'hF4F0;
// @18:436
  CFG4 \LastPosSenseB_RNII3LF2_3[1]  (
	.A(LastPosSenseB_Z[3]),
	.B(LastPosSenseB_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1954),
	.Y(un1_MasterReset_89_or)
);
defparam \LastPosSenseB_RNII3LF2_3[1] .INIT=16'hF2F0;
// @18:436
  CFG4 \LastPosSenseB_RNII3LF2[1]  (
	.A(LastPosSenseB_Z[3]),
	.B(LastPosSenseB_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1947),
	.Y(un1_MasterReset_85_or)
);
defparam \LastPosSenseB_RNII3LF2[1] .INIT=16'hF8F0;
// @18:436
  CFG4 \LastPosSenseB_RNII3LF2_2[1]  (
	.A(LastPosSenseB_Z[3]),
	.B(LastPosSenseB_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1947),
	.Y(un1_MasterReset_81_or)
);
defparam \LastPosSenseB_RNII3LF2_2[1] .INIT=16'hF2F0;
// @18:436
  CFG4 \LastPosSenseB_RNII3LF2_1[1]  (
	.A(LastPosSenseB_Z[3]),
	.B(LastPosSenseB_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1954),
	.Y(un1_MasterReset_77_or)
);
defparam \LastPosSenseB_RNII3LF2_1[1] .INIT=16'hF4F0;
// @18:436
  CFG4 \LastPosSenseB_RNII3LF2_0[1]  (
	.A(LastPosSenseB_Z[3]),
	.B(LastPosSenseB_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1947),
	.Y(un1_MasterReset_69_or)
);
defparam \LastPosSenseB_RNII3LF2_0[1] .INIT=16'hF4F0;
// @18:436
  CFG4 \LastPosSenseB_RNII3LF2_5[1]  (
	.A(LastPosSenseB_Z[3]),
	.B(LastPosSenseB_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1947),
	.Y(un1_MasterReset_65_or)
);
defparam \LastPosSenseB_RNII3LF2_5[1] .INIT=16'hF1F0;
// @18:436
  CFG4 \LastPosSenseB_RNII3LF2_4[1]  (
	.A(LastPosSenseB_Z[3]),
	.B(LastPosSenseB_Z[1]),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1954),
	.Y(un1_MasterReset_73_or)
);
defparam \LastPosSenseB_RNII3LF2_4[1] .INIT=16'hF1F0;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIN9T72_0 (
	.A(PosSenseBit1A_c),
	.B(PosSenseBit0A_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1953),
	.Y(un1_MasterReset_78_or)
);
defparam un41_motorstepedge_NE_RNIN9T72_0.INIT=16'hF4F0;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI17C42_0 (
	.A(PosSenseBit1B_c),
	.B(PosSenseBit0B_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1952),
	.Y(un1_MasterReset_76_or)
);
defparam un74_motorstepedge_NE_RNI17C42_0.INIT=16'hF4F0;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIN9T72_3 (
	.A(PosSenseBit1A_c),
	.B(PosSenseBit0A_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1948),
	.Y(un1_MasterReset_90_or)
);
defparam un41_motorstepedge_NE_RNIN9T72_3.INIT=16'hF8F0;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIN9T72_1 (
	.A(PosSenseBit1A_c),
	.B(PosSenseBit0A_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1953),
	.Y(un1_MasterReset_86_or)
);
defparam un41_motorstepedge_NE_RNIN9T72_1.INIT=16'hF2F0;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIN9T72_2 (
	.A(PosSenseBit1A_c),
	.B(PosSenseBit0A_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1953),
	.Y(un1_MasterReset_70_or)
);
defparam un41_motorstepedge_NE_RNIN9T72_2.INIT=16'hF1F0;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIN9T72_5 (
	.A(PosSenseBit1A_c),
	.B(PosSenseBit0A_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1948),
	.Y(un1_MasterReset_82_or)
);
defparam un41_motorstepedge_NE_RNIN9T72_5.INIT=16'hF2F0;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIN9T72_6 (
	.A(PosSenseBit1A_c),
	.B(PosSenseBit0A_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1948),
	.Y(un1_MasterReset_66_or)
);
defparam un41_motorstepedge_NE_RNIN9T72_6.INIT=16'hF1F0;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI17C42_2 (
	.A(PosSenseBit1B_c),
	.B(PosSenseBit0B_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1952),
	.Y(un1_MasterReset_68_or)
);
defparam un74_motorstepedge_NE_RNI17C42_2.INIT=16'hF1F0;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI17C42_1 (
	.A(PosSenseBit1B_c),
	.B(PosSenseBit0B_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1952),
	.Y(un1_MasterReset_84_or)
);
defparam un74_motorstepedge_NE_RNI17C42_1.INIT=16'hF2F0;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI17C42_4 (
	.A(PosSenseBit1B_c),
	.B(PosSenseBit0B_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1949),
	.Y(un1_MasterReset_72_or)
);
defparam un74_motorstepedge_NE_RNI17C42_4.INIT=16'hF4F0;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI17C42_5 (
	.A(PosSenseBit1B_c),
	.B(PosSenseBit0B_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1949),
	.Y(un1_MasterReset_80_or)
);
defparam un74_motorstepedge_NE_RNI17C42_5.INIT=16'hF2F0;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI17C42_3 (
	.A(PosSenseBit1B_c),
	.B(PosSenseBit0B_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1949),
	.Y(un1_MasterReset_88_or)
);
defparam un74_motorstepedge_NE_RNI17C42_3.INIT=16'hF8F0;
// @18:436
  CFG4 un74_motorstepedge_NE_RNI17C42_6 (
	.A(PosSenseBit1B_c),
	.B(PosSenseBit0B_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1949),
	.Y(un1_MasterReset_64_or)
);
defparam un74_motorstepedge_NE_RNI17C42_6.INIT=16'hF1F0;
// @18:436
  CFG4 un41_motorstepedge_NE_RNIN9T72_4 (
	.A(PosSenseBit1A_c),
	.B(PosSenseBit0A_c),
	.C(ResetSteps_i_RNIDTSH),
	.D(N_1948),
	.Y(un1_MasterReset_74_or)
);
defparam un41_motorstepedge_NE_RNIN9T72_4.INIT=16'hF4F0;
// @49:1245
  OneShotPorts_work_main_architecture_main_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.Main_0_rst_out_i(Main_0_rst_out_i),
	.shot_i_1z(shot_i),
	.shot_i_arst(shot_i_arst),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1265
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1266
  IBufP2Ports_1 IBufWrnRd (
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.RamBusCE_i(RamBusCE_i),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES(Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports \GenRamAddrBus.8.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[8]),
	.Address_0(Address[8]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports_0 \GenRamAddrBus.0.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[0]),
	.Address_0(Address[0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports_1 \GenRamAddrBus.7.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[7]),
	.Address_0(Address[7]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports_2 \GenRamAddrBus.3.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[3]),
	.Address_0(Address[3]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports_3 \GenRamAddrBus.6.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[6]),
	.RamBusAddress_i_0(RamBusAddress_i[6]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports_4 \GenRamAddrBus.2.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[2]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.O_1z(O)
);
// @49:1270
  IBufP1Ports_5 \GenRamAddrBus.1.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[1]),
	.Address_0(Address[1]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports_6 \GenRamAddrBus.9.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[9]),
	.Address_0(Address[9]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports_7 \GenRamAddrBus.5.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[5]),
	.RamBusAddress_i_0(RamBusAddress_i[5]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1270
  IBufP1Ports_8 \GenRamAddrBus.4.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[4]),
	.RamBusAddress_i_0(RamBusAddress_i[4]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_9 \GenRamDataBus.20.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[20]),
	.RamDataIn_0(RamDataIn[20]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_10 \GenRamDataBus.14.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[14]),
	.RamDataIn_0(RamDataIn[14]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_11 \GenRamDataBus.6.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[6]),
	.RamDataIn_0(RamDataIn[6]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_12 \GenRamDataBus.17.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[17]),
	.RamDataIn_0(RamDataIn[17]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_13 \GenRamDataBus.24.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[24]),
	.RamDataIn_0(RamDataIn[24]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_14 \GenRamDataBus.18.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[18]),
	.RamDataIn_0(RamDataIn[18]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_15 \GenRamDataBus.25.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[25]),
	.RamDataIn_0(RamDataIn[25]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_16 \GenRamDataBus.7.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[7]),
	.RamDataIn_0(RamDataIn[7]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_17 \GenRamDataBus.15.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[15]),
	.RamDataIn_0(RamDataIn[15]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_18 \GenRamDataBus.21.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[21]),
	.RamDataIn_0(RamDataIn[21]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_19 \GenRamDataBus.16.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[16]),
	.RamDataIn_0(RamDataIn[16]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_20 \GenRamDataBus.23.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[23]),
	.RamDataIn_0(RamDataIn[23]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_21 \GenRamDataBus.2.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[2]),
	.RamDataIn_0(RamDataIn[2]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_22 \GenRamDataBus.22.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[22]),
	.RamDataIn_0(RamDataIn[22]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_23 \GenRamDataBus.1.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[1]),
	.RamDataIn_0(RamDataIn[1]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_24 \GenRamDataBus.8.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[8]),
	.RamDataIn_0(RamDataIn[8]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_25 \GenRamDataBus.10.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[10]),
	.RamDataIn_0(RamDataIn[10]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_26 \GenRamDataBus.4.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[4]),
	.RamDataIn_0(RamDataIn[4]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_27 \GenRamDataBus.11.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[11]),
	.RamDataIn_0(RamDataIn[11]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_28 \GenRamDataBus.5.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[5]),
	.RamDataIn_0(RamDataIn[5]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_29 \GenRamDataBus.12.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[12]),
	.RamDataIn_0(RamDataIn[12]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_30 \GenRamDataBus.9.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[9]),
	.RamDataIn_0(RamDataIn[9]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_31 \GenRamDataBus.0.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[0]),
	.RamDataIn_0(RamDataIn[0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_32 \GenRamDataBus.26.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[26]),
	.RamDataIn_0(RamDataIn[26]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_33 \GenRamDataBus.27.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[27]),
	.RamDataIn_0(RamDataIn[27]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_34 \GenRamDataBus.28.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[28]),
	.RamDataIn_0(RamDataIn[28]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_35 \GenRamDataBus.29.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[29]),
	.RamDataIn_0(RamDataIn[29]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_36 \GenRamDataBus.30.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[30]),
	.RamDataIn_0(RamDataIn[30]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_37 \GenRamDataBus.31.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[31]),
	.RamDataIn_0(RamDataIn[31]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_38 \GenRamDataBus.3.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[3]),
	.RamDataIn_0(RamDataIn[3]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_39 \GenRamDataBus.19.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[19]),
	.RamDataIn_0(RamDataIn[19]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1280
  IBufP1Ports_40 \GenRamDataBus.13.IBUF_RamData_i  (
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS_0(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[13]),
	.RamDataIn_0(RamDataIn[13]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1315
  RegisterSpacePorts_10 RegisterSpace (
	.MotorCurrentStep(MotorCurrentStep[15:0]),
	.PosDetB0OffStep(PosDetB0OffStep_Z[15:0]),
	.PosDet5AOffStep(PosDet5AOffStep_Z[15:0]),
	.PosDetB2OffStep(PosDetB2OffStep_Z[15:0]),
	.PosDetHomeBOnStep(PosDetHomeBOnStep_Z[15:0]),
	.MonitorAdcSpiDataOut(MonitorAdcSpiDataOut[7:0]),
	.PosDet6AOnStep(PosDet6AOnStep_Z[15:0]),
	.PosDetB1OffStep(PosDetB1OffStep_Z[15:0]),
	.PosDet2BOnStep(PosDet2BOnStep_Z[15:0]),
	.PosDet0BOnStep(PosDet0BOnStep_Z[15:0]),
	.PosDet7BOnStep(PosDet7BOnStep_Z[15:0]),
	.PosDetB2OnStep(PosDetB2OnStep_Z[15:0]),
	.PosDet0AOnStep(PosDet0AOnStep_Z[15:0]),
	.PosDet5BOffStep(PosDet5BOffStep_Z[15:0]),
	.PosDetA2OffStep(PosDetA2OffStep_Z[15:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.PosDet4BOnStep(PosDet4BOnStep_Z[15:0]),
	.PosDet1BOffStep(PosDet1BOffStep_Z[15:0]),
	.PosDet2BOffStep(PosDet2BOffStep_Z[15:0]),
	.PosDet7AOffStep(PosDet7AOffStep_Z[15:0]),
	.PPSCount(PPSCount[31:0]),
	.PosDetHomeBOffStep(PosDetHomeBOffStep_Z[15:0]),
	.PosDetA1OnStep(PosDetA1OnStep_Z[15:0]),
	.PosDet4BOffStep(PosDet4BOffStep_Z[15:0]),
	.PosDetHomeAOffStep(PosDetHomeAOffStep_Z[15:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.PPSCounter(PPSCounter[31:0]),
	.PosDet7AOnStep(PosDet7AOnStep_Z[15:0]),
	.PosDet7BOffStep(PosDet7BOffStep_Z[15:0]),
	.PosDetA0OffStep(PosDetA0OffStep_Z[15:0]),
	.PosDetA1OffStep(PosDetA1OffStep_Z[15:0]),
	.PosDetA0OnStep(PosDetA0OnStep_Z[15:0]),
	.PosDetHomeAOnStep(PosDetHomeAOnStep_Z[15:0]),
	.PosDet2AOnStep(PosDet2AOnStep_Z[15:0]),
	.PosDet0BOffStep(PosDet0BOffStep_Z[15:0]),
	.PosDetA2OnStep(PosDetA2OnStep_Z[15:0]),
	.PosDetB1OnStep(PosDetB1OnStep_Z[15:0]),
	.PosDet4AOnStep(PosDet4AOnStep_Z[15:0]),
	.PosDet4AOffStep(PosDet4AOffStep_Z[15:0]),
	.PosDet5AOnStep(PosDet5AOnStep_Z[15:0]),
	.PosDet5BOnStep(PosDet5BOnStep_Z[15:0]),
	.PosDet6AOffStep(PosDet6AOffStep_Z[15:0]),
	.PosDet6BOffStep(PosDet6BOffStep_Z[15:0]),
	.PosDet6BOnStep(PosDet6BOnStep_Z[15:0]),
	.UartUsbRxFifoCount(UartUsbRxFifoCount[9:0]),
	.UartGpsRxFifoCount(UartGpsRxFifoCount[9:0]),
	.PosDet1AOffStep(PosDet1AOffStep_Z[15:0]),
	.ClkDacReadback(ClkDacReadback[15:0]),
	.PosDet2AOffStep(PosDet2AOffStep_Z[15:0]),
	.PosDet0AOffStep(PosDet0AOffStep_Z[15:0]),
	.PosDet3BOnStep(PosDet3BOnStep_Z[15:0]),
	.PosDet1AOnStep(PosDet1AOnStep_Z[15:0]),
	.PosDet3AOnStep(PosDet3AOnStep_Z[15:0]),
	.PosDetB0OnStep(PosDetB0OnStep_Z[15:0]),
	.PosDet1BOnStep(PosDet1BOnStep_Z[15:0]),
	.PosDet3BOffStep(PosDet3BOffStep_Z[15:0]),
	.PosDet3AOffStep(PosDet3AOffStep_Z[15:0]),
	.UartUsbRxFifoData(UartUsbRxFifoData[7:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.UartGpsRxFifoData(UartGpsRxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Main_0_RamBusDataOut_m(Main_0_RamBusDataOut_m[31:0]),
	.RamBusAddress_i(RamBusAddress_i[6:4]),
	.Address_9(Address[9]),
	.Address_1(Address[1]),
	.Address_0(Address[0]),
	.Address_3(Address[3]),
	.Address_7(Address[7]),
	.Address_8(Address[8]),
	.ClkDacWrite(ClkDacWrite[15:0]),
	.MotorSeekStep(MotorSeekStep[15:0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.UartUsbTxFifoData(UartUsbTxFifoData[7:0]),
	.UartGpsTxFifoData(UartGpsTxFifoData[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.MotorAMinus(MotorAMinus),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Fault5V_c(Fault5V_c),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.UartUsbRxFifoEmpty(UartUsbRxFifoEmpty),
	.MotorAPlus(MotorAPlus),
	.Fault1V_c(Fault1V_c),
	.UartUsbTxFifoEmpty(UartUsbTxFifoEmpty),
	.UartGpsTxFifoEmpty(UartGpsTxFifoEmpty),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.nDrdyMonitorAdc_i(nDrdyMonitorAdc_i),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.UartGpsRxFifoEmpty(UartGpsRxFifoEmpty),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.UartUsbRxFifoFull(UartUsbRxFifoFull),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.MonitorAdcSpiXferDone(MonitorAdcSpiXferDone),
	.UartGpsTxFifoFull(UartGpsTxFifoFull),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.UartGpsRxFifoFull(UartGpsRxFifoFull),
	.MotorBMinus(MotorBMinus),
	.UartUsbTxFifoFull(UartUsbTxFifoFull),
	.PosSenseHomeB_c(PosSenseHomeB_c),
	.PosSenseBit2A_c(PosSenseBit2A_c),
	.PosSenseBit0B_c(PosSenseBit0B_c),
	.Main_0_RamBusAck_i_m_i(Main_0_RamBusAck_i_m_i),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.shot_i(shot_i),
	.PosSenseBit1B_c(PosSenseBit1B_c),
	.Fault3V_c(Fault3V_c),
	.PowerCycd_c(PowerCycd_c),
	.MotorBPlus(MotorBPlus),
	.PosSenseHomeA_c(PosSenseHomeA_c),
	.PosSenseBit0A_c(PosSenseBit0A_c),
	.PosSenseBit1A_c(PosSenseBit1A_c),
	.PosSenseBit2B_c(PosSenseBit2B_c),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.PPSDetected(PPSDetected),
	.O(O),
	.ResetSteps_i_1z(ResetSteps_i),
	.PosLEDEnB_c(PosLEDEnB_c),
	.PosLEDEnA_c(PosLEDEnA_c),
	.MotorEnable(MotorEnable),
	.Oe3_c(Oe3_c),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.ReadUartUsb_1z(ReadUartUsb),
	.ReadUartGps_1z(ReadUartGps),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.MonitorAdcReset_1z(MonitorAdcReset),
	.PPSCountReset_1z(PPSCountReset),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.WriteUart0_1z(WriteUart0),
	.WriteUart1_1z(WriteUart1),
	.WriteUart2_1z(WriteUart2),
	.WriteUart3_1z(WriteUart3),
	.WriteUartGps_1z(WriteUartGps),
	.WriteUartUsb_1z(WriteUartUsb),
	.nFaultClr1V_c(nFaultClr1V_c),
	.nFaultClr3V_c(nFaultClr3V_c),
	.nFaultClr5V_c(nFaultClr5V_c),
	.nPowerCycClr_c(nPowerCycClr_c),
	.MonitorAdcSpiXferStart_1z(MonitorAdcSpiXferStart),
	.Uart0FifoReset_1z(Uart0FifoReset),
	.Uart1FifoReset_1z(Uart1FifoReset),
	.Uart2FifoReset_1z(Uart2FifoReset),
	.Uart3FifoReset_1z(Uart3FifoReset),
	.UartGpsFifoReset_1z(UartGpsFifoReset),
	.UartUsbFifoReset_1z(UartUsbFifoReset),
	.WriteClkDac_1z(WriteClkDac),
	.PosDet7BOnStep_0_sqmuxa_i(PosDet7BOnStep_0_sqmuxa_i),
	.ResetSteps_i_RNIDTSH_1z(ResetSteps_i_RNIDTSH),
	.PPSCountReset_arst_i(PPSCountReset_arst_i),
	.ResetSteps_i_arst_i(ResetSteps_i_arst_i),
	.MonitorAdcSpiFrameEnable_i_1z(MonitorAdcSpiFrameEnable_i),
	.shot_i_arst_i(shot_i_arst_i),
	.Main_0_rst_out_i(Main_0_rst_out_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:1548
  IBufP3Ports IBufnDrdyAdc (
	.nDrdyMonAdc0_c(nDrdyMonAdc0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.nDrdyMonitorAdc_i(nDrdyMonitorAdc_i)
);
// @49:1549
  IBufP3Ports_0 IBufMisoAdc (
	.MisoMonAdc0_c(MisoMonAdc0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MisoMonitorAdc_i(MisoMonitorAdc_i)
);
// @49:1587
  SpiDevicePorts_work_main_architecture_main_0layer1 ads1258 (
	.un1_Mosi_i_0_sqmuxa_1_i_0_0_0(un1_Mosi_i_0_sqmuxa_1_i_0_0[0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.MonitorAdcSpiDataOut(MonitorAdcSpiDataOut[7:0]),
	.N_1196_i_i(N_1196_i_i),
	.N_1196_i_set(N_1196_i_set_Z),
	.MosiMonAdc0_c(MosiMonAdc0_c),
	.MisoMonitorAdc_i(MisoMonitorAdc_i),
	.SckMonAdc0_c(SckMonAdc0_c),
	.MonitorAdcReset_i(MonitorAdcReset_i_Z),
	.MonitorAdcSpiXferDone(MonitorAdcSpiXferDone),
	.MonitorAdcSpiXferStart(MonitorAdcSpiXferStart),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MonitorAdcReset_i_arst_i(MonitorAdcReset_i_arst_i)
);
// @49:1681
  VariableClockDividerPorts_work_main_architecture_main_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @49:1696
  ClockDividerPorts_work_main_architecture_main_0layer1_5 Uart0TxBitClockDiv (
	.SUM_4_0_d0(SUM_4[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_4_0_0(SUM_4_0[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_4(CO0_4),
	.UartTxClk0(UartTxClk0)
);
// @49:1709
  IBufP3Ports_7 IBufRxd0 (
	.Rxd0_c(Rxd0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i)
);
// @49:1711
  UartRxFifoExtClk_10_5 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @49:1744
  UartTxFifoExtClk_10_5 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Txd0_c(Txd0_c),
	.UartTxClk0(UartTxClk0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @49:1783
  VariableClockDividerPorts_work_main_architecture_main_0layer1_2 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @49:1798
  ClockDividerPorts_work_main_architecture_main_0layer1_4 Uart1TxBitClockDiv (
	.SUM_3_0_d0(SUM_3[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_3_0_0(SUM_3_0[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk1(UartTxClk1)
);
// @49:1811
  IBufP3Ports_7_0 IBufRxd1 (
	.Rxd1_c(Rxd1_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i)
);
// @49:1813
  UartRxFifoExtClk_10_4 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @49:1843
  UartTxFifoExtClk_10_4 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Txd1_c(Txd1_c),
	.UartTxClk1(UartTxClk1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @49:1879
  VariableClockDividerPorts_work_main_architecture_main_0layer1_1 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @49:1894
  ClockDividerPorts_work_main_architecture_main_0layer1_3 Uart2TxBitClockDiv (
	.SUM_5_0(SUM_5[2]),
	.ClkDiv_4(ClkDiv_1[2:1]),
	.SUM_0_0_0(SUM_0_0[2]),
	.ClkDiv_3(ClkDiv_2[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.ClkDiv_2(ClkDiv_3[2:1]),
	.SUM_3_0_0(SUM_3_0[2]),
	.ClkDiv_1(ClkDiv_0[2:1]),
	.SUM_4_0_0(SUM_4_0[2]),
	.ClkDiv_0(ClkDiv[2:1]),
	.SUM_0_d0(SUM[1]),
	.SUM_0_0_d0(SUM_0[1]),
	.SUM_1_0_d0(SUM_1[1]),
	.SUM_3_0_d0(SUM_3[1]),
	.SUM_4_0_d0(SUM_4[1]),
	.CO0(CO0),
	.CO0_0(CO0_0),
	.CO0_1(CO0_1),
	.CO0_3(CO0_3),
	.CO0_4(CO0_4),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.UartTxClk2(UartTxClk2)
);
// @49:1909
  IBufP3Ports_7_1 IBufRxd2 (
	.Rxd2_c(Rxd2_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i)
);
// @49:1913
  UartRxFifoExtClk_10_3 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @49:1942
  UartTxFifoExtClk_10_3 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Txd2_c(Txd2_c),
	.UartTxClk2(UartTxClk2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @49:1990
  VariableClockDividerPorts_work_main_architecture_main_0layer1_0 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @49:2005
  ClockDividerPorts_work_main_architecture_main_0layer1_2 Uart3TxBitClockDiv (
	.SUM_1_0_d0(SUM_1[1]),
	.ClkDiv(ClkDiv_3[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_1(CO0_1),
	.UartTxClk3(UartTxClk3)
);
// @49:2020
  IBufP3Ports_7_2 IBufRxd3 (
	.Rxd3_i(Rxd3_i),
	.Rxd3_c(Rxd3_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:2024
  UartRxFifoExtClk_10_2 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd3_i(Rxd3_i),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @49:2053
  UartTxFifoExtClk_10_2 RS433_Tx3 (
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.WriteUart3(WriteUart3),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Txd3_c(Txd3_c),
	.UartTxClk3(UartTxClk3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @49:2116
  ClockDividerPorts_work_main_architecture_main_1layer1 UartUsbRxBitClockDiv (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClkUsb(UartClkUsb)
);
// @49:2130
  ClockDividerPorts_work_main_architecture_main_0layer1_1 UartUsbTxBitClockDiv (
	.SUM_0_0_d0(SUM_0[1]),
	.ClkDiv(ClkDiv_2[2:1]),
	.SUM_0_0_0(SUM_0_0[2]),
	.UartClkUsb(UartClkUsb),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_0(CO0_0),
	.UartTxClkUsb(UartTxClkUsb)
);
// @49:2146
  IBufP3Ports_1 IBufRxdUsb (
	.TxdUsb_c(TxdUsb_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.TP8_c(TP8_c)
);
// @49:2153
  UartRxFifoExtClk_10_1 RxdUsb_RxUsb (
	.UartUsbRxFifoCount(UartUsbRxFifoCount[9:0]),
	.UartUsbRxFifoData(UartUsbRxFifoData[7:0]),
	.ReadUartUsb(ReadUartUsb),
	.UartUsbFifoReset_i_data_i(UartUsbFifoReset_i_data_i),
	.UartUsbRxFifoEmpty(UartUsbRxFifoEmpty),
	.UartUsbRxFifoFull(UartUsbRxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.TP8_c(TP8_c),
	.UartClkUsb(UartClkUsb),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i)
);
// @49:2187
  UartTxFifoExtClk_10_1 RS4UsbUsb_TxUsb (
	.UartUsbTxFifoData(UartUsbTxFifoData[7:0]),
	.WriteUartUsb(WriteUartUsb),
	.UartUsbTxFifoFull(UartUsbTxFifoFull),
	.RxdUsb_c(RxdUsb_c),
	.RxdUsb_c_i(RxdUsb_c_i),
	.UartTxClkUsb(UartTxClkUsb),
	.UartUsbTxFifoEmpty(UartUsbTxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartUsbFifoReset_i_arst_i(UartUsbFifoReset_i_arst_i)
);
// @49:2242
  ClockDividerPorts_work_main_architecture_main_2layer1 UartGpsRxBitClockDiv (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClkGps(UartClkGps)
);
// @49:2255
  ClockDividerPorts_work_main_architecture_main_0layer1_0 UartGpsTxBitClockDiv (
	.SUM_0(SUM[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_5_0(SUM_5[2]),
	.UartClkGps(UartClkGps),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0(CO0),
	.UartTxClkGps(UartTxClkGps)
);
// @49:2271
  IBufP3Ports_7_3 IBufRxdGps (
	.RxdGps_i(RxdGps_i),
	.RxdGps_c(RxdGps_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:2278
  UartRxFifoExtClk_10_0 RxdGps_RxGps (
	.UartGpsRxFifoCount(UartGpsRxFifoCount[9:0]),
	.UartGpsRxFifoData(UartGpsRxFifoData[7:0]),
	.ReadUartGps(ReadUartGps),
	.UartGpsFifoReset_i_data_i(UartGpsFifoReset_i_data_i),
	.UartGpsRxFifoEmpty(UartGpsRxFifoEmpty),
	.UartGpsRxFifoFull(UartGpsRxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.RxdGps_i(RxdGps_i),
	.UartClkGps(UartClkGps),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i)
);
// @49:2309
  UartTxFifoExtClk_10_0 RS4GpsGps_TxGps (
	.UartGpsTxFifoData(UartGpsTxFifoData[7:0]),
	.WriteUartGps(WriteUartGps),
	.UartGpsTxFifoFull(UartGpsTxFifoFull),
	.TxdGps_c(TxdGps_c),
	.UartTxClkGps(UartTxClkGps),
	.UartGpsTxFifoEmpty(UartGpsTxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartGpsFifoReset_i_arst_i(UartGpsFifoReset_i_arst_i)
);
// @49:2366
  IBufP2Ports_2 IBufPPS (
	.PPS_i(PPS_i),
	.PPS_c(PPS_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:2369
  PPSCountPorts_work_main_architecture_main_0layer1 PPSAccumulator (
	.PPSCount(PPSCount[31:0]),
	.PPSCounter(PPSCounter[31:0]),
	.PPSCountReset(PPSCountReset),
	.PPS_i(PPS_i),
	.PPSCountReset_arst_i(PPSCountReset_arst_i),
	.PPSDetected_1z(PPSDetected),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @49:2428
  SpiDacPorts_102000000_16 ClkDac_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0_0(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.ClkDacWrite(ClkDacWrite[15:0]),
	.ClkDacReadback(ClkDacReadback[15:0]),
	.N_1664_i_i(N_1664_i_i),
	.N_1664_i_set(N_1664_i_set_Z),
	.MosiXO_c(MosiXO_c),
	.SckXO_c(SckXO_c),
	.SpiRst_1z(SpiRst),
	.WriteClkDac(WriteClkDac),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @49:2468
  OneShotPorts_work_main_architecture_main_1layer1_3 ShootThruIxnaeOneShotAPlus (
	.ShootThruIxnaeAPlus(ShootThruIxnaeAPlus),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MotorAPlus_arst(MotorAPlus_arst)
);
// @49:2480
  OneShotPorts_work_main_architecture_main_1layer1_2 ShootThruIxnaeOneShotAMinus (
	.ShootThruIxnaeAMinus(ShootThruIxnaeAMinus),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MotorAMinus_arst(MotorAMinus_arst)
);
// @49:2492
  OneShotPorts_work_main_architecture_main_1layer1_1 ShootThruIxnaeOneShotBPlus (
	.ShootThruIxnaeBPlus(ShootThruIxnaeBPlus),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MotorBPlus_arst(MotorBPlus_arst)
);
// @49:2504
  OneShotPorts_work_main_architecture_main_1layer1_0 ShootThruIxnaeOneShotBMinus (
	.ShootThruIxnaeBMinus(ShootThruIxnaeBMinus),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MotorBMinus_arst(MotorBMinus_arst)
);
  \FourWireStepperMotorDriverPorts_102000000_0.010000  StepperMotor (
	.MotorSeekStep(MotorSeekStep[15:0]),
	.MotorCurrentStep(MotorCurrentStep[15:0]),
	.ResetSteps_i(ResetSteps_i),
	.MotorStepEdge(MotorStepEdge),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.ResetSteps_i_arst_i(ResetSteps_i_arst_i),
	.MotorBPlus_1z(MotorBPlus),
	.MotorBPlus_arst(MotorBPlus_arst),
	.MotorAPlus_1z(MotorAPlus),
	.MotorAPlus_arst(MotorAPlus_arst),
	.MotorAMinus_1z(MotorAMinus),
	.MotorAMinus_arst(MotorAMinus_arst),
	.MotorBMinus_1z(MotorBMinus),
	.MotorBMinus_arst(MotorBMinus_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Main */

module Filterwheel (
  CLK0_PAD,
  DEVRST_N,
  Fault1V,
  Fault3V,
  Fault5V,
  MisoMonAdc0,
  PPS,
  PosSenseBit0A,
  PosSenseBit0B,
  PosSenseBit1A,
  PosSenseBit1B,
  PosSenseBit2A,
  PosSenseBit2B,
  PosSenseHomeA,
  PosSenseHomeB,
  PowerCycd,
  Rxd0,
  Rxd1,
  Rxd2,
  Rxd3,
  RxdGps,
  TxdUsb,
  nDrdyMonAdc0,
  CtsUsb,
  INIT_DONE,
  LedB,
  LedG,
  LedR,
  MosiMonAdc0,
  MosiXO,
  MotorDriveAMinus,
  MotorDriveAMinusPrime,
  MotorDriveAPlus,
  MotorDriveAPlusPrime,
  MotorDriveBMinus,
  MotorDriveBMinusPrime,
  MotorDriveBPlus,
  MotorDriveBPlusPrime,
  Oe0,
  Oe1,
  Oe2,
  Oe3,
  PosLEDEnA,
  PosLEDEnB,
  PowerSync,
  PowernEn5V,
  RxdUsb,
  SckMonAdc0,
  SckXO,
  TP1,
  TP2,
  TP3,
  TP4,
  TP5,
  TP6,
  TP7,
  TP8,
  Txd0,
  Txd1,
  Txd2,
  Txd3,
  TxdGps,
  nCsMonAdc0,
  nCsXO,
  nFaultClr1V,
  nFaultClr3V,
  nFaultClr5V,
  nPowerCycClr,
  Ux1SelJmp
)
;
input CLK0_PAD ;
input DEVRST_N ;
input Fault1V ;
input Fault3V ;
input Fault5V ;
input MisoMonAdc0 ;
input PPS ;
input PosSenseBit0A ;
input PosSenseBit0B ;
input PosSenseBit1A ;
input PosSenseBit1B ;
input PosSenseBit2A ;
input PosSenseBit2B ;
input PosSenseHomeA ;
input PosSenseHomeB ;
input PowerCycd ;
input Rxd0 ;
input Rxd1 ;
input Rxd2 ;
input Rxd3 ;
input RxdGps ;
input TxdUsb ;
input nDrdyMonAdc0 ;
output CtsUsb ;
output INIT_DONE ;
output LedB ;
output LedG ;
output LedR ;
output MosiMonAdc0 ;
output MosiXO ;
output MotorDriveAMinus ;
output MotorDriveAMinusPrime ;
output MotorDriveAPlus ;
output MotorDriveAPlusPrime ;
output MotorDriveBMinus ;
output MotorDriveBMinusPrime ;
output MotorDriveBPlus ;
output MotorDriveBPlusPrime ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output Oe3 ;
output PosLEDEnA ;
output PosLEDEnB ;
output PowerSync ;
output PowernEn5V ;
output RxdUsb ;
output SckMonAdc0 ;
output SckXO ;
output TP1 ;
output TP2 ;
output TP3 ;
output TP4 ;
output TP5 ;
output TP6 ;
output TP7 ;
output TP8 ;
output Txd0 ;
output Txd1 ;
output Txd2 ;
output Txd3 ;
output TxdGps ;
output nCsMonAdc0 ;
output nCsXO ;
output nFaultClr1V ;
output nFaultClr3V ;
output nFaultClr5V ;
output nPowerCycClr ;
output Ux1SelJmp ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire Fault1V ;
wire Fault3V ;
wire Fault5V ;
wire MisoMonAdc0 ;
wire PPS ;
wire PosSenseBit0A ;
wire PosSenseBit0B ;
wire PosSenseBit1A ;
wire PosSenseBit1B ;
wire PosSenseBit2A ;
wire PosSenseBit2B ;
wire PosSenseHomeA ;
wire PosSenseHomeB ;
wire PowerCycd ;
wire Rxd0 ;
wire Rxd1 ;
wire Rxd2 ;
wire Rxd3 ;
wire RxdGps ;
wire TxdUsb ;
wire nDrdyMonAdc0 ;
wire CtsUsb ;
wire INIT_DONE ;
wire LedB ;
wire LedG ;
wire LedR ;
wire MosiMonAdc0 ;
wire MosiXO ;
wire MotorDriveAMinus ;
wire MotorDriveAMinusPrime ;
wire MotorDriveAPlus ;
wire MotorDriveAPlusPrime ;
wire MotorDriveBMinus ;
wire MotorDriveBMinusPrime ;
wire MotorDriveBPlus ;
wire MotorDriveBPlusPrime ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire Oe3 ;
wire PosLEDEnA ;
wire PosLEDEnB ;
wire PowerSync ;
wire PowernEn5V ;
wire RxdUsb ;
wire SckMonAdc0 ;
wire SckXO ;
wire TP1 ;
wire TP2 ;
wire TP3 ;
wire TP4 ;
wire TP5 ;
wire TP6 ;
wire TP7 ;
wire TP8 ;
wire Txd0 ;
wire Txd1 ;
wire Txd2 ;
wire Txd3 ;
wire TxdGps ;
wire nCsMonAdc0 ;
wire nCsXO ;
wire nFaultClr1V ;
wire nFaultClr3V ;
wire nFaultClr5V ;
wire nPowerCycClr ;
wire Ux1SelJmp ;
wire [9:0] AMBA_SLAVE_0_PADDRS_net_0;
wire [31:0] Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS;
wire [31:0] Main_0_RamBusDataOut_m;
wire FCCC_C0_0_GL0 ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES ;
wire VCC ;
wire GND ;
wire shot_i_arst ;
wire Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire Main_0_BootupReset_shot_i ;
wire Main_0_ClkDac_i_SpiRst ;
wire Fault1V_c ;
wire Fault3V_c ;
wire Fault5V_c ;
wire MisoMonAdc0_c ;
wire PPS_c ;
wire PosSenseBit0A_c ;
wire PosSenseBit0B_c ;
wire PosSenseBit1A_c ;
wire PosSenseBit1B_c ;
wire PosSenseBit2A_c ;
wire PosSenseBit2B_c ;
wire PosSenseHomeA_c ;
wire PosSenseHomeB_c ;
wire PowerCycd_c ;
wire Rxd0_c ;
wire Rxd1_c ;
wire Rxd2_c ;
wire Rxd3_c ;
wire RxdGps_c ;
wire TxdUsb_c ;
wire nDrdyMonAdc0_c ;
wire INIT_DONE_c ;
wire MosiMonAdc0_c ;
wire MosiXO_c ;
wire MotorDriveAMinus_c ;
wire MotorDriveAPlus_c ;
wire MotorDriveBMinus_c ;
wire MotorDriveBPlus_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire Oe3_c ;
wire PosLEDEnA_c ;
wire PosLEDEnB_c ;
wire RxdUsb_c ;
wire SckMonAdc0_c ;
wire SckXO_c ;
wire TP8_c ;
wire Txd0_c ;
wire Txd1_c ;
wire Txd2_c ;
wire Txd3_c ;
wire TxdGps_c ;
wire nFaultClr1V_c ;
wire nFaultClr3V_c ;
wire nFaultClr5V_c ;
wire nPowerCycClr_c ;
wire PosSenseBit1A_c_i ;
wire PosSenseBit2A_c_i ;
wire PosSenseHomeB_c_i ;
wire PosSenseBit0A_c_i ;
wire PosSenseHomeA_c_i ;
wire PosSenseBit0B_c_i ;
wire RxdUsb_c_i ;
wire Main_0_MonitorAdcSpiFrameEnable_i ;
wire Main_0_RamBusAck_i_m_i ;
  CFG1 PosSenseBit1A_ibuf_RNI6A4E (
	.A(PosSenseBit1A_c),
	.Y(PosSenseBit1A_c_i)
);
defparam PosSenseBit1A_ibuf_RNI6A4E.INIT=2'h1;
  CFG1 PosSenseBit2A_ibuf_RNI7GJ2 (
	.A(PosSenseBit2A_c),
	.Y(PosSenseBit2A_c_i)
);
defparam PosSenseBit2A_ibuf_RNI7GJ2.INIT=2'h1;
  CFG1 TP5_obuf_RNO (
	.A(PosSenseHomeB_c),
	.Y(PosSenseHomeB_c_i)
);
defparam TP5_obuf_RNO.INIT=2'h1;
  CFG1 PosSenseBit0A_ibuf_RNI54L9 (
	.A(PosSenseBit0A_c),
	.Y(PosSenseBit0A_c_i)
);
defparam PosSenseBit0A_ibuf_RNI54L9.INIT=2'h1;
  CFG1 TP1_obuf_RNO (
	.A(PosSenseHomeA_c),
	.Y(PosSenseHomeA_c_i)
);
defparam TP1_obuf_RNO.INIT=2'h1;
  CFG1 TP6_obuf_RNO (
	.A(PosSenseBit0B_c),
	.Y(PosSenseBit0B_c_i)
);
defparam TP6_obuf_RNO.INIT=2'h1;
// @18:89
  INBUF Fault1V_ibuf (
	.Y(Fault1V_c),
	.PAD(Fault1V)
);
// @18:90
  INBUF Fault3V_ibuf (
	.Y(Fault3V_c),
	.PAD(Fault3V)
);
// @18:91
  INBUF Fault5V_ibuf (
	.Y(Fault5V_c),
	.PAD(Fault5V)
);
// @18:92
  INBUF MisoMonAdc0_ibuf (
	.Y(MisoMonAdc0_c),
	.PAD(MisoMonAdc0)
);
// @18:93
  INBUF PPS_ibuf (
	.Y(PPS_c),
	.PAD(PPS)
);
// @18:94
  INBUF PosSenseBit0A_ibuf (
	.Y(PosSenseBit0A_c),
	.PAD(PosSenseBit0A)
);
// @18:95
  INBUF PosSenseBit0B_ibuf (
	.Y(PosSenseBit0B_c),
	.PAD(PosSenseBit0B)
);
// @18:96
  INBUF PosSenseBit1A_ibuf (
	.Y(PosSenseBit1A_c),
	.PAD(PosSenseBit1A)
);
// @18:97
  INBUF PosSenseBit1B_ibuf (
	.Y(PosSenseBit1B_c),
	.PAD(PosSenseBit1B)
);
// @18:98
  INBUF PosSenseBit2A_ibuf (
	.Y(PosSenseBit2A_c),
	.PAD(PosSenseBit2A)
);
// @18:99
  INBUF PosSenseBit2B_ibuf (
	.Y(PosSenseBit2B_c),
	.PAD(PosSenseBit2B)
);
// @18:100
  INBUF PosSenseHomeA_ibuf (
	.Y(PosSenseHomeA_c),
	.PAD(PosSenseHomeA)
);
// @18:101
  INBUF PosSenseHomeB_ibuf (
	.Y(PosSenseHomeB_c),
	.PAD(PosSenseHomeB)
);
// @18:102
  INBUF PowerCycd_ibuf (
	.Y(PowerCycd_c),
	.PAD(PowerCycd)
);
// @18:103
  INBUF Rxd0_ibuf (
	.Y(Rxd0_c),
	.PAD(Rxd0)
);
// @18:104
  INBUF Rxd1_ibuf (
	.Y(Rxd1_c),
	.PAD(Rxd1)
);
// @18:105
  INBUF Rxd2_ibuf (
	.Y(Rxd2_c),
	.PAD(Rxd2)
);
// @18:106
  INBUF Rxd3_ibuf (
	.Y(Rxd3_c),
	.PAD(Rxd3)
);
// @18:107
  INBUF RxdGps_ibuf (
	.Y(RxdGps_c),
	.PAD(RxdGps)
);
// @18:108
  INBUF TxdUsb_ibuf (
	.Y(TxdUsb_c),
	.PAD(TxdUsb)
);
// @18:109
  INBUF nDrdyMonAdc0_ibuf (
	.Y(nDrdyMonAdc0_c),
	.PAD(nDrdyMonAdc0)
);
// @18:113
  OUTBUF CtsUsb_obuf (
	.PAD(CtsUsb),
	.D(VCC)
);
// @18:114
  OUTBUF INIT_DONE_obuf (
	.PAD(INIT_DONE),
	.D(INIT_DONE_c)
);
// @18:115
  OUTBUF LedB_obuf (
	.PAD(LedB),
	.D(PosSenseBit2A_c_i)
);
// @18:116
  OUTBUF LedG_obuf (
	.PAD(LedG),
	.D(PosSenseBit1A_c_i)
);
// @18:117
  OUTBUF LedR_obuf (
	.PAD(LedR),
	.D(PosSenseBit0A_c_i)
);
// @18:118
  OUTBUF MosiMonAdc0_obuf (
	.PAD(MosiMonAdc0),
	.D(MosiMonAdc0_c)
);
// @18:119
  OUTBUF MosiXO_obuf (
	.PAD(MosiXO),
	.D(MosiXO_c)
);
// @18:120
  OUTBUF MotorDriveAMinus_obuf (
	.PAD(MotorDriveAMinus),
	.D(MotorDriveAMinus_c)
);
// @18:121
  OUTBUF MotorDriveAMinusPrime_obuf (
	.PAD(MotorDriveAMinusPrime),
	.D(MotorDriveAMinus_c)
);
// @18:122
  OUTBUF MotorDriveAPlus_obuf (
	.PAD(MotorDriveAPlus),
	.D(MotorDriveAPlus_c)
);
// @18:123
  OUTBUF MotorDriveAPlusPrime_obuf (
	.PAD(MotorDriveAPlusPrime),
	.D(MotorDriveAPlus_c)
);
// @18:124
  OUTBUF MotorDriveBMinus_obuf (
	.PAD(MotorDriveBMinus),
	.D(MotorDriveBMinus_c)
);
// @18:125
  OUTBUF MotorDriveBMinusPrime_obuf (
	.PAD(MotorDriveBMinusPrime),
	.D(MotorDriveBMinus_c)
);
// @18:126
  OUTBUF MotorDriveBPlus_obuf (
	.PAD(MotorDriveBPlus),
	.D(MotorDriveBPlus_c)
);
// @18:127
  OUTBUF MotorDriveBPlusPrime_obuf (
	.PAD(MotorDriveBPlusPrime),
	.D(MotorDriveBPlus_c)
);
// @18:128
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @18:129
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @18:130
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @18:131
  OUTBUF Oe3_obuf (
	.PAD(Oe3),
	.D(Oe3_c)
);
// @18:132
  OUTBUF PosLEDEnA_obuf (
	.PAD(PosLEDEnA),
	.D(PosLEDEnA_c)
);
// @18:133
  OUTBUF PosLEDEnB_obuf (
	.PAD(PosLEDEnB),
	.D(PosLEDEnB_c)
);
// @18:134
  OUTBUF PowerSync_obuf (
	.PAD(PowerSync),
	.D(VCC)
);
// @18:135
  OUTBUF PowernEn5V_obuf (
	.PAD(PowernEn5V),
	.D(GND)
);
// @18:136
  OUTBUF RxdUsb_obuf (
	.PAD(RxdUsb),
	.D(RxdUsb_c)
);
// @18:137
  OUTBUF SckMonAdc0_obuf (
	.PAD(SckMonAdc0),
	.D(SckMonAdc0_c)
);
// @18:138
  OUTBUF SckXO_obuf (
	.PAD(SckXO),
	.D(SckXO_c)
);
// @18:139
  OUTBUF TP1_obuf (
	.PAD(TP1),
	.D(PosSenseHomeA_c_i)
);
// @18:140
  OUTBUF TP2_obuf (
	.PAD(TP2),
	.D(PosSenseBit0A_c_i)
);
// @18:141
  OUTBUF TP3_obuf (
	.PAD(TP3),
	.D(PosSenseBit1A_c_i)
);
// @18:142
  OUTBUF TP4_obuf (
	.PAD(TP4),
	.D(PosSenseBit2A_c_i)
);
// @18:143
  OUTBUF TP5_obuf (
	.PAD(TP5),
	.D(PosSenseHomeB_c_i)
);
// @18:144
  OUTBUF TP6_obuf (
	.PAD(TP6),
	.D(PosSenseBit0B_c_i)
);
// @18:145
  OUTBUF TP7_obuf (
	.PAD(TP7),
	.D(TxdUsb_c)
);
// @18:146
  OUTBUF TP8_obuf (
	.PAD(TP8),
	.D(TP8_c)
);
// @18:147
  OUTBUF Txd0_obuf (
	.PAD(Txd0),
	.D(Txd0_c)
);
// @18:148
  OUTBUF Txd1_obuf (
	.PAD(Txd1),
	.D(Txd1_c)
);
// @18:149
  OUTBUF Txd2_obuf (
	.PAD(Txd2),
	.D(Txd2_c)
);
// @18:150
  OUTBUF Txd3_obuf (
	.PAD(Txd3),
	.D(Txd3_c)
);
// @18:151
  OUTBUF TxdGps_obuf (
	.PAD(TxdGps),
	.D(TxdGps_c)
);
// @18:152
  OUTBUF nCsMonAdc0_obuf (
	.PAD(nCsMonAdc0),
	.D(Main_0_MonitorAdcSpiFrameEnable_i)
);
// @18:153
  OUTBUF nCsXO_obuf (
	.PAD(nCsXO),
	.D(Main_0_ClkDac_i_SpiRst)
);
// @18:154
  OUTBUF nFaultClr1V_obuf (
	.PAD(nFaultClr1V),
	.D(nFaultClr1V_c)
);
// @18:155
  OUTBUF nFaultClr3V_obuf (
	.PAD(nFaultClr3V),
	.D(nFaultClr3V_c)
);
// @18:156
  OUTBUF nFaultClr5V_obuf (
	.PAD(nFaultClr5V),
	.D(nFaultClr5V_c)
);
// @18:157
  OUTBUF nPowerCycClr_obuf (
	.PAD(nPowerCycClr),
	.D(nPowerCycClr_c)
);
// @18:161
  OUTBUF Ux1SelJmp_obuf (
	.PAD(Ux1SelJmp),
	.D(RxdUsb_c_i)
);
// @18:402
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @18:412
  Filterwheel_sb Filterwheel_sb_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[9:0]),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.Main_0_RamBusDataOut_m(Main_0_RamBusDataOut_m[31:0]),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES(Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES),
	.Main_0_RamBusAck_i_m_i(Main_0_RamBusAck_i_m_i),
	.shot_i_arst(shot_i_arst),
	.INIT_DONE_c(INIT_DONE_c),
	.shot_i(Main_0_BootupReset_shot_i),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.DEVRST_N(DEVRST_N)
);
// @18:436
  Main Main_0 (
	.Main_0_RamBusDataOut_m(Main_0_RamBusDataOut_m[31:0]),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS(Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[9:0]),
	.SpiRst(Main_0_ClkDac_i_SpiRst),
	.SckXO_c(SckXO_c),
	.MosiXO_c(MosiXO_c),
	.PPS_c(PPS_c),
	.TxdGps_c(TxdGps_c),
	.RxdGps_c(RxdGps_c),
	.RxdUsb_c_i(RxdUsb_c_i),
	.RxdUsb_c(RxdUsb_c),
	.TP8_c(TP8_c),
	.TxdUsb_c(TxdUsb_c),
	.Txd3_c(Txd3_c),
	.Rxd3_c(Rxd3_c),
	.Txd2_c(Txd2_c),
	.Rxd2_c(Rxd2_c),
	.Txd1_c(Txd1_c),
	.Rxd1_c(Rxd1_c),
	.Txd0_c(Txd0_c),
	.Rxd0_c(Rxd0_c),
	.SckMonAdc0_c(SckMonAdc0_c),
	.MosiMonAdc0_c(MosiMonAdc0_c),
	.MisoMonAdc0_c(MisoMonAdc0_c),
	.nDrdyMonAdc0_c(nDrdyMonAdc0_c),
	.MonitorAdcSpiFrameEnable_i(Main_0_MonitorAdcSpiFrameEnable_i),
	.nPowerCycClr_c(nPowerCycClr_c),
	.nFaultClr5V_c(nFaultClr5V_c),
	.nFaultClr3V_c(nFaultClr3V_c),
	.nFaultClr1V_c(nFaultClr1V_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.Oe3_c(Oe3_c),
	.PosLEDEnA_c(PosLEDEnA_c),
	.PosLEDEnB_c(PosLEDEnB_c),
	.PowerCycd_c(PowerCycd_c),
	.Fault3V_c(Fault3V_c),
	.Main_0_RamBusAck_i_m_i(Main_0_RamBusAck_i_m_i),
	.Fault1V_c(Fault1V_c),
	.Fault5V_c(Fault5V_c),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES(Filterwheel_sb_0_AMBA_SLAVE_0_PWRITES),
	.Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0(Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0),
	.shot_i_arst(shot_i_arst),
	.MotorDriveBMinus_c(MotorDriveBMinus_c),
	.MotorDriveBPlus_c(MotorDriveBPlus_c),
	.MotorDriveAMinus_c(MotorDriveAMinus_c),
	.MotorDriveAPlus_c(MotorDriveAPlus_c),
	.shot_i(Main_0_BootupReset_shot_i),
	.PosSenseHomeA_c(PosSenseHomeA_c),
	.PosSenseBit2B_c(PosSenseBit2B_c),
	.PosSenseBit2A_c(PosSenseBit2A_c),
	.PosSenseBit1B_c(PosSenseBit1B_c),
	.PosSenseBit1A_c(PosSenseBit1A_c),
	.PosSenseBit0B_c(PosSenseBit0B_c),
	.PosSenseBit0A_c(PosSenseBit0A_c),
	.PosSenseHomeB_c(PosSenseHomeB_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Filterwheel */

