library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity period_mul is
	PORT
	(
		clken		: in  std_logic ;
		clock		: in  std_logic ;
		dataa		: in  std_logic_vector (9 downto 0);
		datab		: in  std_logic_vector (9 downto 0);
		result	: out std_logic_vector (19 downto 0)
	);
end period_mul;

architecture rtl of mapping_unit is


begin



end rtl;