Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Procesador2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Procesador2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/Procesador2 is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/Procesador2.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/Procesador2.vhd".
WARNING:HDLParsers:3607 - Unit work/Procesador2/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/Procesador2.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/Procesador2.vhd".
WARNING:HDLParsers:3607 - Unit work/add is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/add.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/add.vhd".
WARNING:HDLParsers:3607 - Unit work/add/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/add.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/add.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/ALU.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/ALU.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/CU is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/CU.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/CU.vhd".
WARNING:HDLParsers:3607 - Unit work/CU/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/CU.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/CU.vhd".
WARNING:HDLParsers:3607 - Unit work/IM is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/IM.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/IM.vhd".
WARNING:HDLParsers:3607 - Unit work/IM/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/IM.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/IM.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/MUX.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/MUX.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/MUX.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/MUX.vhd".
WARNING:HDLParsers:3607 - Unit work/nPC is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/nPC.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/nPC.vhd".
WARNING:HDLParsers:3607 - Unit work/nPC/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/nPC.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/nPC.vhd".
WARNING:HDLParsers:3607 - Unit work/PC is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/PC.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/PC.vhd".
WARNING:HDLParsers:3607 - Unit work/PC/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/PC.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/PC.vhd".
WARNING:HDLParsers:3607 - Unit work/RF is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/RF.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/RF.vhd".
WARNING:HDLParsers:3607 - Unit work/RF/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/RF.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/RF.vhd".
WARNING:HDLParsers:3607 - Unit work/SEU is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/SEU.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/SEU.vhd".
WARNING:HDLParsers:3607 - Unit work/SEU/Behavioral is now defined in a different file.  It was defined in "D:/Users/DAVID/Desktop/GITHUB/procesado1/SEU.vhd", and is now defined in "C:/Users/utp.CRIE/Desktop/procesado2/SEU.vhd".
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/nPC.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/add.vhd" in Library work.
Architecture behavioral of Entity add is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/IM.vhd" in Library work.
Architecture behavioral of Entity im is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/CU.vhd" in Library work.
Architecture behavioral of Entity cu is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/RF.vhd" in Library work.
Entity <rf> compiled.
Entity <rf> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/SEU.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/MUX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/procesado2/Procesador2.vhd" in Library work.
Architecture behavioral of Entity procesador2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador2> in library <work> (Architecture <behavioral>).
Entity <Procesador2> analyzed. Unit <Procesador2> generated.

Analyzing Entity <nPC> in library <work> (Architecture <behavioral>).
Entity <nPC> analyzed. Unit <nPC> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <add> in library <work> (Architecture <behavioral>).
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <IM> in library <work> (Architecture <behavioral>).
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <CU> in library <work> (Architecture <behavioral>).
Entity <CU> analyzed. Unit <CU> generated.

Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/utp.CRIE/Desktop/procesado2/RF.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/utp.CRIE/Desktop/procesado2/RF.vhd" line 63: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/utp.CRIE/Desktop/procesado2/RF.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/utp.CRIE/Desktop/procesado2/RF.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registro>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <SEU> in library <work> (Architecture <behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <MUX> in library <work> (Architecture <behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registro<32>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<33>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<34>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<35>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<36>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<37>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<38>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<39>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <nPC>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/nPC.vhd".
    Found 32-bit register for signal <nPC_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.


Synthesizing Unit <PC>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/PC.vhd".
    Found 32-bit register for signal <PC_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <add>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/add.vhd".
    Found 32-bit adder for signal <resultado>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add> synthesized.


Synthesizing Unit <IM>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/IM.vhd".
WARNING:Xst:647 - Input <IM_in<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instruccion> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <$varindex0000> created at line 72.
    Summary:
	inferred   1 ROM(s).
Unit <IM> synthesized.


Synthesizing Unit <CU>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/CU.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <CU_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <CU> synthesized.


Synthesizing Unit <RF>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/RF.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registro_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 62.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 63.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/ALU.vhd".
    Found 32-bit addsub for signal <AluResult$addsub0000>.
    Found 32-bit xor2 for signal <AluResult$xor0000> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Procesador2>.
    Related source file is "C:/Users/utp.CRIE/Desktop/procesado2/Procesador2.vhd".
Unit <Procesador2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PC_out_6> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_7> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_8> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_9> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_10> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_11> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_12> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_13> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_14> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_15> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_16> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_17> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_18> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_19> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_20> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_21> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_22> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_23> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_24> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_25> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_26> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_27> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_28> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_29> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_30> of sequential type is unconnected in block <aux_PC>.
WARNING:Xst:2677 - Node <PC_out_31> of sequential type is unconnected in block <aux_PC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <CU_out_4> in Unit <CU> is equivalent to the following FF/Latch, which will be removed : <CU_out_5> 
WARNING:Xst:1710 - FF/Latch <CU_out_4> (without init value) has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Procesador2> ...

Optimizing unit <nPC> ...

Optimizing unit <PC> ...

Optimizing unit <ALU> ...

Optimizing unit <CU> ...

Optimizing unit <RF> ...
WARNING:Xst:1710 - FF/Latch <aux_CU/CU_out_3> (without init value) has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aux_CU/CU_out_2> (without init value) has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_28_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_29_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_30_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_31_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_6_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_7_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_4_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_5_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_14_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_15_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_12_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_13_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_22_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_23_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_20_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_0> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_1> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_2> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_3> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_4> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_5> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_6> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_7> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_8> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_9> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_10> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_11> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_12> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_13> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_14> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_15> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_16> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_17> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_18> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_19> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_20> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_21> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_22> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_23> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_24> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_25> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_26> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_27> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_28> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_29> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_30> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aux_RF/registro_21_31> has a constant value of 0 in block <Procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_31> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_30> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_29> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_28> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_27> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_26> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_25> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_24> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_23> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_22> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_21> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_20> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_19> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_18> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_17> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_16> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_15> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_14> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_13> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_12> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_11> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_10> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_9> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_8> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_7> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_nPC/nPC_out_6> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_31> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_30> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_29> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_28> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_27> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_26> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_25> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_24> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_23> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_22> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_21> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_20> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_19> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_18> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_17> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_16> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_15> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_14> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_13> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_12> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_11> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_10> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_9> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_8> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_7> of sequential type is unconnected in block <Procesador2>.
WARNING:Xst:2677 - Node <aux_PC/PC_out_6> of sequential type is unconnected in block <Procesador2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesador2, actual ratio is 62.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_0> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_0> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_1> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_1> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_2> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_2> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_3> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_3> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_4> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_4> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_5> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_5> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_6> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_6> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_7> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_7> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_0> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_0> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_1> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_1> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_2> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_2> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_3> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_3> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_4> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_4> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_5> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_5> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_6> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_6> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_7> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_7> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_14> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_14> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_15> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_15> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_10> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_10> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_11> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_11> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_12> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_12> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_8> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_8> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_9> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_9> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_13> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_13> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_10> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_10> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_11> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_11> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_12> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_12> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_8> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_8> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_13> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_13> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_9> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_9> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_14> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_14> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_15> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_15> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_16> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_16> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_17> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_17> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_18> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_18> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_19> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_19> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_20> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_20> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_21> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_21> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_22> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_22> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_23> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_23> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_20> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_20> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_21> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_21> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_22> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_22> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_23> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_23> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_16> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_16> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_17> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_17> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_18> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_18> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_19> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_19> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_24> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_24> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_25> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_25> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_26> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_26> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_27> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_27> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_28> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_28> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_29> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_29> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_11_30> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_30> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_24> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_24> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_25> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_25> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_26> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_26> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_27> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_27> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_28> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_28> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_29> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_29> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_9_30> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_25_30> is unconnected in block <Procesador2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aux_RF/registro_27_31> is unconnected in block <Procesador2>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador2.ngr
Top Level Output File Name         : Procesador2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 775
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 261
#      LUT2                        : 22
#      LUT2_L                      : 7
#      LUT3                        : 3
#      LUT4                        : 143
#      LUT4_D                      : 17
#      LUT4_L                      : 9
#      MUXCY                       : 36
#      MUXF5                       : 162
#      MUXF6                       : 65
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 111
#      FDC                         : 12
#      LD                          : 2
#      LDCE                        : 97
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      267  out of    960    27%  
 Number of Slice Flip Flops:            111  out of   1920     5%  
 Number of 4 input LUTs:                463  out of   1920    24%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     83    40%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                  | Clock buffer(FF name)         | Load  |
--------------------------------------------------------------+-------------------------------+-------+
clk                                                           | BUFGP                         | 12    |
auxRF<31>(aux_IM/IM_out<15>1:O)                               | NONE(*)(aux_CU/CU_out_1)      | 2     |
auxRF<29>1(aux_RF/registro_19_cmp_eq00001:O)                  | BUFG(*)(aux_RF/registro_19_31)| 32    |
aux_RF/registro_0_cmp_eq00001(aux_RF/registro_0_cmp_eq00001:O)| BUFG(*)(aux_RF/registro_0_31) | 32    |
aux_RF/registro_8_cmp_eq00001(aux_RF/registro_8_cmp_eq00001:O)| BUFG(*)(aux_RF/registro_8_31) | 32    |
auxRF<17>(aux_RF/registro_9_cmp_eq00001:O)                    | NONE(*)(aux_RF/registro_9_31) | 1     |
--------------------------------------------------------------+-------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 109   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.578ns (Maximum Frequency: 104.406MHz)
   Minimum input arrival time before clock: 15.924ns
   Maximum output required time after clock: 18.136ns
   Maximum combinational path delay: 19.521ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.670ns (frequency: 272.480MHz)
  Total number of paths / destination ports: 27 / 12
-------------------------------------------------------------------------
Delay:               3.670ns (Levels of Logic = 6)
  Source:            aux_nPC/nPC_out_1 (FF)
  Destination:       aux_nPC/nPC_out_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: aux_nPC/nPC_out_1 to aux_nPC/nPC_out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  aux_nPC/nPC_out_1 (aux_nPC/nPC_out_1)
     LUT1:I0->O            1   0.704   0.000  aux_add/Madd_resultado_cy<1>_rt (aux_add/Madd_resultado_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  aux_add/Madd_resultado_cy<1> (aux_add/Madd_resultado_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_add/Madd_resultado_cy<2> (aux_add/Madd_resultado_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_add/Madd_resultado_cy<3> (aux_add/Madd_resultado_cy<3>)
     MUXCY:CI->O           0   0.059   0.000  aux_add/Madd_resultado_cy<4> (aux_add/Madd_resultado_cy<4>)
     XORCY:CI->O           1   0.804   0.000  aux_add/Madd_resultado_xor<5> (resultado<5>)
     FDC:D                     0.308          aux_nPC/nPC_out_5
    ----------------------------------------
    Total                      3.670ns (3.048ns logic, 0.622ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'auxRF<29>1'
  Clock period: 9.578ns (frequency: 104.406MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               9.578ns (Levels of Logic = 38)
  Source:            aux_RF/registro_19_0 (LATCH)
  Destination:       aux_RF/registro_19_31 (LATCH)
  Source Clock:      auxRF<29>1 falling
  Destination Clock: auxRF<29>1 falling

  Data Path: aux_RF/registro_19_0 to aux_RF/registro_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.595  aux_RF/registro_19_0 (aux_RF/registro_19_0)
     LUT1:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0001_6_f5_1_rt1 (aux_RF/Mmux__varindex0001_6_f5_1_rt1)
     MUXF5:I1->O           1   0.321   0.000  aux_RF/Mmux__varindex0001_6_f5_1 (aux_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.455  aux_RF/Mmux__varindex0001_5_f6_0 (aux_RF/Mmux__varindex0001_5_f61)
     LUT4_D:I2->O          1   0.704   0.424  aux_RF/CRs2<0>1 (MUXout<0>)
     LUT4:I3->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     LDCE:D                    0.308          aux_RF/registro_19_31
    ----------------------------------------
    Total                      9.578ns (7.680ns logic, 1.898ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'aux_RF/registro_0_cmp_eq00001'
  Clock period: 9.574ns (frequency: 104.450MHz)
  Total number of paths / destination ports: 1619 / 32
-------------------------------------------------------------------------
Delay:               9.574ns (Levels of Logic = 38)
  Source:            aux_RF/registro_0_0 (LATCH)
  Destination:       aux_RF/registro_0_31 (LATCH)
  Source Clock:      aux_RF/registro_0_cmp_eq00001 falling
  Destination Clock: aux_RF/registro_0_cmp_eq00001 falling

  Data Path: aux_RF/registro_0_0 to aux_RF/registro_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.622  aux_RF/registro_0_0 (aux_RF/registro_0_0)
     LUT1:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0001_8_f5_rt (aux_RF/Mmux__varindex0001_8_f5_rt)
     MUXF5:I0->O           1   0.321   0.000  aux_RF/Mmux__varindex0001_8_f5 (aux_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.424  aux_RF/Mmux__varindex0001_6_f6 (aux_RF/Mmux__varindex0001_6_f6)
     LUT4_D:I3->O          1   0.704   0.424  aux_RF/CRs2<0>1 (MUXout<0>)
     LUT4:I3->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     LDCE:D                    0.308          aux_RF/registro_0_31
    ----------------------------------------
    Total                      9.574ns (7.680ns logic, 1.894ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'aux_RF/registro_8_cmp_eq00001'
  Clock period: 8.944ns (frequency: 111.807MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               8.944ns (Levels of Logic = 37)
  Source:            aux_RF/registro_8_0 (LATCH)
  Destination:       aux_RF/registro_8_31 (LATCH)
  Source Clock:      aux_RF/registro_8_cmp_eq00001 falling
  Destination Clock: aux_RF/registro_8_cmp_eq00001 falling

  Data Path: aux_RF/registro_8_0 to aux_RF/registro_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  aux_RF/registro_8_0 (aux_RF/registro_8_0)
     LUT4:I2->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_8_f5_F (N154)
     MUXF5:I0->O           1   0.321   0.424  aux_RF/Mmux__varindex0000_8_f5 (aux_RF/Mmux__varindex0000_6_f6)
     LUT4:I3->O            2   0.704   0.482  aux_RF/CRs1<0>1 (auxCRs1<0>)
     LUT4:I2->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     LDCE:D                    0.308          aux_RF/registro_8_31
    ----------------------------------------
    Total                      8.944ns (7.159ns logic, 1.785ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'auxRF<17>'
  Clock period: 7.444ns (frequency: 134.336MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.444ns (Levels of Logic = 8)
  Source:            aux_RF/registro_9_31 (LATCH)
  Destination:       aux_RF/registro_9_31 (LATCH)
  Source Clock:      auxRF<17> falling
  Destination Clock: auxRF<17> falling

  Data Path: aux_RF/registro_9_31 to aux_RF/registro_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.424  aux_RF/registro_9_31 (aux_RF/registro_9_31)
     LUT4:I3->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_998 (aux_RF/Mmux__varindex0000_998)
     MUXF5:I0->O           1   0.321   0.000  aux_RF/Mmux__varindex0000_7_f5_73 (aux_RF/Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  aux_RF/Mmux__varindex0000_6_f6_23 (aux_RF/Mmux__varindex0000_6_f624)
     MUXF7:I0->O           2   0.521   0.482  aux_RF/Mmux__varindex0000_4_f7_23 (aux_RF/Mmux__varindex0000_4_f724)
     LUT4:I2->O            1   0.704   0.424  aux_ALU/Maddsub_AluResult_addsub0000_lut<31>_SW0 (N212)
     LUT4:I3->O            0   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<31> (aux_ALU/Maddsub_AluResult_addsub0000_lut<31>)
     XORCY:LI->O           1   0.527   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     LDCE:D                    0.308          aux_RF/registro_9_31
    ----------------------------------------
    Total                      7.444ns (5.690ns logic, 1.754ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'auxRF<31>'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              6.831ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       aux_CU/CU_out_0 (LATCH)
  Destination Clock: auxRF<31> falling

  Data Path: rst to aux_CU/CU_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           154   1.218   1.380  rst_IBUF (rst_IBUF)
     LUT2:I1->O            2   0.704   0.451  aux_IM/IM_out<15>1_SW0 (N66)
     LUT4:I3->O          239   0.704   1.363  aux_IM/IM_out<15>1 (auxRF<31>)
     LUT4:I2->O            1   0.704   0.000  aux_CU/CU_out_mux0001<5>1 (aux_CU/CU_out_mux0001<5>)
     LD:D                      0.308          aux_CU/CU_out_0
    ----------------------------------------
    Total                      6.831ns (3.638ns logic, 3.193ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'auxRF<29>1'
  Total number of paths / destination ports: 9304 / 64
-------------------------------------------------------------------------
Offset:              15.924ns (Levels of Logic = 41)
  Source:            rst (PAD)
  Destination:       aux_RF/registro_19_31 (LATCH)
  Destination Clock: auxRF<29>1 falling

  Data Path: rst to aux_RF/registro_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           154   1.218   1.380  rst_IBUF (rst_IBUF)
     LUT2:I1->O            2   0.704   0.451  aux_IM/IM_out<15>1_SW0 (N66)
     LUT4:I3->O          239   0.704   1.503  aux_IM/IM_out<15>1 (auxRF<31>)
     LUT2:I0->O           64   0.704   1.447  auxRF<17>11 (auxRF<25>)
     LUT4:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_8_f5_F (N154)
     MUXF5:I0->O           1   0.321   0.424  aux_RF/Mmux__varindex0000_8_f5 (aux_RF/Mmux__varindex0000_6_f6)
     LUT4:I3->O            2   0.704   0.482  aux_RF/CRs1<0>1 (auxCRs1<0>)
     LUT4:I2->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     LDCE:D                    0.308          aux_RF/registro_19_31
    ----------------------------------------
    Total                     15.924ns (9.813ns logic, 6.111ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aux_RF/registro_0_cmp_eq00001'
  Total number of paths / destination ports: 9304 / 64
-------------------------------------------------------------------------
Offset:              15.924ns (Levels of Logic = 41)
  Source:            rst (PAD)
  Destination:       aux_RF/registro_0_31 (LATCH)
  Destination Clock: aux_RF/registro_0_cmp_eq00001 falling

  Data Path: rst to aux_RF/registro_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           154   1.218   1.380  rst_IBUF (rst_IBUF)
     LUT2:I1->O            2   0.704   0.451  aux_IM/IM_out<15>1_SW0 (N66)
     LUT4:I3->O          239   0.704   1.503  aux_IM/IM_out<15>1 (auxRF<31>)
     LUT2:I0->O           64   0.704   1.447  auxRF<17>11 (auxRF<25>)
     LUT4:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_8_f5_F (N154)
     MUXF5:I0->O           1   0.321   0.424  aux_RF/Mmux__varindex0000_8_f5 (aux_RF/Mmux__varindex0000_6_f6)
     LUT4:I3->O            2   0.704   0.482  aux_RF/CRs1<0>1 (auxCRs1<0>)
     LUT4:I2->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     LDCE:D                    0.308          aux_RF/registro_0_31
    ----------------------------------------
    Total                     15.924ns (9.813ns logic, 6.111ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aux_RF/registro_8_cmp_eq00001'
  Total number of paths / destination ports: 9304 / 64
-------------------------------------------------------------------------
Offset:              15.924ns (Levels of Logic = 41)
  Source:            rst (PAD)
  Destination:       aux_RF/registro_8_31 (LATCH)
  Destination Clock: aux_RF/registro_8_cmp_eq00001 falling

  Data Path: rst to aux_RF/registro_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           154   1.218   1.380  rst_IBUF (rst_IBUF)
     LUT2:I1->O            2   0.704   0.451  aux_IM/IM_out<15>1_SW0 (N66)
     LUT4:I3->O          239   0.704   1.503  aux_IM/IM_out<15>1 (auxRF<31>)
     LUT2:I0->O           64   0.704   1.447  auxRF<17>11 (auxRF<25>)
     LUT4:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_8_f5_F (N154)
     MUXF5:I0->O           1   0.321   0.424  aux_RF/Mmux__varindex0000_8_f5 (aux_RF/Mmux__varindex0000_6_f6)
     LUT4:I3->O            2   0.704   0.482  aux_RF/CRs1<0>1 (auxCRs1<0>)
     LUT4:I2->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     LDCE:D                    0.308          aux_RF/registro_8_31
    ----------------------------------------
    Total                     15.924ns (9.813ns logic, 6.111ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'auxRF<17>'
  Total number of paths / destination ports: 558 / 2
-------------------------------------------------------------------------
Offset:              15.924ns (Levels of Logic = 41)
  Source:            rst (PAD)
  Destination:       aux_RF/registro_9_31 (LATCH)
  Destination Clock: auxRF<17> falling

  Data Path: rst to aux_RF/registro_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           154   1.218   1.380  rst_IBUF (rst_IBUF)
     LUT2:I1->O            2   0.704   0.451  aux_IM/IM_out<15>1_SW0 (N66)
     LUT4:I3->O          239   0.704   1.503  aux_IM/IM_out<15>1 (auxRF<31>)
     LUT2:I0->O           64   0.704   1.447  auxRF<17>11 (auxRF<25>)
     LUT4:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_8_f5_F (N154)
     MUXF5:I0->O           1   0.321   0.424  aux_RF/Mmux__varindex0000_8_f5 (aux_RF/Mmux__varindex0000_6_f6)
     LUT4:I3->O            2   0.704   0.482  aux_RF/CRs1<0>1 (auxCRs1<0>)
     LUT4:I2->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     LDCE:D                    0.308          aux_RF/registro_9_31
    ----------------------------------------
    Total                     15.924ns (9.813ns logic, 6.111ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'auxRF<31>'
  Total number of paths / destination ports: 1184 / 32
-------------------------------------------------------------------------
Offset:              12.377ns (Levels of Logic = 35)
  Source:            aux_CU/CU_out_1 (LATCH)
  Destination:       ProcesadorResult<31> (PAD)
  Source Clock:      auxRF<31> falling

  Data Path: aux_CU/CU_out_1 to ProcesadorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              58   0.676   1.445  aux_CU/CU_out_1 (aux_CU/CU_out_1)
     LUT2:I0->O            8   0.704   0.836  aux_ALU/AluResult_mux00002 (aux_ALU/AluResult_mux0000)
     LUT4:I1->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<1> (aux_ALU/Maddsub_AluResult_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     OBUF:I->O                 3.272          ProcesadorResult_31_OBUF (ProcesadorResult<31>)
    ----------------------------------------
    Total                     12.377ns (9.039ns logic, 3.338ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 40333 / 32
-------------------------------------------------------------------------
Offset:              18.136ns (Levels of Logic = 41)
  Source:            aux_PC/PC_out_3 (FF)
  Destination:       ProcesadorResult<31> (PAD)
  Source Clock:      clk rising

  Data Path: aux_PC/PC_out_3 to ProcesadorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  aux_PC/PC_out_3 (aux_PC/PC_out_3)
     LUT2:I0->O            2   0.704   0.451  aux_IM/IM_out<15>1_SW0 (N66)
     LUT4:I3->O          239   0.704   1.503  aux_IM/IM_out<15>1 (auxRF<31>)
     LUT2:I0->O           64   0.704   1.447  auxRF<17>11 (auxRF<25>)
     LUT4:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_8_f5_F (N154)
     MUXF5:I0->O           1   0.321   0.424  aux_RF/Mmux__varindex0000_8_f5 (aux_RF/Mmux__varindex0000_6_f6)
     LUT4:I3->O            2   0.704   0.482  aux_RF/CRs1<0>1 (auxCRs1<0>)
     LUT4:I2->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     OBUF:I->O                 3.272          ProcesadorResult_31_OBUF (ProcesadorResult<31>)
    ----------------------------------------
    Total                     18.136ns (12.150ns logic, 5.986ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aux_RF/registro_0_cmp_eq00001'
  Total number of paths / destination ports: 1619 / 32
-------------------------------------------------------------------------
Offset:              13.171ns (Levels of Logic = 39)
  Source:            aux_RF/registro_0_0 (LATCH)
  Destination:       ProcesadorResult<31> (PAD)
  Source Clock:      aux_RF/registro_0_cmp_eq00001 falling

  Data Path: aux_RF/registro_0_0 to ProcesadorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.622  aux_RF/registro_0_0 (aux_RF/registro_0_0)
     LUT1:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0001_8_f5_rt (aux_RF/Mmux__varindex0001_8_f5_rt)
     MUXF5:I0->O           1   0.321   0.000  aux_RF/Mmux__varindex0001_8_f5 (aux_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.424  aux_RF/Mmux__varindex0001_6_f6 (aux_RF/Mmux__varindex0001_6_f6)
     LUT4_D:I3->O          1   0.704   0.424  aux_RF/CRs2<0>1 (MUXout<0>)
     LUT4:I3->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     OBUF:I->O                 3.272          ProcesadorResult_31_OBUF (ProcesadorResult<31>)
    ----------------------------------------
    Total                     13.171ns (10.644ns logic, 2.527ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aux_RF/registro_8_cmp_eq00001'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              12.541ns (Levels of Logic = 38)
  Source:            aux_RF/registro_8_0 (LATCH)
  Destination:       ProcesadorResult<31> (PAD)
  Source Clock:      aux_RF/registro_8_cmp_eq00001 falling

  Data Path: aux_RF/registro_8_0 to ProcesadorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  aux_RF/registro_8_0 (aux_RF/registro_8_0)
     LUT4:I2->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_8_f5_F (N154)
     MUXF5:I0->O           1   0.321   0.424  aux_RF/Mmux__varindex0000_8_f5 (aux_RF/Mmux__varindex0000_6_f6)
     LUT4:I3->O            2   0.704   0.482  aux_RF/CRs1<0>1 (auxCRs1<0>)
     LUT4:I2->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     OBUF:I->O                 3.272          ProcesadorResult_31_OBUF (ProcesadorResult<31>)
    ----------------------------------------
    Total                     12.541ns (10.123ns logic, 2.418ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'auxRF<17>'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              11.041ns (Levels of Logic = 9)
  Source:            aux_RF/registro_9_31 (LATCH)
  Destination:       ProcesadorResult<31> (PAD)
  Source Clock:      auxRF<17> falling

  Data Path: aux_RF/registro_9_31 to ProcesadorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.424  aux_RF/registro_9_31 (aux_RF/registro_9_31)
     LUT4:I3->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_998 (aux_RF/Mmux__varindex0000_998)
     MUXF5:I0->O           1   0.321   0.000  aux_RF/Mmux__varindex0000_7_f5_73 (aux_RF/Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  aux_RF/Mmux__varindex0000_6_f6_23 (aux_RF/Mmux__varindex0000_6_f624)
     MUXF7:I0->O           2   0.521   0.482  aux_RF/Mmux__varindex0000_4_f7_23 (aux_RF/Mmux__varindex0000_4_f724)
     LUT4:I2->O            1   0.704   0.424  aux_ALU/Maddsub_AluResult_addsub0000_lut<31>_SW0 (N212)
     LUT4:I3->O            0   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<31> (aux_ALU/Maddsub_AluResult_addsub0000_lut<31>)
     XORCY:LI->O           1   0.527   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     OBUF:I->O                 3.272          ProcesadorResult_31_OBUF (ProcesadorResult<31>)
    ----------------------------------------
    Total                     11.041ns (8.654ns logic, 2.387ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'auxRF<29>1'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.175ns (Levels of Logic = 39)
  Source:            aux_RF/registro_19_0 (LATCH)
  Destination:       ProcesadorResult<31> (PAD)
  Source Clock:      auxRF<29>1 falling

  Data Path: aux_RF/registro_19_0 to ProcesadorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.595  aux_RF/registro_19_0 (aux_RF/registro_19_0)
     LUT1:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0001_6_f5_1_rt1 (aux_RF/Mmux__varindex0001_6_f5_1_rt1)
     MUXF5:I1->O           1   0.321   0.000  aux_RF/Mmux__varindex0001_6_f5_1 (aux_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.455  aux_RF/Mmux__varindex0001_5_f6_0 (aux_RF/Mmux__varindex0001_5_f61)
     LUT4_D:I2->O          1   0.704   0.424  aux_RF/CRs2<0>1 (MUXout<0>)
     LUT4:I3->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     OBUF:I->O                 3.272          ProcesadorResult_31_OBUF (ProcesadorResult<31>)
    ----------------------------------------
    Total                     13.175ns (10.644ns logic, 2.531ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9272 / 32
-------------------------------------------------------------------------
Delay:               19.521ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       ProcesadorResult<31> (PAD)

  Data Path: rst to ProcesadorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           154   1.218   1.380  rst_IBUF (rst_IBUF)
     LUT2:I1->O            2   0.704   0.451  aux_IM/IM_out<15>1_SW0 (N66)
     LUT4:I3->O          239   0.704   1.503  aux_IM/IM_out<15>1 (auxRF<31>)
     LUT2:I0->O           64   0.704   1.447  auxRF<17>11 (auxRF<25>)
     LUT4:I0->O            1   0.704   0.000  aux_RF/Mmux__varindex0000_8_f5_F (N154)
     MUXF5:I0->O           1   0.321   0.424  aux_RF/Mmux__varindex0000_8_f5 (aux_RF/Mmux__varindex0000_6_f6)
     LUT4:I3->O            2   0.704   0.482  aux_RF/CRs1<0>1 (auxCRs1<0>)
     LUT4:I2->O            1   0.704   0.000  aux_ALU/Maddsub_AluResult_addsub0000_lut<0> (aux_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<0> (aux_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<1> (aux_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<2> (aux_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<3> (aux_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<4> (aux_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<5> (aux_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<6> (aux_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<7> (aux_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<8> (aux_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<9> (aux_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<10> (aux_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<11> (aux_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<12> (aux_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<13> (aux_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<14> (aux_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<15> (aux_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<16> (aux_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<17> (aux_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<18> (aux_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<19> (aux_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<20> (aux_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<21> (aux_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<22> (aux_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<23> (aux_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<24> (aux_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<25> (aux_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<26> (aux_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<27> (aux_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<28> (aux_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<29> (aux_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  aux_ALU/Maddsub_AluResult_addsub0000_cy<30> (aux_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  aux_ALU/Maddsub_AluResult_addsub0000_xor<31> (aux_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  aux_ALU/AluResult<31> (ProcesadorResult_31_OBUF)
     OBUF:I->O                 3.272          ProcesadorResult_31_OBUF (ProcesadorResult<31>)
    ----------------------------------------
    Total                     19.521ns (12.777ns logic, 6.744ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.97 secs
 
--> 

Total memory usage is 407100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  779 (   0 filtered)
Number of infos    :   14 (   0 filtered)

