// Seed: 3693315210
module module_0;
  assign id_0[1'b0] = 1 == ((1));
  wire  id_2 = id_0;
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_2[1] = 1;
  logic id_6;
  assign id_2 = id_1;
endmodule
