<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v</a>
time_elapsed: 0.024s
ram usage: 10660 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e top <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v</a>
warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 

warning: `$dumpfile` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:20</a>:3-28:
   | 
   |   $dumpfile (&#34;arbiter.vcd&#34;);
   |   ^^^^^^^^^^^^^^^^^^^^^^^^^ 

warning: `$dumpvars` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:21</a>:3-14:
   | 
   |   $dumpvars();
   |   ^^^^^^^^^^^ 

 ERROR moore_svlog::hir::lowering &gt; Expr #0x55aa5bbe5a00
compiler bug: lowering of expression not implemented
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-47" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:47</a>:7-14:
   | 
   |   #10 $finish;
   |       ^^^^^^^ 

You have encountered a compiler bug. Sorry about that! We would appreciate if you open an issue [1] and describe how you triggered the bug, together with a minimal snippet of code to reproduce it. Thanks!
[1]: https://github.com/fabianschuiki/moore

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:22</a>:9-10:
   | 
   |   clk = 0;
   |         ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:22</a>:9-10:
   | 
   |   clk = 0;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:22</a>:9-10:
   | 
   |   clk = 0;
   |         ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:22</a>:9-10:
   | 
   |   clk = 0;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:22</a>:9-10:
   | 
   |   clk = 0;
   |         ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:22</a>:9-10:
   | 
   |   clk = 0;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:22</a>:9-10:
   | 
   |   clk = 0;
   |         ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:22</a>:9-10:
   | 
   |   clk = 0;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:23</a>:9-10:
   | 
   |   rst = 1;
   |         ^ 
   = note: Casts `1` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:23</a>:9-10:
   | 
   |   rst = 1;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:23</a>:9-10:
   | 
   |   rst = 1;
   |         ^ 
   = note: Casts `1` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:23</a>:9-10:
   | 
   |   rst = 1;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:23</a>:9-10:
   | 
   |   rst = 1;
   |         ^ 
   = note: Casts `1` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:23</a>:9-10:
   | 
   |   rst = 1;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:23</a>:9-10:
   | 
   |   rst = 1;
   |         ^ 
   = note: Casts `1` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:23</a>:9-10:
   | 
   |   rst = 1;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:24</a>:10-11:
   | 
   |   req0 = 0;
   |          ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:24</a>:10-11:
   | 
   |   req0 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:24</a>:10-11:
   | 
   |   req0 = 0;
   |          ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:24</a>:10-11:
   | 
   |   req0 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:24</a>:10-11:
   | 
   |   req0 = 0;
   |          ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:24</a>:10-11:
   | 
   |   req0 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:24</a>:10-11:
   | 
   |   req0 = 0;
   |          ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:24</a>:10-11:
   | 
   |   req0 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:25</a>:10-11:
   | 
   |   req1 = 0;
   |          ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:25</a>:10-11:
   | 
   |   req1 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:25</a>:10-11:
   | 
   |   req1 = 0;
   |          ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:25</a>:10-11:
   | 
   |   req1 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:25</a>:10-11:
   | 
   |   req1 = 0;
   |          ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:25</a>:10-11:
   | 
   |   req1 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:25</a>:10-11:
   | 
   |   req1 = 0;
   |          ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:25</a>:10-11:
   | 
   |   req1 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:26</a>:10-11:
   | 
   |   req2 = 0;
   |          ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:26</a>:10-11:
   | 
   |   req2 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:26</a>:10-11:
   | 
   |   req2 = 0;
   |          ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:26</a>:10-11:
   | 
   |   req2 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:26</a>:10-11:
   | 
   |   req2 = 0;
   |          ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:26</a>:10-11:
   | 
   |   req2 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:26</a>:10-11:
   | 
   |   req2 = 0;
   |          ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:26</a>:10-11:
   | 
   |   req2 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:27</a>:10-11:
   | 
   |   req3 = 0;
   |          ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:27</a>:10-11:
   | 
   |   req3 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:27</a>:10-11:
   | 
   |   req3 = 0;
   |          ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:27</a>:10-11:
   | 
   |   req3 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:27</a>:10-11:
   | 
   |   req3 = 0;
   |          ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:27</a>:10-11:
   | 
   |   req3 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:27</a>:10-11:
   | 
   |   req3 = 0;
   |          ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:27</a>:10-11:
   | 
   |   req3 = 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:28</a>:13-14:
   | 
   |   #10 rst = 0;
   |             ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:28</a>:13-14:
   | 
   |   #10 rst = 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:28</a>:13-14:
   | 
   |   #10 rst = 0;
   |             ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:28</a>:13-14:
   | 
   |   #10 rst = 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:28</a>:13-14:
   | 
   |   #10 rst = 0;
   |             ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:28</a>:13-14:
   | 
   |   #10 rst = 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:28</a>:13-14:
   | 
   |   #10 rst = 0;
   |             ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:28</a>:13-14:
   | 
   |   #10 rst = 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:30</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:30</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:30</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:30</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:30</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:30</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:30</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:30</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:32</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:32</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:32</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:32</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:32</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:32</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:32</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:32</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:34</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:34</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:34</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:34</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:34</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:34</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:34</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:34</a>:11-12:
   | 
   |   req0 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:35</a>:11-12:
   | 
   |   req1 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:35</a>:11-12:
   | 
   |   req1 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:35</a>:11-12:
   | 
   |   req1 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:35</a>:11-12:
   | 
   |   req1 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:35</a>:11-12:
   | 
   |   req1 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:35</a>:11-12:
   | 
   |   req1 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:35</a>:11-12:
   | 
   |   req1 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:35</a>:11-12:
   | 
   |   req1 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:37</a>:11-12:
   | 
   |   req2 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:37</a>:11-12:
   | 
   |   req2 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:37</a>:11-12:
   | 
   |   req2 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:37</a>:11-12:
   | 
   |   req2 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:37</a>:11-12:
   | 
   |   req2 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:37</a>:11-12:
   | 
   |   req2 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:37</a>:11-12:
   | 
   |   req2 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:37</a>:11-12:
   | 
   |   req2 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:38</a>:11-12:
   | 
   |   req1 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:38</a>:11-12:
   | 
   |   req1 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:38</a>:11-12:
   | 
   |   req1 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:38</a>:11-12:
   | 
   |   req1 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:38</a>:11-12:
   | 
   |   req1 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:38</a>:11-12:
   | 
   |   req1 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:38</a>:11-12:
   | 
   |   req1 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:38</a>:11-12:
   | 
   |   req1 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:40</a>:11-12:
   | 
   |   req3 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:40</a>:11-12:
   | 
   |   req3 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:40</a>:11-12:
   | 
   |   req3 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:40</a>:11-12:
   | 
   |   req3 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:40</a>:11-12:
   | 
   |   req3 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:40</a>:11-12:
   | 
   |   req3 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:40</a>:11-12:
   | 
   |   req3 &lt;= 1;
   |           ^ 
   = note: Casts `1` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:40</a>:11-12:
   | 
   |   req3 &lt;= 1;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:41</a>:11-12:
   | 
   |   req2 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:41</a>:11-12:
   | 
   |   req2 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:41</a>:11-12:
   | 
   |   req2 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:41</a>:11-12:
   | 
   |   req2 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:41</a>:11-12:
   | 
   |   req2 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:41</a>:11-12:
   | 
   |   req2 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:41</a>:11-12:
   | 
   |   req2 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:41</a>:11-12:
   | 
   |   req2 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:43</a>:11-12:
   | 
   |   req3 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:43</a>:11-12:
   | 
   |   req3 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:43</a>:11-12:
   | 
   |   req3 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:43</a>:11-12:
   | 
   |   req3 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:43</a>:11-12:
   | 
   |   req3 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:43</a>:11-12:
   | 
   |   req3 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:43</a>:11-12:
   | 
   |   req3 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:43</a>:11-12:
   | 
   |   req3 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:45</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:45</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:45</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:45</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:45</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:45</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:45</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v:45</a>:11-12:
   | 
   |   req0 &lt;= 0;
   |           ^ 


</pre>
</body>