#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bab670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bab800 .scope module, "tb" "tb" 3 71;
 .timescale -12 -12;
L_0x1b97720 .functor NOT 1, L_0x1be2b70, C4<0>, C4<0>, C4<0>;
L_0x1b98420 .functor XOR 2, L_0x1be26e0, L_0x1be28c0, C4<00>, C4<00>;
L_0x1bb3190 .functor XOR 2, L_0x1b98420, L_0x1be2a00, C4<00>, C4<00>;
v0x1be1520_0 .net *"_ivl_10", 1 0, L_0x1be2a00;  1 drivers
v0x1be1620_0 .net *"_ivl_12", 1 0, L_0x1bb3190;  1 drivers
v0x1be1700_0 .net *"_ivl_2", 1 0, L_0x1be2620;  1 drivers
v0x1be17c0_0 .net *"_ivl_4", 1 0, L_0x1be26e0;  1 drivers
v0x1be18a0_0 .net *"_ivl_6", 1 0, L_0x1be28c0;  1 drivers
v0x1be19d0_0 .net *"_ivl_8", 1 0, L_0x1b98420;  1 drivers
v0x1be1ab0_0 .net "a", 0 0, v0x1be0460_0;  1 drivers
v0x1be1b50_0 .net "b", 0 0, v0x1be0500_0;  1 drivers
v0x1be1bf0_0 .var "clk", 0 0;
v0x1be1c90_0 .net "q_dut", 0 0, v0x1be1090_0;  1 drivers
v0x1be1d30_0 .net "q_ref", 0 0, L_0x1b97da0;  1 drivers
v0x1be1dd0_0 .net "state_dut", 0 0, v0x1be11a0_0;  1 drivers
v0x1be1e70_0 .net "state_ref", 0 0, L_0x1b980e0;  1 drivers
v0x1be1f40_0 .var/2u "stats1", 223 0;
v0x1be1fe0_0 .var/2u "strobe", 0 0;
v0x1be2080_0 .net "tb_match", 0 0, L_0x1be2b70;  1 drivers
v0x1be2120_0 .net "tb_mismatch", 0 0, L_0x1b97720;  1 drivers
v0x1be22f0_0 .net "wavedrom_enable", 0 0, v0x1be0670_0;  1 drivers
v0x1be23c0_0 .net "wavedrom_title", 511 0, v0x1be0710_0;  1 drivers
L_0x1be2620 .concat [ 1 1 0 0], L_0x1b980e0, L_0x1b97da0;
L_0x1be26e0 .concat [ 1 1 0 0], L_0x1b980e0, L_0x1b97da0;
L_0x1be28c0 .concat [ 1 1 0 0], v0x1be11a0_0, v0x1be1090_0;
L_0x1be2a00 .concat [ 1 1 0 0], L_0x1b980e0, L_0x1b97da0;
L_0x1be2b70 .cmp/eeq 2, L_0x1be2620, L_0x1bb3190;
S_0x1bb2450 .scope module, "good1" "reference_module" 3 116, 3 4 0, S_0x1bab800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
L_0x1b97a40 .functor XOR 1, v0x1be0460_0, v0x1be0500_0, C4<0>, C4<0>;
L_0x1b97da0 .functor XOR 1, L_0x1b97a40, v0x1b97b50_0, C4<0>, C4<0>;
L_0x1b980e0 .functor BUFZ 1, v0x1b97b50_0, C4<0>, C4<0>, C4<0>;
v0x1b971b0_0 .net *"_ivl_0", 0 0, L_0x1b97a40;  1 drivers
v0x1b974f0_0 .net "a", 0 0, v0x1be0460_0;  alias, 1 drivers
v0x1b97830_0 .net "b", 0 0, v0x1be0500_0;  alias, 1 drivers
v0x1b97b50_0 .var "c", 0 0;
v0x1b97eb0_0 .net "clk", 0 0, v0x1be1bf0_0;  1 drivers
v0x1b981f0_0 .net "q", 0 0, L_0x1b97da0;  alias, 1 drivers
v0x1b98530_0 .net "state", 0 0, L_0x1b980e0;  alias, 1 drivers
E_0x1ba9b20 .event posedge, v0x1b97eb0_0;
S_0x1bdfc70 .scope module, "stim1" "stimulus_gen" 3 111, 3 22 0, S_0x1bab800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1be0460_0 .var "a", 0 0;
v0x1be0500_0 .var "b", 0 0;
v0x1be05a0_0 .net "clk", 0 0, v0x1be1bf0_0;  alias, 1 drivers
v0x1be0670_0 .var "wavedrom_enable", 0 0;
v0x1be0710_0 .var "wavedrom_title", 511 0;
E_0x1baa260/0 .event negedge, v0x1b97eb0_0;
E_0x1baa260/1 .event posedge, v0x1b97eb0_0;
E_0x1baa260 .event/or E_0x1baa260/0, E_0x1baa260/1;
E_0x1baa4b0 .event negedge, v0x1b97eb0_0;
S_0x1bdff60 .scope task, "wavedrom_start" "wavedrom_start" 3 35, 3 35 0, S_0x1bdfc70;
 .timescale -12 -12;
v0x1be0160_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1be0260 .scope task, "wavedrom_stop" "wavedrom_stop" 3 38, 3 38 0, S_0x1bdfc70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1be0880 .scope module, "top_module1" "top_module" 3 123, 4 1 0, S_0x1bab800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
P_0x1b95620 .param/l "S0" 0 4 10, C4<00>;
P_0x1b95660 .param/l "S1" 0 4 10, C4<01>;
P_0x1b956a0 .param/l "S2" 0 4 10, C4<10>;
P_0x1b956e0 .param/l "S3" 0 4 10, C4<11>;
v0x1be0d00_0 .net "a", 0 0, v0x1be0460_0;  alias, 1 drivers
v0x1be0df0_0 .net "b", 0 0, v0x1be0500_0;  alias, 1 drivers
v0x1be0f00_0 .net "clk", 0 0, v0x1be1bf0_0;  alias, 1 drivers
v0x1be0ff0_0 .var "current_state", 1 0;
v0x1be1090_0 .var "q", 0 0;
v0x1be11a0_0 .var "state", 0 0;
S_0x1be1300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 132, 3 132 0, S_0x1bab800;
 .timescale -12 -12;
E_0x1b8e9f0 .event anyedge, v0x1be1fe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1be1fe0_0;
    %nor/r;
    %assign/vec4 v0x1be1fe0_0, 0;
    %wait E_0x1b8e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bdfc70;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1baa4b0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1baa4b0;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ba9b20;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1ba9b20;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1be0500_0, 0;
    %assign/vec4 v0x1be0460_0, 0;
    %wait E_0x1baa4b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1be0260;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1baa260;
    %vpi_func 3 65 "$urandom" 32 {0 0 0};
    %pad/u 5;
    %and/r;
    %assign/vec4 v0x1be0460_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1bb2450;
T_4 ;
    %wait E_0x1ba9b20;
    %load/vec4 v0x1b974f0_0;
    %load/vec4 v0x1b97830_0;
    %and;
    %load/vec4 v0x1b974f0_0;
    %load/vec4 v0x1b97b50_0;
    %and;
    %or;
    %load/vec4 v0x1b97830_0;
    %load/vec4 v0x1b97b50_0;
    %and;
    %or;
    %assign/vec4 v0x1b97b50_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1be0880;
T_5 ;
    %wait E_0x1ba9b20;
    %load/vec4 v0x1be0ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x1be0d00_0;
    %load/vec4 v0x1be0df0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x1be0d00_0;
    %inv;
    %load/vec4 v0x1be0df0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x1be0d00_0;
    %inv;
    %load/vec4 v0x1be0df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x1be0d00_0;
    %load/vec4 v0x1be0df0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1be0ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1be1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1be11a0_0, 0;
T_5.13 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1bab800;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be1fe0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bab800;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1be1bf0_0;
    %inv;
    %store/vec4 v0x1be1bf0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bab800;
T_8 ;
    %vpi_call/w 3 103 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 104 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1be05a0_0, v0x1be2120_0, v0x1be1bf0_0, v0x1be1ab0_0, v0x1be1b50_0, v0x1be1d30_0, v0x1be1c90_0, v0x1be1e70_0, v0x1be1dd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bab800;
T_9 ;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "state" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 146 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 147 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 148 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bab800;
T_10 ;
    %wait E_0x1baa260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1be1f40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be1f40_0, 4, 32;
    %load/vec4 v0x1be2080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be1f40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1be1f40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be1f40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1be1d30_0;
    %load/vec4 v0x1be1d30_0;
    %load/vec4 v0x1be1c90_0;
    %xor;
    %load/vec4 v0x1be1d30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be1f40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be1f40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1be1e70_0;
    %load/vec4 v0x1be1e70_0;
    %load/vec4 v0x1be1dd0_0;
    %xor;
    %load/vec4 v0x1be1e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be1f40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1be1f40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be1f40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit10/circuit10_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/circuit10/iter0/response21/top_module.sv";
