module mult4(
input in_uc,
input [5:0] in_x, in_y,
output reg [5:0] out_z
);
always@(*)
begin 
	case (in_uc)
		1'b1:
			begin
				out_z=in_x;
			end
		1'b0:
			begin
				out_z=in_y;
			end
		endcase
	end

endmodule 