<!-- HTML header for doxygen 1.8.7-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>RA Flexible Software Package Documentation: RA6M5</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_scaled.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">RA Flexible Software Package Documentation
   &#160;<span id="projectnumber">Release v2.4.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___b_s_p___m_c_u___r_a6_m5.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">RA6M5<div class="ingroups"><a class="el" href="group___r_e_n_e_s_a_s___c_o_m_m_o_n.html">BSP</a> &raquo; <a class="el" href="group___b_s_p___m_c_u.html">MCU Board Support Package</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<p><h2>Build Time Configurations for ra6m5_fsp</h2>
The following build time configurations are defined in fsp_cfg/bsp/bsp_mcu_family_cfg.h:<br />
</p><table class="doxtable">
<tr>
<th>Configuration</th><th>Options</th><th>Default</th><th>Description </th></tr>
<tr>
<td>Security &gt; Exceptions &gt; Exception Response</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Non-Maskable Interrupt</li>
<li>
Reset</li>
</ul>
</td><td>Non-Maskable Interrupt </td><td>Configure the result of a TrustZone Filter exception. This exception is generated when a the TrustZone Filter detects access to a protected region.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; Exceptions &gt; BusFault, HardFault, and NMI Target</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Secure State </td><td>Value for SCB-&gt;AIRCR register bit BFHFNMINS. Defines whether BusFault and NMI exceptions are Non-secure, and whether exceptions target the Non-secure HardFault exception.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; Exceptions &gt; Prioritize Secure Exceptions</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Value for SCB-&gt;AIRCR register bit PRIS. When enabled, all Non-secure interrupt priorities are automatically demoted by right shifting their priority by one then setting the most significant bit. As there is effectively one less bit care must be taken to ensure the prioritization of non-secure interrupts is correct.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; SRAM Accessibility &gt; SRAM Protection</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether SRAMPRCR is write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; SRAM Accessibility &gt; SRAM ECC</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether SRAM ECC registers are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; SRAM Accessibility &gt; Standby RAM</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Regions 7-0 are all Secure.</li>
<li>
Region 7 is Non-secure. Regions 6-0 are Secure.</li>
<li>
Regions 7-6 are Non-secure. Regions 5-0 are Secure.</li>
<li>
Regions 7-5 are Non-secure. Regions 4-0 are Secure.</li>
<li>
Regions 7-4 are Non-secure. Regions 3-0 are Secure.</li>
<li>
Regions 7-3 are Non-secure. Regions 2-0 are Secure.</li>
<li>
Regions 7-2 are Non-secure. Regions 1-0 are Secure.</li>
<li>
Regions 7-1 are Non-secure. Region 0 is Secure.</li>
<li>
Regions 7-0 are all Non-secure.</li>
</ul>
</td><td>config.bsp.fsp.tz.stbramsar.both </td><td>Defines whether Standby RAM registers are accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; BUS Accessibility &gt; Bus Security Attribution Register A</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the Slave Bus Control Registers (BUSSCNT&lt;slave&gt;) are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; BUS Accessibility &gt; Bus Security Attribution Register B</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the Bus and DMAC/DTC Error Clear Registers are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; System Reset Request Accessibility</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Secure State </td><td>Value for SCB-&gt;AIRCR register bit SYSRESETREQS. Defines whether the SYSRESETREQ bit is functional for Non-secure use.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; Cache Accessibility</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the Cache registers are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building protjects with TrustZone. </td></tr>
<tr>
<td>Security &gt; System Reset Status Accessibility</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the reset status registers (RSTSRn) can be cleared from the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>Security &gt; Battery Backup Accessibility</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the battery backup registers are accessible for the Non-secure application. If Secure State is selected, all battery backup registers are read only except for VBTBKRn registers which are both read and write protected.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr>
<td>OFS0 register settings &gt; Independent WDT &gt; Start Mode</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
IWDT is Disabled</li>
<li>
IWDT is automatically activated after a reset (Autostart mode)</li>
</ul>
</td><td>IWDT is Disabled </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; Independent WDT &gt; Timeout Period</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
128 cycles</li>
<li>
512 cycles</li>
<li>
1024 cycles</li>
<li>
2048 cycles</li>
</ul>
</td><td>2048 cycles </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; Independent WDT &gt; Dedicated Clock Frequency Divisor</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
1</li>
<li>
16</li>
<li>
32</li>
<li>
64</li>
<li>
128</li>
<li>
256</li>
</ul>
</td><td>128 </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; Independent WDT &gt; Window End Position</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
75%</li>
<li>
50%</li>
<li>
25%</li>
<li>
0% (no window end position)</li>
</ul>
</td><td>0% (no window end position) </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; Independent WDT &gt; Window Start Position</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
25%</li>
<li>
50%</li>
<li>
75%</li>
<li>
100% (no window start position)</li>
</ul>
</td><td>100% (no window start position) </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; Independent WDT &gt; Reset Interrupt Request Select</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
NMI request or interrupt request is enabled</li>
<li>
Reset is enabled</li>
</ul>
</td><td>Reset is enabled </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; Independent WDT &gt; Stop Control</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Counting continues (Note: Device will not enter Deep Standby Mode when selected. Device will enter Software Standby Mode)</li>
<li>
Stop counting when in Sleep, Snooze mode, or Software Standby</li>
</ul>
</td><td>Stop counting when in Sleep, Snooze mode, or Software Standby </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; WDT &gt; Start Mode Select</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Automatically activate WDT after a reset (auto-start mode)</li>
<li>
Stop WDT after a reset (register-start mode)</li>
</ul>
</td><td>Stop WDT after a reset (register-start mode) </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; WDT &gt; Timeout Period</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
1024 cycles</li>
<li>
4096 cycles</li>
<li>
8192 cycles</li>
<li>
16384 cycles</li>
</ul>
</td><td>16384 cycles </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; WDT &gt; Clock Frequency Division Ratio</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
4</li>
<li>
64</li>
<li>
128</li>
<li>
512</li>
<li>
2048</li>
<li>
8192</li>
</ul>
</td><td>128 </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; WDT &gt; Window End Position</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
75%</li>
<li>
50%</li>
<li>
25%</li>
<li>
0% (no window end position)</li>
</ul>
</td><td>0% (no window end position) </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; WDT &gt; Window Start Position</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
25%</li>
<li>
50%</li>
<li>
75%</li>
<li>
100% (no window start position)</li>
</ul>
</td><td>100% (no window start position) </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; WDT &gt; Reset Interrupt Request</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
NMI</li>
<li>
Reset</li>
</ul>
</td><td>Reset </td><td></td></tr>
<tr>
<td>OFS0 register settings &gt; WDT &gt; Stop Control</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Counting continues</li>
<li>
Stop counting when entering Sleep mode</li>
</ul>
</td><td>Stop counting when entering Sleep mode </td><td></td></tr>
<tr>
<td>OFS1 register settings &gt; Voltage Detection 0 Circuit Start</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Voltage monitor 0 reset is enabled after reset</li>
<li>
Voltage monitor 0 reset is disabled after reset</li>
</ul>
</td><td>Voltage monitor 0 reset is disabled after reset </td><td></td></tr>
<tr>
<td>OFS1 register settings &gt; Voltage Detection 0 Level</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
2.94 V</li>
<li>
2.87 V</li>
<li>
2.80 V</li>
</ul>
</td><td>2.80 V </td><td></td></tr>
<tr>
<td>OFS1 register settings &gt; HOCO Oscillation Enable</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
HOCO oscillation is enabled after reset</li>
<li>
HOCO oscillation is disabled after reset</li>
</ul>
</td><td>HOCO oscillation is disabled after reset </td><td></td></tr>
<tr>
<td>Block Protection Settings (BPS) &gt; BPS0</td><td>Refer to the RA Configuration tool for available options.</td><td>0U </td><td>Configure Block Protection Register 0 </td></tr>
<tr>
<td>Block Protection Settings (BPS) &gt; BPS1</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Flash Block 32</li>
<li>
Flash Block 33</li>
<li>
Flash Block 34</li>
<li>
Flash Block 35</li>
<li>
Flash Block 36</li>
<li>
Flash Block 37</li>
</ul>
</td><td>0U </td><td>Configure Block Protection Register 1 </td></tr>
<tr>
<td>Block Protection Settings (BPS) &gt; BPS2</td><td>Refer to the RA Configuration tool for available options.</td><td>0U </td><td>Configure Block Protection Register 2 </td></tr>
<tr>
<td>Permanent Block Protection Settings (PBPS) &gt; PBPS0</td><td>Refer to the RA Configuration tool for available options.</td><td>0U </td><td>Configure Permanent Block Protection Register 0 </td></tr>
<tr>
<td>Permanent Block Protection Settings (PBPS) &gt; PBPS1</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Flash Block 32</li>
<li>
Flash Block 33</li>
<li>
Flash Block 34</li>
<li>
Flash Block 35</li>
<li>
Flash Block 36</li>
<li>
Flash Block 37</li>
</ul>
</td><td>0U </td><td>Configure Permanent Block Protection Register 1 </td></tr>
<tr>
<td>Permanent Block Protection Settings (PBPS) &gt; PBPS2</td><td>Refer to the RA Configuration tool for available options.</td><td>0U </td><td>Configure Permanent Block Protection Register 2 </td></tr>
<tr>
<td>Clocks &gt; HOCO FLL Function</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Setting this option to Enabled improves HOCO accuracy significantly by using the subclock, but incurs certain restrictions.<br />
<br />
The FLL function requires the subclock oscillator to be running and stabilized. When enabled and running the PLL or system clock from HOCO, the BSP will wait for both the Subclock Stabilization Time as well as the FLL Stabilization Time when setting up clocks at startup.<br />
<br />
When FLL is enabled Software Standby and Deep Software Standby modes are not available. </td></tr>
<tr>
<td>Startup C-Cache Line Size</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
32 Bytes</li>
<li>
64 Bytes</li>
</ul>
</td><td>32 Bytes </td><td>Set the C-Cache line size configured during startup. </td></tr>
<tr>
<td>Dual Bank Mode</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Enabling dual bank mode splits the flash into two banks that can be swapped by programming the BANKSEL non-volatile register. When enabled, one bank will start at address 0x0 and the other will start at 0x200000. Each bank contains exactly half the capacity of the entire code flash. When Dual Bank mode is enabled, Startup Program Protection and Block Swap functions cannot be used. </td></tr>
</table>
 </p>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.7-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
        <li class="footer">FSP Release v2.4.0 User's Manual Copyright © (2021) Renesas Electronics Corporation. All Rights Reserved.</li>
  </ul>
</div>
</body>
</html>
