--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2689 paths analyzed, 359 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.386ns.
--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_5 (SLICE_X3Y33.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.560 - 0.536)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.391   display/v_count<2>
                                                       display/v_count_1
    SLICE_X16Y37.C1      net (fanout=8)        0.832   display/v_count<1>
    SLICE_X16Y37.C       Tilo                  0.204   display/v_count_8_1
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A4      net (fanout=10)       1.296   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X3Y33.D2       net (fanout=13)       2.071   display/o_animate_rstpot1
    SLICE_X3Y33.CLK      Tas                   0.322   sq_c_anim/x<5>
                                                       sq_c_anim/x_5_dpot1
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.176ns logic, 4.199ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.314ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.560 - 0.537)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.447   display/v_count<0>
                                                       display/v_count_0
    SLICE_X16Y37.C3      net (fanout=8)        0.715   display/v_count<0>
    SLICE_X16Y37.C       Tilo                  0.204   display/v_count_8_1
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A4      net (fanout=10)       1.296   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X3Y33.D2       net (fanout=13)       2.071   display/o_animate_rstpot1
    SLICE_X3Y33.CLK      Tas                   0.322   sq_c_anim/x<5>
                                                       sq_c_anim/x_5_dpot1
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      5.314ns (1.232ns logic, 4.082ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5_1 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.256ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.560 - 0.536)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5_1 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.391   display/v_count_5_1
                                                       display/v_count_5_1
    SLICE_X17Y37.A4      net (fanout=1)        0.682   display/v_count_5_1
    SLICE_X17Y37.A       Tilo                  0.259   N11
                                                       display/o_animate_SW0
    SLICE_X17Y26.A1      net (fanout=4)        1.272   N11
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X3Y33.D2       net (fanout=13)       2.071   display/o_animate_rstpot1
    SLICE_X3Y33.CLK      Tas                   0.322   sq_c_anim/x<5>
                                                       sq_c_anim/x_5_dpot1
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (1.231ns logic, 4.025ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_8 (SLICE_X0Y33.C4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.253ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.561 - 0.536)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.391   display/v_count<2>
                                                       display/v_count_1
    SLICE_X16Y37.C1      net (fanout=8)        0.832   display/v_count<1>
    SLICE_X16Y37.C       Tilo                  0.204   display/v_count_8_1
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A4      net (fanout=10)       1.296   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X0Y33.C4       net (fanout=13)       1.982   display/o_animate_rstpot1
    SLICE_X0Y33.CLK      Tas                   0.289   sq_c_anim/x<9>
                                                       sq_c_anim/x_8_dpot1
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (1.143ns logic, 4.110ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.561 - 0.537)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.447   display/v_count<0>
                                                       display/v_count_0
    SLICE_X16Y37.C3      net (fanout=8)        0.715   display/v_count<0>
    SLICE_X16Y37.C       Tilo                  0.204   display/v_count_8_1
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A4      net (fanout=10)       1.296   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X0Y33.C4       net (fanout=13)       1.982   display/o_animate_rstpot1
    SLICE_X0Y33.CLK      Tas                   0.289   sq_c_anim/x<9>
                                                       sq_c_anim/x_8_dpot1
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (1.199ns logic, 3.993ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5_1 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.134ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.561 - 0.536)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5_1 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.391   display/v_count_5_1
                                                       display/v_count_5_1
    SLICE_X17Y37.A4      net (fanout=1)        0.682   display/v_count_5_1
    SLICE_X17Y37.A       Tilo                  0.259   N11
                                                       display/o_animate_SW0
    SLICE_X17Y26.A1      net (fanout=4)        1.272   N11
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X0Y33.C4       net (fanout=13)       1.982   display/o_animate_rstpot1
    SLICE_X0Y33.CLK      Tas                   0.289   sq_c_anim/x<9>
                                                       sq_c_anim/x_8_dpot1
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      5.134ns (1.198ns logic, 3.936ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_9 (SLICE_X0Y33.D4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_c_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.253ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.561 - 0.536)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_c_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.391   display/v_count<2>
                                                       display/v_count_1
    SLICE_X16Y37.C1      net (fanout=8)        0.832   display/v_count<1>
    SLICE_X16Y37.C       Tilo                  0.204   display/v_count_8_1
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A4      net (fanout=10)       1.296   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X0Y33.D4       net (fanout=13)       1.982   display/o_animate_rstpot1
    SLICE_X0Y33.CLK      Tas                   0.289   sq_c_anim/x<9>
                                                       sq_c_anim/x_9_dpot1
                                                       sq_c_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (1.143ns logic, 4.110ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_c_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.561 - 0.537)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_c_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.447   display/v_count<0>
                                                       display/v_count_0
    SLICE_X16Y37.C3      net (fanout=8)        0.715   display/v_count<0>
    SLICE_X16Y37.C       Tilo                  0.204   display/v_count_8_1
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A4      net (fanout=10)       1.296   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X0Y33.D4       net (fanout=13)       1.982   display/o_animate_rstpot1
    SLICE_X0Y33.CLK      Tas                   0.289   sq_c_anim/x<9>
                                                       sq_c_anim/x_9_dpot1
                                                       sq_c_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (1.199ns logic, 3.993ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5_1 (FF)
  Destination:          sq_c_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.134ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.561 - 0.536)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5_1 to sq_c_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.391   display/v_count_5_1
                                                       display/v_count_5_1
    SLICE_X17Y37.A4      net (fanout=1)        0.682   display/v_count_5_1
    SLICE_X17Y37.A       Tilo                  0.259   N11
                                                       display/o_animate_SW0
    SLICE_X17Y26.A1      net (fanout=4)        1.272   N11
    SLICE_X17Y26.A       Tilo                  0.259   sq_b_anim/x<6>
                                                       display/o_animate_rstpot_1
    SLICE_X0Y33.D4       net (fanout=13)       1.982   display/o_animate_rstpot1
    SLICE_X0Y33.CLK      Tas                   0.289   sq_c_anim/x<9>
                                                       sq_c_anim/x_9_dpot1
                                                       sq_c_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      5.134ns (1.198ns logic, 3.936ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_1 (SLICE_X15Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_1 (FF)
  Destination:          sq_b_anim/x_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_1 to sq_b_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.AQ      Tcko                  0.198   sq_b_anim/x<4>
                                                       sq_b_anim/x_1
    SLICE_X15Y24.A6      net (fanout=5)        0.027   sq_b_anim/x<1>
    SLICE_X15Y24.CLK     Tah         (-Th)    -0.215   sq_b_anim/x<4>
                                                       sq_b_anim/x_1_dpot1
                                                       sq_b_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_8 (SLICE_X15Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_8 (FF)
  Destination:          sq_b_anim/x_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_8 to sq_b_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.198   sq_b_anim/x<8>
                                                       sq_b_anim/x_8
    SLICE_X15Y26.A6      net (fanout=9)        0.028   sq_b_anim/x<8>
    SLICE_X15Y26.CLK     Tah         (-Th)    -0.215   sq_b_anim/x<8>
                                                       sq_b_anim/x_8_dpot1
                                                       sq_b_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_5 (SLICE_X14Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_5 (FF)
  Destination:          sq_b_anim/x_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_5 to sq_b_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.200   sq_b_anim/x<9>
                                                       sq_b_anim/x_5
    SLICE_X14Y26.A6      net (fanout=13)       0.057   sq_b_anim/x<5>
    SLICE_X14Y26.CLK     Tah         (-Th)    -0.190   sq_b_anim/x<9>
                                                       sq_b_anim/x_5_dpot1
                                                       sq_b_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.390ns logic, 0.057ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X18Y32.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_2/CK
  Location pin: SLICE_X18Y32.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.386|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2689 paths, 0 nets, and 573 connections

Design statistics:
   Minimum period:   5.386ns{1}   (Maximum frequency: 185.667MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 16:38:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



