// Seed: 178901882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    input  tri1  id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wand  id_5,
    input  tri1  id_6,
    input  wire  id_7,
    output tri0  id_8,
    input  tri0  id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12
  );
  wire id_13;
  and (id_4, id_9, id_11, id_6, id_3, id_1, id_0);
endmodule
