Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Oct  5 20:14:30 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              73 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | alu_manual/next/FSM_onehot_D_state_q_reg[1][0]   | reset_cond/Q[0]            |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                                                  |                            |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                  | reset_cond/M_reset_cond_in |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_manual/next/FSM_onehot_D_state_q_reg[1]_0[0] |                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | alu_manual/next/FSM_onehot_D_state_q_reg[3][0]   | reset_cond/Q[0]            |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | alu_manual/next/sel                              | alu_manual/next/sync/clear |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/next/E[0]                             | reset_cond/Q[0]            |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | alu_manual/next/FSM_onehot_D_state_q_reg[2][0]   | reset_cond/Q[0]            |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | alu_manual/next/FSM_onehot_D_state_q_reg[4][0]   | reset_cond/Q[0]            |               16 |             19 |         1.19 |
+----------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+


