Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 15 13:33:52 2019
| Host         : DESKTOP-ND2U3FO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_in_wrapper_timing_summary_routed.rpt -pb hdmi_in_wrapper_timing_summary_routed.pb -rpx hdmi_in_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_in_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.451    -5637.100                    291                18183        0.004        0.000                      0                18107        0.334        0.000                       0                  7779  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
  I                         {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O  {0.000 4.000}        10.000          100.000         
  mmcm_adv_inst_n_0         {0.000 5.000}        10.000          100.000         
clk_fpga_1                  {0.000 3.500}        7.000           142.857         
clk_fpga_2                  {0.000 40.500}       81.000          12.346          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                      -22.451    -5599.206                    272                 5933        0.023        0.000                      0                 5933        2.501        0.000                       0                  2874  
  I                                                                                                                                                                           0.334        0.000                       0                     2  
    axi_dynclk_0_PXL_CLK_O        0.080        0.000                      0                 5694        0.048        0.000                      0                 5694        2.750        0.000                       0                  2880  
  mmcm_adv_inst_n_0                                                                                                                                                           8.751        0.000                       0                     2  
clk_fpga_1                       -0.606       -1.830                     12                 5714        0.047        0.000                      0                 5714        2.250        0.000                       0                  2020  
clk_fpga_2                                                                                                                                                                   78.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_dynclk_0_PXL_CLK_O  clk_fpga_0                    7.951        0.000                      0                   34                                                                        
clk_fpga_0              axi_dynclk_0_PXL_CLK_O        8.437        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       axi_dynclk_0_PXL_CLK_O  axi_dynclk_0_PXL_CLK_O        5.302        0.000                      0                    6        0.542        0.000                      0                    6  
**async_default**       clk_fpga_1              axi_dynclk_0_PXL_CLK_O       -0.995       -1.990                      2                    2        0.004        0.000                      0                    2  
**async_default**       clk_fpga_0              clk_fpga_0                    1.216        0.000                      0                  690        0.704        0.000                      0                  690  
**async_default**       axi_dynclk_0_PXL_CLK_O  clk_fpga_1                   -7.149      -34.074                      5                    5        1.575        0.000                      0                    5  
**async_default**       clk_fpga_1              clk_fpga_1                    3.649        0.000                      0                   68        0.453        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          272  Failing Endpoints,  Worst Slack      -22.451ns,  Total Violation    -5599.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.451ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.908ns  (logic 18.186ns (56.995%)  route 13.722ns (43.005%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.132    24.447    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    28.282 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24/P[14]
                         net (fo=2, routed)           1.142    29.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24__0[14]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.124    29.548 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1/O
                         net (fo=13, routed)          0.882    30.430    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[10]_P[22])
                                                      1.820    32.250 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/P[22]
                         net (fo=2, routed)           1.049    33.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE79[8]
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][8]_i_5/O
                         net (fo=1, routed)           0.000    33.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][8]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.956 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.956    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][8]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.269 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]_i_1/O[3]
                         net (fo=1, routed)           0.620    34.889    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]_i_1_n_4
    SLICE_X10Y61         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.494    12.686    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y61         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][15]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X10Y61         FDCE (Setup_fdce_C_D)       -0.210    12.438    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][15]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -34.889    
  -------------------------------------------------------------------
                         slack                                -22.451    

Slack (VIOLATED) :        -22.314ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.860ns  (logic 18.411ns (57.787%)  route 13.449ns (42.213%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.123    24.438    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    28.273 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22/P[14]
                         net (fo=2, routed)           1.224    29.497    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22__0[14]
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    29.621 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_i_1/O
                         net (fo=13, routed)          0.783    30.404    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    32.224 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/P[14]
                         net (fo=2, routed)           0.780    33.005    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE75[0]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124    33.129 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5/O
                         net (fo=1, routed)           0.000    33.129    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.642 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.642    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.759 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.759    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][4]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.876 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.876    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.199 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][12]_i_1/O[1]
                         net (fo=1, routed)           0.642    34.841    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][12]_i_1_n_6
    SLICE_X35Y40         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.498    12.690    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X35Y40         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][13]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y40         FDCE (Setup_fdce_C_D)       -0.240    12.527    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][13]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -34.841    
  -------------------------------------------------------------------
                         slack                                -22.314    

Slack (VIOLATED) :        -22.310ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.768ns  (logic 18.300ns (57.605%)  route 13.468ns (42.395%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.132    24.447    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    28.282 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24/P[14]
                         net (fo=2, routed)           1.142    29.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24__0[14]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.124    29.548 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1/O
                         net (fo=13, routed)          0.882    30.430    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[10]_P[14])
                                                      1.820    32.250 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/P[14]
                         net (fo=2, routed)           0.795    33.045    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE79[0]
    SLICE_X11Y58         LUT2 (Prop_lut2_I0_O)        0.124    33.169 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][0]_i_5/O
                         net (fo=1, routed)           0.000    33.169    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][0]_i_5_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.701 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.701    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][0]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.815 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.815    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][4]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][8]_i_1/O[3]
                         net (fo=1, routed)           0.620    34.749    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][8]_i_1_n_4
    SLICE_X10Y60         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.495    12.687    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y60         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][11]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X10Y60         FDCE (Setup_fdce_C_D)       -0.210    12.439    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][11]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -34.749    
  -------------------------------------------------------------------
                         slack                                -22.310    

Slack (VIOLATED) :        -22.202ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.644ns  (logic 18.207ns (57.536%)  route 13.437ns (42.464%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.132    24.447    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    28.282 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24/P[14]
                         net (fo=2, routed)           1.142    29.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24__0[14]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.124    29.548 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1/O
                         net (fo=13, routed)          0.882    30.430    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[10]_P[22])
                                                      1.820    32.250 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/P[22]
                         net (fo=2, routed)           1.049    33.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE79[8]
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][8]_i_5/O
                         net (fo=1, routed)           0.000    33.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][8]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.956 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.956    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][8]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.290 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]_i_1/O[1]
                         net (fo=1, routed)           0.336    34.625    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]_i_1_n_6
    SLICE_X10Y61         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.494    12.686    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y61         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][13]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X10Y61         FDCE (Setup_fdce_C_D)       -0.224    12.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][13]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -34.625    
  -------------------------------------------------------------------
                         slack                                -22.202    

Slack (VIOLATED) :        -22.198ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.739ns  (logic 18.403ns (57.981%)  route 13.336ns (42.019%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.123    24.438    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    28.273 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22/P[14]
                         net (fo=2, routed)           1.224    29.497    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22__0[14]
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    29.621 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_i_1/O
                         net (fo=13, routed)          0.783    30.404    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    32.224 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/P[14]
                         net (fo=2, routed)           0.780    33.005    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE75[0]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124    33.129 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5/O
                         net (fo=1, routed)           0.000    33.129    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.642 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.642    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.759 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.759    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][4]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.876 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.876    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.191 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][12]_i_1/O[3]
                         net (fo=1, routed)           0.530    34.720    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][12]_i_1_n_4
    SLICE_X35Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.495    12.687    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X35Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][15]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)       -0.241    12.523    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][15]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -34.720    
  -------------------------------------------------------------------
                         slack                                -22.198    

Slack (VIOLATED) :        -22.196ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.654ns  (logic 18.186ns (57.453%)  route 13.468ns (42.547%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.132    24.447    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    28.282 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24/P[14]
                         net (fo=2, routed)           1.142    29.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24__0[14]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.124    29.548 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1/O
                         net (fo=13, routed)          0.882    30.430    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[10]_P[14])
                                                      1.820    32.250 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/P[14]
                         net (fo=2, routed)           0.795    33.045    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE79[0]
    SLICE_X11Y58         LUT2 (Prop_lut2_I0_O)        0.124    33.169 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][0]_i_5/O
                         net (fo=1, routed)           0.000    33.169    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][0]_i_5_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.701 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.701    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][0]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.014 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][4]_i_1/O[3]
                         net (fo=1, routed)           0.620    34.635    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][4]_i_1_n_4
    SLICE_X10Y59         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.495    12.687    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y59         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][7]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)       -0.210    12.439    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][7]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -34.635    
  -------------------------------------------------------------------
                         slack                                -22.196    

Slack (VIOLATED) :        -22.156ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.712ns  (logic 18.190ns (57.360%)  route 13.522ns (42.640%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.123    24.438    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    28.273 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22/P[14]
                         net (fo=2, routed)           1.224    29.497    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22__0[14]
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    29.621 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_i_1/O
                         net (fo=13, routed)          0.783    30.404    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    32.224 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/P[14]
                         net (fo=2, routed)           0.780    33.005    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE75[0]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124    33.129 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5/O
                         net (fo=1, routed)           0.000    33.129    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.642 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.642    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.759 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.759    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][4]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.978 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]_i_1/O[0]
                         net (fo=1, routed)           0.716    34.693    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]_i_1_n_7
    SLICE_X33Y38         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.497    12.689    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X33Y38         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X33Y38         FDCE (Setup_fdce_C_D)       -0.229    12.537    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                -22.156    

Slack (VIOLATED) :        -22.129ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.900ns  (logic 18.431ns (57.777%)  route 13.469ns (42.223%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.178    24.493    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.835    28.328 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23/P[14]
                         net (fo=2, routed)           1.216    29.544    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23__0[14]
    SLICE_X10Y59         LUT1 (Prop_lut1_I0_O)        0.124    29.668 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9_i_1/O
                         net (fo=13, routed)          1.373    31.041    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[8]_P[15])
                                                      1.820    32.861 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9/P[15]
                         net (fo=2, routed)           0.807    33.667    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE77[1]
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    33.791 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[6][0]_i_4/O
                         net (fo=1, routed)           0.000    33.791    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[6][0]_i_4_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.324 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.324    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.441 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.441    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.558 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.558    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.881 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.881    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]_i_1_n_6
    SLICE_X10Y83         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.490    12.682    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y83         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][13]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X10Y83         FDCE (Setup_fdce_C_D)        0.109    12.753    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][13]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -34.881    
  -------------------------------------------------------------------
                         slack                                -22.129    

Slack (VIOLATED) :        -22.121ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.892ns  (logic 18.423ns (57.766%)  route 13.469ns (42.234%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.178    24.493    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.835    28.328 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23/P[14]
                         net (fo=2, routed)           1.216    29.544    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23__0[14]
    SLICE_X10Y59         LUT1 (Prop_lut1_I0_O)        0.124    29.668 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9_i_1/O
                         net (fo=13, routed)          1.373    31.041    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[8]_P[15])
                                                      1.820    32.861 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9/P[15]
                         net (fo=2, routed)           0.807    33.667    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE77[1]
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    33.791 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[6][0]_i_4/O
                         net (fo=1, routed)           0.000    33.791    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[6][0]_i_4_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.324 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.324    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.441 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.441    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.558 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.558    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.873 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.873    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]_i_1_n_4
    SLICE_X10Y83         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.490    12.682    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y83         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X10Y83         FDCE (Setup_fdce_C_D)        0.109    12.753    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -34.873    
  -------------------------------------------------------------------
                         slack                                -22.121    

Slack (VIOLATED) :        -22.118ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.579ns  (logic 18.095ns (57.301%)  route 13.484ns (42.699%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.673     2.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X32Y7          FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/Q
                         net (fo=7, routed)           0.859     4.358    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.656     8.014 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[14]
                         net (fo=2, routed)           1.286     9.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=13, routed)          0.772    10.196    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    12.016 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[14]
                         net (fo=3, routed)           1.568    13.585    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.709 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    13.709    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_69_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.287 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62/O[2]
                         net (fo=3, routed)           1.540    15.827    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_62_n_5
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.301    16.128 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46/O
                         net (fo=1, routed)           0.000    16.128    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_46_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.529    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.863 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18/O[1]
                         net (fo=5, routed)           0.843    17.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_18_n_6
    SLICE_X17Y36         LUT4 (Prop_lut4_I1_O)        0.303    18.009 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26/O
                         net (fo=1, routed)           0.803    18.812    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_26_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.936 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.936    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_12_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.486 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.486    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[4]_INST_0_i_5_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.820 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.639    20.458    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.303    20.761 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    20.761    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_i_3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.311 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.311    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[8]_INST_0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.546 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]_INST_0/O[0]
                         net (fo=4, routed)           0.585    22.132    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/e_k[12]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.299    22.431 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8/O
                         net (fo=1, routed)           0.000    22.431    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_8_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.981 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.981    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_2_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.315 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1/O[1]
                         net (fo=160, routed)         1.132    24.447    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18_i_1_n_6
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    28.282 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24/P[14]
                         net (fo=2, routed)           1.142    29.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24__0[14]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.124    29.548 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1/O
                         net (fo=13, routed)          0.882    30.430    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[10]_P[22])
                                                      1.820    32.250 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/P[22]
                         net (fo=2, routed)           1.049    33.300    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE79[8]
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.424 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][8]_i_5/O
                         net (fo=1, routed)           0.000    33.424    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[7][8]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.956 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.956    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][8]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.178 r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]_i_1/O[0]
                         net (fo=1, routed)           0.382    34.560    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]_i_1_n_7
    SLICE_X10Y61         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.494    12.686    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y61         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X10Y61         FDCE (Setup_fdce_C_D)       -0.206    12.442    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[7][12]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -34.560    
  -------------------------------------------------------------------
                         slack                                -22.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.234%)  route 0.165ns (52.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.593     0.934    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/SCLK
    SLICE_X42Y49         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.082 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[38]/Q
                         net (fo=1, routed)           0.165     1.247    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/p_0_in[6]
    SLICE_X40Y51         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.861     1.231    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/SCLK
    SLICE_X40Y51         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR_reg[6]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.022     1.224    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.885%)  route 0.210ns (50.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.591     0.932    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/SCLK
    SLICE_X38Y48         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[15]/Q
                         net (fo=1, routed)           0.210     1.305    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg_n_0_[15]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.350 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_3/O
                         net (fo=1, routed)           0.000     1.350    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_3_n_0
    SLICE_X42Y50         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.861     1.231    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/SCLK
    SLICE_X42Y50         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[15]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.120     1.322    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.226ns (57.061%)  route 0.170ns (42.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.564     0.905    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Bus2IP_Clk
    SLICE_X18Y49         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[23]/Q
                         net (fo=2, routed)           0.170     1.203    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L[23]
    SLICE_X18Y50         LUT6 (Prop_lut6_I4_O)        0.098     1.301 r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/IP2Bus_Data[23]_INST_0/O
                         net (fo=1, routed)           0.000     1.301    hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[23]
    SLICE_X18Y50         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.831     1.201    hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X18Y50         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.931%)  route 0.186ns (43.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.565     0.906    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X6Y50          FDRE                                         r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.186     1.240    hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/S_AWMESG[32]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.098     1.338 r  hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_1/O
                         net (fo=1, routed)           0.000     1.338    hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X6Y48          FDRE                                         r  hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.835     1.205    hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/ACLK
    SLICE_X6Y48          FDRE                                         r  hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.121     1.297    hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.141%)  route 0.177ns (43.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.584     0.925    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X5Y50          FDRE                                         r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.177     1.230    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.329 r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.329    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[28]
    SLICE_X5Y49          FDRE                                         r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.854     1.224    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X5Y49          FDRE                                         r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.825%)  route 0.232ns (62.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.567     0.908    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/CLK_100MHZ
    SLICE_X13Y49         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[12]/Q
                         net (fo=2, routed)           0.232     1.280    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/rdata_in[12]
    SLICE_X13Y50         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.834     1.204    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Bus2IP_Clk
    SLICE_X13Y50         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[12]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.062     1.237    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.584     0.925    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/ACLK
    SLICE_X2Y50          FDRE                                         r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.284    hdmi_in_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  hdmi_in_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.893     1.263    hdmi_in_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_in_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    hdmi_in_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.004%)  route 0.217ns (50.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.590     0.931    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/SCLK
    SLICE_X38Y46         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[10]/Q
                         net (fo=1, routed)           0.217     1.312    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg_n_0_[10]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.045     1.357 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[10]_i_1/O
                         net (fo=1, routed)           0.000     1.357    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[10]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.861     1.231    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/SCLK
    SLICE_X43Y51         FDRE                                         r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[10]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.091     1.293    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.265%)  route 0.254ns (57.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.564     0.905    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Bus2IP_Clk
    SLICE_X14Y49         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[16]/Q
                         net (fo=2, routed)           0.254     1.300    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/RDATA[16]
    SLICE_X19Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.345 r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.345    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg[16]_i_1_n_0
    SLICE_X19Y50         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.831     1.201    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/CLK_100MHZ
    SLICE_X19Y50         FDRE                                         r  hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[16]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.107     1.279    hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.565     0.906    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X7Y52          FDRE                                         r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.102    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[8]
    SLICE_X6Y52          SRL16E                                       r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.834     1.204    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X6Y52          SRL16E                                       r  hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.285     0.919    
    SLICE_X6Y52          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.036    hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     hdmi_in_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     hdmi_in_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y37     hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y37     hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y37     hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y37     hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y36     hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y42      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y42      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y42      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y42      hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X0Y5        hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.715ns (7.280%)  route 9.107ns (92.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 15.457 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 f  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         9.107    15.570    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X22Y90         LUT2 (Prop_lut2_I0_O)        0.296    15.866 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][12]_i_1/O
                         net (fo=1, routed)           0.000    15.866    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][12]_i_1_n_0
    SLICE_X22Y90         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.827    15.457    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X22Y90         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]/C
                         clock pessimism              0.526    15.983    
                         clock uncertainty           -0.066    15.917    
    SLICE_X22Y90         FDRE (Setup_fdre_C_D)        0.029    15.946    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 0.715ns (7.284%)  route 9.101ns (92.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         9.101    15.564    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X30Y82         LUT3 (Prop_lut3_I1_O)        0.296    15.860 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][8]_i_1/O
                         net (fo=1, routed)           0.000    15.860    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][8]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.819    15.449    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X30Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]/C
                         clock pessimism              0.526    15.975    
                         clock uncertainty           -0.066    15.909    
    SLICE_X30Y82         FDRE (Setup_fdre_C_D)        0.079    15.988    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 0.744ns (7.557%)  route 9.101ns (92.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         9.101    15.564    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.325    15.889 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][9]_i_1/O
                         net (fo=1, routed)           0.000    15.889    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][9]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.819    15.449    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X30Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/C
                         clock pessimism              0.526    15.975    
                         clock uncertainty           -0.066    15.909    
    SLICE_X30Y82         FDRE (Setup_fdre_C_D)        0.118    16.027    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                         -15.889    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 0.715ns (7.443%)  route 8.891ns (92.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 f  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         8.891    15.354    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.296    15.650 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][8]_i_1/O
                         net (fo=1, routed)           0.000    15.650    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][8]_i_1_n_0
    SLICE_X29Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.819    15.449    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X29Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]/C
                         clock pessimism              0.526    15.975    
                         clock uncertainty           -0.066    15.909    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.032    15.941    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -15.650    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 0.715ns (7.447%)  route 8.886ns (92.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 f  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         8.886    15.349    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.296    15.645 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][8]_i_1/O
                         net (fo=1, routed)           0.000    15.645    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][8]_i_1_n_0
    SLICE_X29Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.819    15.449    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X29Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/C
                         clock pessimism              0.526    15.975    
                         clock uncertainty           -0.066    15.909    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.031    15.940    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]
  -------------------------------------------------------------------
                         required time                         15.940    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 0.745ns (7.736%)  route 8.886ns (92.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 f  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         8.886    15.349    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.326    15.675 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][9]_i_1/O
                         net (fo=1, routed)           0.000    15.675    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][9]_i_1_n_0
    SLICE_X29Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.819    15.449    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X29Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/C
                         clock pessimism              0.526    15.975    
                         clock uncertainty           -0.066    15.909    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.075    15.984    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]
  -------------------------------------------------------------------
                         required time                         15.984    
                         arrival time                         -15.675    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 0.740ns (7.684%)  route 8.891ns (92.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 f  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         8.891    15.354    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.321    15.675 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][9]_i_1/O
                         net (fo=1, routed)           0.000    15.675    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][9]_i_1_n_0
    SLICE_X29Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.819    15.449    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X29Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/C
                         clock pessimism              0.526    15.975    
                         clock uncertainty           -0.066    15.909    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.075    15.984    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]
  -------------------------------------------------------------------
                         required time                         15.984    
                         arrival time                         -15.675    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 0.715ns (7.503%)  route 8.815ns (92.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         8.815    15.278    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X26Y82         LUT3 (Prop_lut3_I1_O)        0.296    15.574 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][9]_i_1/O
                         net (fo=1, routed)           0.000    15.574    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][9]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.821    15.451    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X26Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/C
                         clock pessimism              0.526    15.977    
                         clock uncertainty           -0.066    15.911    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)        0.031    15.942    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                         -15.574    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 0.715ns (7.506%)  route 8.810ns (92.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         8.810    15.273    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X26Y82         LUT3 (Prop_lut3_I1_O)        0.296    15.569 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][8]_i_1/O
                         net (fo=1, routed)           0.000    15.569    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][8]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.821    15.451    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X26Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8]/C
                         clock pessimism              0.526    15.977    
                         clock uncertainty           -0.066    15.911    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)        0.031    15.942    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8]
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 0.744ns (7.783%)  route 8.815ns (92.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.888     6.044    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X22Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.419     6.463 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=390, routed)         8.815    15.278    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/sel[0]
    SLICE_X26Y82         LUT3 (Prop_lut3_I0_O)        0.325    15.603 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][9]_i_1/O
                         net (fo=1, routed)           0.000    15.603    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][9]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.821    15.451    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/clk
    SLICE_X26Y82         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9]/C
                         clock pessimism              0.526    15.977    
                         clock uncertainty           -0.066    15.911    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)        0.075    15.986    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9]
  -------------------------------------------------------------------
                         required time                         15.986    
                         arrival time                         -15.603    
  -------------------------------------------------------------------
                         slack                                  0.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.230     2.202    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/ADDRD0
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.299     2.366    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/WCLK
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMA/CLK
                         clock pessimism             -0.521     1.845    
    SLICE_X38Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.155    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.230     2.202    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/ADDRD0
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.299     2.366    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/WCLK
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMA_D1/CLK
                         clock pessimism             -0.521     1.845    
    SLICE_X38Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.155    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.230     2.202    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/ADDRD0
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.299     2.366    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/WCLK
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMB/CLK
                         clock pessimism             -0.521     1.845    
    SLICE_X38Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.155    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.230     2.202    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/ADDRD0
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.299     2.366    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/WCLK
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMB_D1/CLK
                         clock pessimism             -0.521     1.845    
    SLICE_X38Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.155    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.230     2.202    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/ADDRD0
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.299     2.366    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/WCLK
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMC/CLK
                         clock pessimism             -0.521     1.845    
    SLICE_X38Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.155    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.230     2.202    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/ADDRD0
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.299     2.366    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/WCLK
    SLICE_X38Y57         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMC_D1/CLK
                         clock pessimism             -0.521     1.845    
    SLICE_X38Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.155    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.230     2.202    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/ADDRD0
    SLICE_X38Y57         RAMS32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.299     2.366    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/WCLK
    SLICE_X38Y57         RAMS32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMD/CLK
                         clock pessimism             -0.521     1.845    
    SLICE_X38Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.155    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.230     2.202    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/ADDRD0
    SLICE_X38Y57         RAMS32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.299     2.366    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/WCLK
    SLICE_X38Y57         RAMS32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMD_D1/CLK
                         clock pessimism             -0.521     1.845    
    SLICE_X38Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.155    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.809%)  route 0.289ns (67.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.289     2.261    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X38Y55         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.300     2.367    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X38Y55         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.518     1.849    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.809%)  route 0.289ns (67.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.264     1.832    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X39Y57         FDRE                                         r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.289     2.261    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X38Y55         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.300     2.367    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X38Y55         RAMD32                                       r  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.518     1.849    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X41Y50  hdmi_in_i/rgb2vga_0/U0/int_pData_reg[11]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X42Y75  hdmi_in_i/rgb2vga_0/U0/int_pData_reg[12]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X42Y75  hdmi_in_i/rgb2vga_0/U0/int_pData_reg[13]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X41Y63  hdmi_in_i/rgb2vga_0/U0/int_pData_reg[14]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X41Y63  hdmi_in_i/rgb2vga_0/U0/int_pData_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y55  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK      n/a            1.250         6.000       4.750      SLICE_X38Y55  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK      n/a            1.250         4.000       2.750      SLICE_X42Y56  hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_adv_inst_n_0
  To Clock:  mmcm_adv_inst_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_adv_inst_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           12  Failing Endpoints,  Worst Slack       -0.606ns,  Total Violation       -1.830ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.333ns (31.847%)  route 4.993ns (68.153%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.377     8.570    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/fifo_rd_tready
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO_i_2/O
                         net (fo=3, routed)           0.617     9.311    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Decr
    SLICE_X22Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.435 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Cnt_p1[2]_INST_0/O
                         net (fo=2, routed)           0.771    10.206    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1[2]
    SLICE_X22Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.330 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_i_1/O
                         net (fo=1, routed)           0.000    10.330    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X22Y47         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.496     9.688    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/Clk
    SLICE_X22Y47         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.116     9.804    
                         clock uncertainty           -0.111     9.694    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.031     9.725    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.396ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 2.203ns (32.297%)  route 4.618ns (67.703%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.377     8.570    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/fifo_rd_tready
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO_i_2/O
                         net (fo=3, routed)           0.617     9.311    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Decr
    SLICE_X22Y47         LUT4 (Prop_lut4_I3_O)        0.118     9.429 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Cnt_p1[1]_INST_0/O
                         net (fo=2, routed)           0.397     9.826    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Cnt_p1[1]
    SLICE_X22Y47         FDSE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.496     9.688    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Clk
    SLICE_X22Y47         FDSE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.116     9.804    
                         clock uncertainty           -0.111     9.694    
    SLICE_X22Y47         FDSE (Setup_fdse_C_D)       -0.264     9.430    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 2.209ns (32.633%)  route 4.560ns (67.367%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.377     8.570    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/fifo_rd_tready
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO_i_2/O
                         net (fo=3, routed)           0.617     9.311    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Decr
    SLICE_X22Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.435 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Cnt_p1[2]_INST_0/O
                         net (fo=2, routed)           0.339     9.774    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Cnt_p1[2]
    SLICE_X22Y47         FDSE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.496     9.688    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Clk
    SLICE_X22Y47         FDSE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.116     9.804    
                         clock uncertainty           -0.111     9.694    
    SLICE_X22Y47         FDSE (Setup_fdse_C_D)       -0.061     9.633    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                          9.633    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.085ns (33.378%)  route 4.162ns (66.622%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.395     8.588    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.712 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=14, routed)          0.539     9.251    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.495     9.687    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                         clock pessimism              0.116     9.803    
                         clock uncertainty           -0.111     9.693    
    SLICE_X24Y45         FDRE (Setup_fdre_C_R)       -0.524     9.169    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.085ns (33.378%)  route 4.162ns (66.622%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.395     8.588    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.712 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=14, routed)          0.539     9.251    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.495     9.687    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
                         clock pessimism              0.116     9.803    
                         clock uncertainty           -0.111     9.693    
    SLICE_X24Y45         FDRE (Setup_fdre_C_R)       -0.524     9.169    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.085ns (33.378%)  route 4.162ns (66.622%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.395     8.588    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.712 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=14, routed)          0.539     9.251    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.495     9.687    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg_reg/C
                         clock pessimism              0.116     9.803    
                         clock uncertainty           -0.111     9.693    
    SLICE_X24Y45         FDRE (Setup_fdre_C_R)       -0.524     9.169    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.085ns (33.378%)  route 4.162ns (66.622%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.395     8.588    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.712 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=14, routed)          0.539     9.251    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.495     9.687    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/C
                         clock pessimism              0.116     9.803    
                         clock uncertainty           -0.111     9.693    
    SLICE_X24Y45         FDRE (Setup_fdre_C_R)       -0.524     9.169    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.085ns (33.378%)  route 4.162ns (66.622%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.395     8.588    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.712 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=14, routed)          0.539     9.251    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.495     9.687    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/C
                         clock pessimism              0.116     9.803    
                         clock uncertainty           -0.111     9.693    
    SLICE_X24Y45         FDRE (Setup_fdre_C_R)       -0.524     9.169    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.085ns (33.378%)  route 4.162ns (66.622%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.395     8.588    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.712 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=14, routed)          0.539     9.251    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.495     9.687    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2]/C
                         clock pessimism              0.116     9.803    
                         clock uncertainty           -0.111     9.693    
    SLICE_X24Y45         FDRE (Setup_fdre_C_R)       -0.524     9.169    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.085ns (33.378%)  route 4.162ns (66.622%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.696     3.004    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     4.045 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.356     5.401    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_22_out
    SLICE_X26Y52         LUT5 (Prop_lut5_I3_O)        0.124     5.525 r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/FULL_INST_0/O
                         net (fo=3, routed)           0.742     6.267    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.150     6.417 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.602     7.019    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mm2s_strm_wready
    SLICE_X26Y48         LUT2 (Prop_lut2_I0_O)        0.320     7.339 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3/O
                         net (fo=1, routed)           0.527     7.867    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.193 f  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=29, routed)          0.395     8.588    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.712 r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=14, routed)          0.539     9.251    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.495     9.687    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X24Y45         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3]/C
                         clock pessimism              0.116     9.803    
                         clock uncertainty           -0.111     9.693    
    SLICE_X24Y45         FDRE (Setup_fdre_C_R)       -0.524     9.169    hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 -0.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.159     1.203    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.157    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.159     1.203    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.157    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.159     1.203    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.157    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.159     1.203    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.157    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.159     1.203    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.157    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.159     1.203    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.157    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.159     1.203    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y3          RAMS32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMS32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.157    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.159     1.203    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y3          RAMS32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMS32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.157    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.267%)  route 0.129ns (47.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=43, routed)          0.129     1.173    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD4
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.117    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.267%)  route 0.129ns (47.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.563     0.904    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y3          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=43, routed)          0.129     1.173    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD4
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.831     1.201    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y3          RAMD32                                       r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.117    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y2    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y2    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y3    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y3    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X2Y10   hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X1Y13   hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X1Y11   hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X1Y12   hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X1Y10   hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         7.000       4.845      BUFGCTRL_X0Y1  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y9     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y9     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y9     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y9     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y9     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y9     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y9     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y9     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.500       2.250      SLICE_X12Y9    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.500       2.250      SLICE_X12Y9    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y18    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y18    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y7     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y7     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y7     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y7     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y7     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y7     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y7     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X0Y7     hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       78.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 40.500 }
Period(ns):         81.000
Sources:            { hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         81.000      78.845     BUFGCTRL_X0Y2  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.951ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.951ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.644%)  route 1.353ns (76.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/Q
                         net (fo=1, routed)           1.353     1.772    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[27]
    SLICE_X26Y59         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)       -0.277     9.723    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -1.772    
  -------------------------------------------------------------------
                         slack                                  7.951    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.091%)  route 1.396ns (76.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           1.396     1.815    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X30Y49         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)       -0.222     9.778    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.815    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.837ns  (logic 0.456ns (24.817%)  route 1.381ns (75.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.381     1.837    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X21Y59         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y59         FDRE (Setup_fdre_C_D)       -0.095     9.905    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.081ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.654ns  (logic 0.419ns (25.328%)  route 1.235ns (74.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           1.235     1.654    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X21Y59         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y59         FDRE (Setup_fdre_C_D)       -0.265     9.735    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.654    
  -------------------------------------------------------------------
                         slack                                  8.081    

Slack (MET) :             8.085ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.645ns  (logic 0.419ns (25.475%)  route 1.226ns (74.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           1.226     1.645    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X21Y61         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y61         FDRE (Setup_fdre_C_D)       -0.270     9.730    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  8.085    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.630ns  (logic 0.419ns (25.702%)  route 1.211ns (74.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           1.211     1.630    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X27Y63         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y63         FDRE (Setup_fdre_C_D)       -0.267     9.733    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.524ns  (logic 0.419ns (27.497%)  route 1.105ns (72.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           1.105     1.524    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X21Y60         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y60         FDRE (Setup_fdre_C_D)       -0.268     9.732    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.677ns  (logic 0.456ns (27.193%)  route 1.221ns (72.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           1.221     1.677    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X27Y53         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y53         FDRE (Setup_fdre_C_D)       -0.095     9.905    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.537ns  (logic 0.419ns (27.257%)  route 1.118ns (72.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           1.118     1.537    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X30Y49         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)       -0.216     9.784    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.537    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.483ns  (logic 0.419ns (28.257%)  route 1.064ns (71.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.064     1.483    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X31Y51         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)       -0.267     9.733    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  8.250    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        8.437ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.437ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.468ns  (logic 0.456ns (31.066%)  route 1.012ns (68.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           1.012     1.468    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[19]
    SLICE_X33Y63         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)       -0.095     9.905    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  8.437    

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.845%)  route 0.976ns (68.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/Q
                         net (fo=1, routed)           0.976     1.432    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[22]
    SLICE_X26Y60         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)       -0.095     9.905    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  8.473    

Slack (MET) :             8.475ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.257ns  (logic 0.419ns (33.323%)  route 0.838ns (66.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           0.838     1.257    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[18]
    SLICE_X27Y61         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y61         FDRE (Setup_fdre_C_D)       -0.268     9.732    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  8.475    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.358ns  (logic 0.518ns (38.135%)  route 0.840ns (61.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/Q
                         net (fo=1, routed)           0.840     1.358    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[17]
    SLICE_X28Y62         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)       -0.047     9.953    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  8.595    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.495%)  route 0.829ns (64.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.829     1.285    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[16]
    SLICE_X25Y67         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y67         FDRE (Setup_fdre_C_D)       -0.095     9.905    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  8.620    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.282ns  (logic 0.456ns (35.560%)  route 0.826ns (64.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/Q
                         net (fo=1, routed)           0.826     1.282    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[5]
    SLICE_X41Y65         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)       -0.095     9.905    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.228ns  (logic 0.456ns (37.119%)  route 0.772ns (62.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/C
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/Q
                         net (fo=1, routed)           0.772     1.228    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[2]
    SLICE_X36Y63         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)       -0.093     9.907    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.215ns  (logic 0.456ns (37.523%)  route 0.759ns (62.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.759     1.215    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[27]
    SLICE_X23Y52         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y52         FDRE (Setup_fdre_C_D)       -0.095     9.905    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.694ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.603%)  route 0.757ns (62.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/C
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/Q
                         net (fo=1, routed)           0.757     1.213    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[26]
    SLICE_X36Y63         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)       -0.093     9.907    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  8.694    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.073%)  route 0.742ns (61.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58                                      0.000     0.000 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/Q
                         net (fo=1, routed)           0.742     1.198    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[9]
    SLICE_X22Y60         FDRE                                         r  hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y60         FDRE (Setup_fdre_C_D)       -0.093     9.907    hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  8.709    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        5.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.065%)  route 1.645ns (73.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893     6.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456     6.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407     6.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           1.238     8.274    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y13         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.854    15.484    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.526    16.010    
                         clock uncertainty           -0.066    15.944    
    RAMB36_X1Y13         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.576    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         13.576    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.679%)  route 1.442ns (71.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 15.491 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893     6.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456     6.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407     6.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           1.035     8.071    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X2Y10         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.861    15.491    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X2Y10         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.526    16.017    
                         clock uncertainty           -0.066    15.951    
    RAMB36_X2Y10         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.583    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.580ns (30.563%)  route 1.318ns (69.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 15.490 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893     6.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456     6.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407     6.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.911     7.947    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y12         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.860    15.490    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X1Y12         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.526    16.016    
                         clock uncertainty           -0.066    15.950    
    RAMB36_X1Y12         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.582    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.417%)  route 1.266ns (68.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 15.493 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893     6.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456     6.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407     6.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.859     7.895    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y11         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.863    15.493    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X1Y11         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.526    16.019    
                         clock uncertainty           -0.066    15.953    
    RAMB36_X1Y11         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.585    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.830%)  route 0.914ns (61.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893     6.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456     6.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407     6.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.507     7.543    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y10         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.865    15.495    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X1Y10         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.526    16.021    
                         clock uncertainty           -0.066    15.955    
    RAMB36_X1Y10         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.587    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.419ns (37.332%)  route 0.703ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 15.459 - 10.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.892     6.048    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X27Y52         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDPE (Prop_fdpe_C_Q)         0.419     6.467 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.703     7.170    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X25Y53         FDPE                                         f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    12.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.829    15.459    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.526    15.985    
                         clock uncertainty           -0.066    15.919    
    SLICE_X25Y53         FDPE (Recov_fdpe_C_PRE)     -0.534    15.385    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  8.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.811%)  route 0.301ns (70.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.291     1.859    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X27Y52         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.987 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.301     2.288    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X25Y53         FDPE                                         f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.327     2.394    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism             -0.499     1.895    
    SLICE_X25Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     1.746    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.263%)  route 0.409ns (68.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.282     2.453    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y10         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.369     2.436    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X1Y10         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.499     1.937    
    RAMB36_X1Y10         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.348    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.954%)  route 0.559ns (75.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.432     2.603    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y11         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.368     2.435    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X1Y11         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.499     1.936    
    RAMB36_X1Y11         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.347    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.157%)  route 0.584ns (75.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.457     2.628    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y12         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.364     2.431    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X1Y12         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.499     1.932    
    RAMB36_X1Y12         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.343    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.408%)  route 0.609ns (76.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.481     2.652    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X2Y10         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.367     2.434    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X2Y10         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.499     1.935    
    RAMB36_X2Y10         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.346    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.271%)  route 0.688ns (78.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.561     2.732    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y13         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.811     1.181    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.636    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.360     2.427    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/RD_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.499     1.928    
    RAMB36_X1Y13         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.339    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            2  Failing Endpoints,  Worst Slack       -0.995ns,  Total Violation       -1.990ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (axi_dynclk_0_PXL_CLK_O rise@50.000ns - clk_fpga_1 rise@49.000ns)
  Data Path Delay:        3.891ns  (logic 0.456ns (11.719%)  route 3.435ns (88.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 55.460 - 50.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 51.982 - 49.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     49.000    49.000 r  
    PS7_X0Y0             PS7                          0.000    49.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    50.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    50.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.674    51.982    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_aclk
    SLICE_X27Y49         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456    52.438 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/Q
                         net (fo=2, routed)           3.435    55.873    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RST
    SLICE_X27Y52         FDPE                                         f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    52.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    53.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    54.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.830    55.460    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X27Y52         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                         clock pessimism              0.000    55.460    
                         clock uncertainty           -0.223    55.237    
    SLICE_X27Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    54.878    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         54.878    
                         arrival time                         -55.873    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (axi_dynclk_0_PXL_CLK_O rise@50.000ns - clk_fpga_1 rise@49.000ns)
  Data Path Delay:        3.891ns  (logic 0.456ns (11.719%)  route 3.435ns (88.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 55.460 - 50.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 51.982 - 49.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     49.000    49.000 r  
    PS7_X0Y0             PS7                          0.000    49.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    50.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    50.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.674    51.982    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_aclk
    SLICE_X27Y49         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456    52.438 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/Q
                         net (fo=2, routed)           3.435    55.873    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RST
    SLICE_X27Y52         FDPE                                         f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.477    52.669    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.752 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    53.712    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    54.630 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.830    55.460    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X27Y52         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                         clock pessimism              0.000    55.460    
                         clock uncertainty           -0.223    55.237    
    SLICE_X27Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    54.878    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         54.878    
                         arrival time                         -55.873    
  -------------------------------------------------------------------
                         slack                                 -0.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.367ns (10.877%)  route 3.007ns (89.123%))
  Logic Levels:           0  
  Clock Path Skew:        3.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.048ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.500     2.693    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_aclk
    SLICE_X27Y49         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.367     3.060 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/Q
                         net (fo=2, routed)           3.007     6.067    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RST
    SLICE_X27Y52         FDPE                                         f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.892     6.048    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X27Y52         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                         clock pessimism              0.000     6.048    
                         clock uncertainty            0.223     6.271    
    SLICE_X27Y52         FDPE (Remov_fdpe_C_PRE)     -0.208     6.063    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.063    
                         arrival time                           6.067    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.367ns (10.877%)  route 3.007ns (89.123%))
  Logic Levels:           0  
  Clock Path Skew:        3.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.048ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.500     2.693    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_aclk
    SLICE_X27Y49         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.367     3.060 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/Q
                         net (fo=2, routed)           3.007     6.067    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RST
    SLICE_X27Y52         FDPE                                         f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666     2.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.892     6.048    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X27Y52         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                         clock pessimism              0.000     6.048    
                         clock uncertainty            0.223     6.271    
    SLICE_X27Y52         FDPE (Remov_fdpe_C_PRE)     -0.208     6.063    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -6.063    
                         arrival time                           6.067    
  -------------------------------------------------------------------
                         slack                                  0.004    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.704ns (8.660%)  route 7.425ns (91.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         6.096    11.108    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y83         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.490    12.682    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y83         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X10Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.325    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.704ns (8.660%)  route 7.425ns (91.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         6.096    11.108    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y83         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.490    12.682    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y83         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][13]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X10Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.325    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][13]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.704ns (8.660%)  route 7.425ns (91.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         6.096    11.108    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y83         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.490    12.682    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y83         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][14]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X10Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.325    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][14]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.704ns (8.660%)  route 7.425ns (91.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         6.096    11.108    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y83         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.490    12.682    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y83         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X10Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.325    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.704ns (8.813%)  route 7.284ns (91.187%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         5.956    10.967    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y82         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.489    12.681    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y82         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][10]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X10Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.324    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][10]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.704ns (8.813%)  route 7.284ns (91.187%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         5.956    10.967    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y82         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.489    12.681    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y82         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][11]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X10Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.324    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][11]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.704ns (8.813%)  route 7.284ns (91.187%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         5.956    10.967    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y82         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.489    12.681    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y82         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X10Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.324    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.704ns (8.813%)  route 7.284ns (91.187%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         5.956    10.967    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y82         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.489    12.681    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y82         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][9]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X10Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.324    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][9]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 0.704ns (8.982%)  route 7.134ns (91.018%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         5.805    10.817    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y81         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.487    12.679    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y81         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.322    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 0.704ns (8.982%)  route 7.134ns (91.018%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.671     2.979    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/clk
    SLICE_X14Y36         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.456     3.435 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.863     4.298    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.422 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_internal_INST_0/O
                         net (fo=1, routed)           0.466     4.888    hdmi_in_i/lms_pcore_0/U0/reset_internal
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.012 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         5.805    10.817    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y81         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.487    12.679    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y81         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][5]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.322    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][5]
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  1.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.905%)  route 0.467ns (69.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.187     1.577    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y38         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.832     1.202    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y38         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][15]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X10Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][15]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[6][15]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.905%)  route 0.467ns (69.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.187     1.577    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y38         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[6][15]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.832     1.202    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y38         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[6][15]_rep__1/C
                         clock pessimism             -0.262     0.940    
    SLICE_X10Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[6][15]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[6][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.905%)  route 0.467ns (69.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.187     1.577    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X11Y38         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.832     1.202    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X11Y38         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[6][15]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X11Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.905%)  route 0.467ns (69.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.187     1.577    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X11Y38         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.832     1.202    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X11Y38         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X11Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[1][15]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.839%)  route 0.516ns (71.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.235     1.625    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y35         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[1][15]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.829     1.199    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y35         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[1][15]_rep__1/C
                         clock pessimism             -0.262     0.937    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[1][15]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.839%)  route 0.516ns (71.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.235     1.625    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y35         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.829     1.199    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y35         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][15]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.839%)  route 0.516ns (71.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.235     1.625    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y35         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.829     1.199    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y35         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__1/C
                         clock pessimism             -0.262     0.937    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[1][15]_rep__2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.949%)  route 0.596ns (74.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.316     1.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y40         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[1][15]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.833     1.203    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y40         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[1][15]_rep__2/C
                         clock pessimism             -0.262     0.941    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.874    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[1][15]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][15]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.949%)  route 0.596ns (74.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.316     1.706    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y40         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][15]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.833     1.203    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y40         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][15]_rep__1/C
                         clock pessimism             -0.262     0.941    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.874    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][15]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.209ns (19.549%)  route 0.860ns (80.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     0.901    hdmi_in_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y32          FDRE                                         r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  hdmi_in_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.281     1.345    hdmi_in_i/lms_pcore_0/U0/IPCORE_RESETN
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst_i_1/O
                         net (fo=639, routed)         0.579     1.970    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y50         FDCE                                         f  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.834     1.204    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/clk
    SLICE_X10Y50         FDCE                                         r  hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.108    hdmi_in_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.862    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_1

Setup :            5  Failing Endpoints,  Worst Slack       -7.149ns,  Total Violation      -34.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.149ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - axi_dynclk_0_PXL_CLK_O rise@20.000ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.065%)  route 1.645ns (73.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 23.716 - 21.000 ) 
    Source Clock Delay      (SCD):    6.049ns = ( 26.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666    22.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    23.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063    24.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    25.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893    26.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456    26.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407    26.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           1.238    28.274    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y13         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    22.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.524    23.716    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000    23.716    
                         clock uncertainty           -0.223    23.494    
    RAMB36_X1Y13         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368    21.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         21.126    
                         arrival time                         -28.274    
  -------------------------------------------------------------------
                         slack                                 -7.149    

Slack (VIOLATED) :        -6.937ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - axi_dynclk_0_PXL_CLK_O rise@20.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.679%)  route 1.442ns (71.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 23.725 - 21.000 ) 
    Source Clock Delay      (SCD):    6.049ns = ( 26.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666    22.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    23.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063    24.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    25.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893    26.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456    26.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407    26.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           1.035    28.071    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X2Y10         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    22.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.533    23.725    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X2Y10         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000    23.725    
                         clock uncertainty           -0.223    23.503    
    RAMB36_X2Y10         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368    21.135    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         21.135    
                         arrival time                         -28.071    
  -------------------------------------------------------------------
                         slack                                 -6.937    

Slack (VIOLATED) :        -6.817ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - axi_dynclk_0_PXL_CLK_O rise@20.000ns)
  Data Path Delay:        1.898ns  (logic 0.580ns (30.563%)  route 1.318ns (69.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 23.720 - 21.000 ) 
    Source Clock Delay      (SCD):    6.049ns = ( 26.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666    22.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    23.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063    24.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    25.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893    26.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456    26.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407    26.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.911    27.947    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y12         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    22.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.528    23.720    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y12         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000    23.720    
                         clock uncertainty           -0.223    23.498    
    RAMB36_X1Y12         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368    21.130    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         21.130    
                         arrival time                         -27.947    
  -------------------------------------------------------------------
                         slack                                 -6.817    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - axi_dynclk_0_PXL_CLK_O rise@20.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.417%)  route 1.266ns (68.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 23.723 - 21.000 ) 
    Source Clock Delay      (SCD):    6.049ns = ( 26.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666    22.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    23.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063    24.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    25.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893    26.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456    26.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407    26.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.859    27.895    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y11         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    22.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.531    23.723    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y11         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000    23.723    
                         clock uncertainty           -0.223    23.501    
    RAMB36_X1Y11         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368    21.133    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         21.133    
                         arrival time                         -27.895    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.409ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - axi_dynclk_0_PXL_CLK_O rise@20.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.830%)  route 0.914ns (61.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 23.724 - 21.000 ) 
    Source Clock Delay      (SCD):    6.049ns = ( 26.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.666    22.974    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    23.062 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063    24.125    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    25.156 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.893    26.049    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y52         FDRE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456    26.505 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.407    26.912    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X25Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.036 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.507    27.543    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y10         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    22.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.532    23.724    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y10         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000    23.724    
                         clock uncertainty           -0.223    23.502    
    RAMB36_X1Y10         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368    21.134    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                         -27.543    
  -------------------------------------------------------------------
                         slack                                 -6.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.263%)  route 0.409ns (68.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.282     2.453    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y10         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.873     1.243    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y10         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.223     1.466    
    RAMB36_X1Y10         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.877    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.954%)  route 0.559ns (75.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.432     2.603    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y11         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.872     1.242    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y11         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000     1.242    
                         clock uncertainty            0.223     1.465    
    RAMB36_X1Y11         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.876    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.753ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.157%)  route 0.584ns (75.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.457     2.628    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y12         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.870     1.240    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y12         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000     1.240    
                         clock uncertainty            0.223     1.463    
    RAMB36_X1Y12         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.874    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.408%)  route 0.609ns (76.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.481     2.652    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X2Y10         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.874     1.244    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X2Y10         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000     1.244    
                         clock uncertainty            0.223     1.467    
    RAMB36_X2Y10         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.878    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.863ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.271%)  route 0.688ns (78.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.544     0.885    hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.298    hdmi_in_i/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  hdmi_in_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2880, routed)        0.290     1.858    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_CLK
    SLICE_X25Y53         FDPE                                         r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.999 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.127     2.126    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X25Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RD_RST_I[0]_INST_0/O
                         net (fo=5, routed)           0.561     2.732    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X1Y13         FIFO36E1                                     f  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.865     1.235    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_CLK
    RAMB36_X1Y13         FIFO36E1                                     r  hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000     1.235    
                         clock uncertainty            0.223     1.458    
    RAMB36_X1Y13         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.869    hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.863    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.642ns (22.764%)  route 2.178ns (77.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 9.741 - 7.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.679     2.987    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X6Y9           FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     3.505 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           1.189     4.694    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.818 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=32, routed)          0.989     5.807    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X2Y10          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.549     9.741    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X2Y10          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230     9.972    
                         clock uncertainty           -0.111     9.861    
    SLICE_X2Y10          FDCE (Recov_fdce_C_CLR)     -0.405     9.456    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.642ns (22.764%)  route 2.178ns (77.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 9.741 - 7.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.679     2.987    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X6Y9           FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     3.505 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           1.189     4.694    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.818 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=32, routed)          0.989     5.807    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X2Y10          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.549     9.741    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X2Y10          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg/C
                         clock pessimism              0.230     9.972    
                         clock uncertainty           -0.111     9.861    
    SLICE_X2Y10          FDCE (Recov_fdce_C_CLR)     -0.405     9.456    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.918%)  route 2.159ns (77.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.743 - 7.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.679     2.987    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X6Y9           FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     3.505 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           1.189     4.694    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.818 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=32, routed)          0.970     5.788    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X3Y7           FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.550     9.742    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X3Y7           FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.973    
                         clock uncertainty           -0.111     9.862    
    SLICE_X3Y7           FDCE (Recov_fdce_C_CLR)     -0.405     9.457    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.642ns (22.764%)  route 2.178ns (77.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 9.741 - 7.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.679     2.987    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X6Y9           FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     3.505 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           1.189     4.694    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.818 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=32, routed)          0.989     5.807    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X2Y10          FDPE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.549     9.741    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X2Y10          FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230     9.972    
                         clock uncertainty           -0.111     9.861    
    SLICE_X2Y10          FDPE (Recov_fdpe_C_PRE)     -0.359     9.502    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.642ns (22.764%)  route 2.178ns (77.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 9.741 - 7.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.679     2.987    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X6Y9           FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     3.505 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           1.189     4.694    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.818 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=32, routed)          0.989     5.807    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X2Y10          FDPE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.549     9.741    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X2Y10          FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.230     9.972    
                         clock uncertainty           -0.111     9.861    
    SLICE_X2Y10          FDPE (Recov_fdpe_C_PRE)     -0.359     9.502    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.918%)  route 2.159ns (77.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.743 - 7.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.679     2.987    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X6Y9           FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     3.505 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           1.189     4.694    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.818 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=32, routed)          0.970     5.788    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X3Y7           FDPE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.550     9.742    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X3Y7           FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230     9.973    
                         clock uncertainty           -0.111     9.862    
    SLICE_X3Y7           FDPE (Recov_fdpe_C_PRE)     -0.359     9.503    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.718ns (26.676%)  route 1.974ns (73.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.676     2.984    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y14         FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDPE (Prop_fdpe_C_Q)         0.419     3.403 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.949     4.352    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.299     4.651 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.024     5.676    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X7Y18          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.496     9.688    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X7Y18          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230     9.919    
                         clock uncertainty           -0.111     9.808    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.405     9.403    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.718ns (26.676%)  route 1.974ns (73.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.676     2.984    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y14         FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDPE (Prop_fdpe_C_Q)         0.419     3.403 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.949     4.352    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.299     4.651 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.024     5.676    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X7Y18          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.496     9.688    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X7Y18          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230     9.919    
                         clock uncertainty           -0.111     9.808    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.405     9.403    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.718ns (26.676%)  route 1.974ns (73.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.676     2.984    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y14         FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDPE (Prop_fdpe_C_Q)         0.419     3.403 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.949     4.352    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.299     4.651 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.024     5.676    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X7Y18          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.496     9.688    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X7Y18          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230     9.919    
                         clock uncertainty           -0.111     9.808    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.405     9.403    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.718ns (26.676%)  route 1.974ns (73.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.676     2.984    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y14         FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDPE (Prop_fdpe_C_Q)         0.419     3.403 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.949     4.352    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.299     4.651 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.024     5.676    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X7Y18          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.192 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        1.496     9.688    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X7Y18          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230     9.919    
                         clock uncertainty           -0.111     9.808    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.405     9.403    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  3.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.955%)  route 0.192ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.584     0.925    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X5Y9           FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.128     1.053 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.245    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X5Y7           FDPE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.852     1.222    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X5Y7           FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.941    
    SLICE_X5Y7           FDPE (Remov_fdpe_C_PRE)     -0.149     0.792    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.955%)  route 0.192ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.584     0.925    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X5Y9           FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.128     1.053 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.245    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X5Y7           FDPE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.852     1.222    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X5Y7           FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.941    
    SLICE_X5Y7           FDPE (Remov_fdpe_C_PRE)     -0.149     0.792    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.350%)  route 0.197ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.583     0.924    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y10          FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.197     1.249    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y9           FDPE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.852     1.222    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X5Y9           FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.941    
    SLICE_X5Y9           FDPE (Remov_fdpe_C_PRE)     -0.149     0.792    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.350%)  route 0.197ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.583     0.924    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y10          FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.197     1.249    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y9           FDPE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.852     1.222    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X5Y9           FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.941    
    SLICE_X5Y9           FDPE (Remov_fdpe_C_PRE)     -0.149     0.792    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.350%)  route 0.197ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.583     0.924    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y10          FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.197     1.249    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y9           FDPE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.852     1.222    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X5Y9           FDPE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     0.941    
    SLICE_X5Y9           FDPE (Remov_fdpe_C_PRE)     -0.149     0.792    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.561     0.901    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y16          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.043 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.211    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.256 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.223     1.479    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X8Y17          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.826     1.196    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X8Y17          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.561     0.901    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y16          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.043 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.211    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.256 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.223     1.479    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X8Y17          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.826     1.196    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X8Y17          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.561     0.901    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y16          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.043 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.211    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.256 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.223     1.479    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X8Y17          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.826     1.196    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X8Y17          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.561     0.901    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y16          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.043 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.211    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.256 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.223     1.479    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X8Y17          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.826     1.196    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X8Y17          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.561     0.901    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y16          FDRE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.043 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.211    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.256 f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.223     1.479    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X8Y17          FDCE                                         f  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hdmi_in_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hdmi_in_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2020, routed)        0.826     1.196    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X8Y17          FDCE                                         r  hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.631    





