INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0_1_1/sim/blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/LEDOUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDOUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/sources_1/new/VGA_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_use
INFO: [VRFC 10-311] analyzing module VGA_use
INFO: [VRFC 10-311] analyzing module VGA_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/sources_1/new/apple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/circular.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circular
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keyboard
INFO: [VRFC 10-311] analyzing module Game_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/sources_1/new/play_snake_game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module play_snake_game
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/point.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module point
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/rectangular.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rectangular
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/ribbon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ribbon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/sources_1/new/seg_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/sources_1/new/snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/uart2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12321/Desktop/project_2/project_2.srcs/sim_1/new/sssssss3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sssssss3
