[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NegInt/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/NegInt/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<107> s<106> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<22> s<3> l<1:1> el<1:7>
n<find_first_one> u<3> t<StringConst> p<22> s<19> l<1:8> el<1:22>
n<> u<4> t<IntegerAtomType_Int> p<5> l<1:36> el<1:39>
n<> u<5> t<Data_type> p<6> c<4> l<1:36> el<1:39>
n<> u<6> t<Data_type_or_implicit> p<17> c<5> s<16> l<1:36> el<1:39>
n<WIDTH> u<7> t<StringConst> p<15> s<14> l<1:40> el<1:45>
n<1> u<8> t<IntConst> p<9> l<1:49> el<1:50>
n<> u<9> t<Primary_literal> p<10> c<8> l<1:49> el<1:50>
n<> u<10> t<Constant_primary> p<12> c<9> l<1:49> el<1:50>
n<> u<11> t<Unary_Minus> p<12> s<10> l<1:48> el<1:49>
n<> u<12> t<Constant_expression> p<13> c<11> l<1:48> el<1:50>
n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<1:48> el<1:50>
n<> u<14> t<Constant_param_expression> p<15> c<13> l<1:48> el<1:50>
n<> u<15> t<Param_assignment> p<16> c<7> l<1:40> el<1:50>
n<> u<16> t<List_of_param_assignments> p<17> c<15> l<1:40> el<1:50>
n<> u<17> t<Parameter_declaration> p<18> c<6> l<1:26> el<1:50>
n<> u<18> t<Parameter_port_declaration> p<19> c<17> l<1:26> el<1:50>
n<> u<19> t<Parameter_port_list> p<22> c<18> s<21> l<1:23> el<1:51>
n<> u<20> t<Port> p<21> l<1:53> el<1:53>
n<> u<21> t<List_of_ports> p<22> c<20> l<1:52> el<1:54>
n<> u<22> t<Module_nonansi_header> p<104> c<2> s<102> l<1:1> el<1:55>
n<i> u<23> t<StringConst> p<28> s<27> l<2:17> el<2:18>
n<0> u<24> t<IntConst> p<25> l<2:21> el<2:22>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:21> el<2:22>
n<> u<26> t<Constant_primary> p<27> c<25> l<2:21> el<2:22>
n<> u<27> t<Constant_expression> p<28> c<26> l<2:21> el<2:22>
n<> u<28> t<Genvar_initialization> p<98> c<23> s<38> l<2:10> el<2:22>
n<i> u<29> t<StringConst> p<30> l<2:24> el<2:25>
n<> u<30> t<Primary_literal> p<31> c<29> l<2:24> el<2:25>
n<> u<31> t<Constant_primary> p<32> c<30> l<2:24> el<2:25>
n<> u<32> t<Constant_expression> p<38> c<31> s<37> l<2:24> el<2:25>
n<WIDTH> u<33> t<StringConst> p<34> l<2:28> el<2:33>
n<> u<34> t<Primary_literal> p<35> c<33> l<2:28> el<2:33>
n<> u<35> t<Constant_primary> p<36> c<34> l<2:28> el<2:33>
n<> u<36> t<Constant_expression> p<38> c<35> l<2:28> el<2:33>
n<> u<37> t<BinOp_Less> p<38> s<36> l<2:26> el<2:27>
n<> u<38> t<Constant_expression> p<98> c<32> s<41> l<2:24> el<2:33>
n<i> u<39> t<StringConst> p<41> s<40> l<2:35> el<2:36>
n<> u<40> t<IncDec_PlusPlus> p<41> l<2:36> el<2:38>
n<> u<41> t<Genvar_iteration> p<98> c<39> s<97> l<2:35> el<2:38>
n<in_tmp> u<42> t<StringConst> p<43> l<3:16> el<3:22>
n<> u<43> t<Ps_or_hierarchical_identifier> p<50> c<42> s<49> l<3:16> el<3:22>
n<i> u<44> t<StringConst> p<45> l<3:23> el<3:24>
n<> u<45> t<Primary_literal> p<46> c<44> l<3:23> el<3:24>
n<> u<46> t<Constant_primary> p<47> c<45> l<3:23> el<3:24>
n<> u<47> t<Constant_expression> p<48> c<46> l<3:23> el<3:24>
n<> u<48> t<Constant_bit_select> p<49> c<47> l<3:22> el<3:25>
n<> u<49> t<Constant_select> p<50> c<48> l<3:22> el<3:25>
n<> u<50> t<Net_lvalue> p<89> c<43> s<88> l<3:16> el<3:25>
n<FLIP> u<51> t<StringConst> p<52> l<3:28> el<3:32>
n<> u<52> t<Primary_literal> p<53> c<51> l<3:28> el<3:32>
n<> u<53> t<Primary> p<54> c<52> l<3:28> el<3:32>
n<> u<54> t<Expression> p<88> c<53> s<87> l<3:28> el<3:32>
n<in_i> u<55> t<StringConst> p<74> s<73> l<3:35> el<3:39>
n<WIDTH> u<56> t<StringConst> p<57> l<3:40> el<3:45>
n<> u<57> t<Primary_literal> p<58> c<56> l<3:40> el<3:45>
n<> u<58> t<Primary> p<59> c<57> l<3:40> el<3:45>
n<> u<59> t<Expression> p<65> c<58> s<64> l<3:40> el<3:45>
n<1> u<60> t<IntConst> p<61> l<3:46> el<3:47>
n<> u<61> t<Primary_literal> p<62> c<60> l<3:46> el<3:47>
n<> u<62> t<Primary> p<63> c<61> l<3:46> el<3:47>
n<> u<63> t<Expression> p<65> c<62> l<3:46> el<3:47>
n<> u<64> t<BinOp_Minus> p<65> s<63> l<3:45> el<3:46>
n<> u<65> t<Expression> p<71> c<59> s<70> l<3:40> el<3:47>
n<i> u<66> t<StringConst> p<67> l<3:48> el<3:49>
n<> u<67> t<Primary_literal> p<68> c<66> l<3:48> el<3:49>
n<> u<68> t<Primary> p<69> c<67> l<3:48> el<3:49>
n<> u<69> t<Expression> p<71> c<68> l<3:48> el<3:49>
n<> u<70> t<BinOp_Minus> p<71> s<69> l<3:47> el<3:48>
n<> u<71> t<Expression> p<72> c<65> l<3:40> el<3:49>
n<> u<72> t<Bit_select> p<73> c<71> l<3:39> el<3:50>
n<> u<73> t<Select> p<74> c<72> l<3:39> el<3:50>
n<> u<74> t<Complex_func_call> p<75> c<55> l<3:35> el<3:50>
n<> u<75> t<Primary> p<76> c<74> l<3:35> el<3:50>
n<> u<76> t<Expression> p<88> c<75> s<86> l<3:35> el<3:50>
n<in_i> u<77> t<StringConst> p<84> s<83> l<3:53> el<3:57>
n<i> u<78> t<StringConst> p<79> l<3:58> el<3:59>
n<> u<79> t<Primary_literal> p<80> c<78> l<3:58> el<3:59>
n<> u<80> t<Primary> p<81> c<79> l<3:58> el<3:59>
n<> u<81> t<Expression> p<82> c<80> l<3:58> el<3:59>
n<> u<82> t<Bit_select> p<83> c<81> l<3:57> el<3:60>
n<> u<83> t<Select> p<84> c<82> l<3:57> el<3:60>
n<> u<84> t<Complex_func_call> p<85> c<77> l<3:53> el<3:60>
n<> u<85> t<Primary> p<86> c<84> l<3:53> el<3:60>
n<> u<86> t<Expression> p<88> c<85> l<3:53> el<3:60>
n<> u<87> t<QMARK> p<88> s<76> l<3:33> el<3:34>
n<> u<88> t<Expression> p<89> c<54> l<3:28> el<3:60>
n<> u<89> t<Net_assignment> p<90> c<50> l<3:16> el<3:60>
n<> u<90> t<List_of_net_assignments> p<91> c<89> l<3:16> el<3:60>
n<> u<91> t<Continuous_assign> p<92> c<90> l<3:9> el<3:61>
n<> u<92> t<Module_common_item> p<93> c<91> l<3:9> el<3:61>
n<> u<93> t<Module_or_generate_item> p<94> c<92> l<3:9> el<3:61>
n<> u<94> t<Generate_item> p<96> c<93> s<95> l<3:9> el<3:61>
n<> u<95> t<END> p<96> l<4:5> el<4:8>
n<> u<96> t<Generate_begin_end_block> p<97> c<94> l<2:40> el<4:8>
n<> u<97> t<Generate_item> p<98> c<96> l<2:40> el<4:8>
n<> u<98> t<Loop_generate_construct> p<99> c<28> l<2:5> el<4:8>
n<> u<99> t<Module_common_item> p<100> c<98> l<2:5> el<4:8>
n<> u<100> t<Module_or_generate_item> p<101> c<99> l<2:5> el<4:8>
n<> u<101> t<Non_port_module_item> p<102> c<100> l<2:5> el<4:8>
n<> u<102> t<Module_item> p<104> c<101> s<103> l<2:5> el<4:8>
n<> u<103> t<ENDMODULE> p<104> l<5:1> el<5:10>
n<> u<104> t<Module_declaration> p<105> c<22> l<1:1> el<5:10>
n<> u<105> t<Description> p<106> c<104> l<1:1> el<5:10>
n<> u<106> t<Source_text> p<107> c<105> l<1:1> el<5:10>
n<> u<107> t<Top_level_rule> c<1> l<1:1> el<7:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NegInt/dut.sv:1:1: No timescale set for "find_first_one".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NegInt/dut.sv:1:1: Compile module "work@find_first_one".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/NegInt/dut.sv:1:1: Top level module "work@find_first_one".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
begin                                                  1
bit_select                                             3
constant                                              10
cont_assign                                            1
design                                                 1
gen_for                                                1
int_typespec                                           5
int_var                                                2
logic_net                                              1
module_inst                                            4
operation                                              8
param_assign                                           2
parameter                                              2
ref_obj                                                8
ref_typespec                                           8
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             1
begin                                                  1
bit_select                                             3
constant                                              10
cont_assign                                            1
design                                                 1
gen_for                                                1
int_typespec                                           5
int_var                                                2
logic_net                                              1
module_inst                                            4
operation                                              8
param_assign                                           2
parameter                                              2
ref_obj                                                8
ref_typespec                                           8
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NegInt/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/NegInt/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/NegInt/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@find_first_one)
|vpiElaborated:1
|vpiName:work@find_first_one
|uhdmallModules:
\_module_inst: work@find_first_one (work@find_first_one), file:${SURELOG_DIR}/tests/NegInt/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@find_first_one)
  |vpiFullName:work@find_first_one
  |vpiParameter:
  \_parameter: (work@find_first_one.WIDTH), line:1:40, endln:1:45
    |vpiParent:
    \_module_inst: work@find_first_one (work@find_first_one), file:${SURELOG_DIR}/tests/NegInt/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@find_first_one.WIDTH)
      |vpiParent:
      \_parameter: (work@find_first_one.WIDTH), line:1:40, endln:1:45
      |vpiFullName:work@find_first_one.WIDTH
      |vpiActual:
      \_int_typespec: , line:1:36, endln:1:39
    |vpiSigned:1
    |vpiName:WIDTH
    |vpiFullName:work@find_first_one.WIDTH
  |vpiParamAssign:
  \_param_assign: , line:1:40, endln:1:50
    |vpiParent:
    \_module_inst: work@find_first_one (work@find_first_one), file:${SURELOG_DIR}/tests/NegInt/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_operation: , line:1:48, endln:1:50
      |vpiParent:
      \_param_assign: , line:1:40, endln:1:50
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:1:49, endln:1:50
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@find_first_one.WIDTH), line:1:40, endln:1:45
  |vpiDefName:work@find_first_one
  |vpiNet:
  \_logic_net: (work@find_first_one.i), line:2:24, endln:2:25
    |vpiParent:
    \_module_inst: work@find_first_one (work@find_first_one), file:${SURELOG_DIR}/tests/NegInt/dut.sv, line:1:1, endln:5:10
    |vpiName:i
    |vpiFullName:work@find_first_one.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@find_first_one (work@find_first_one), file:${SURELOG_DIR}/tests/NegInt/dut.sv, line:1:1, endln:5:10
    |vpiForInitStmt:
    \_assignment: , line:2:10, endln:2:22
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:2:21, endln:2:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@find_first_one.i), line:2:17, endln:2:18
        |vpiParent:
        \_assignment: , line:2:10, endln:2:22
        |vpiTypespec:
        \_ref_typespec: (work@find_first_one.i)
          |vpiParent:
          \_int_var: (work@find_first_one.i), line:2:17, endln:2:18
          |vpiFullName:work@find_first_one.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@find_first_one.i
    |vpiCondition:
    \_operation: , line:2:24, endln:2:33
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@find_first_one.i), line:2:24, endln:2:25
        |vpiParent:
        \_operation: , line:2:24, endln:2:33
        |vpiName:i
        |vpiFullName:work@find_first_one.i
        |vpiActual:
        \_logic_net: (work@find_first_one.i), line:2:24, endln:2:25
      |vpiOperand:
      \_ref_obj: (work@find_first_one.WIDTH), line:2:28, endln:2:33
        |vpiParent:
        \_operation: , line:2:24, endln:2:33
        |vpiName:WIDTH
        |vpiFullName:work@find_first_one.WIDTH
    |vpiForIncStmt:
    \_operation: , line:2:35, endln:2:36
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@find_first_one.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@find_first_one.i
        |vpiActual:
        \_logic_net: (work@find_first_one.i), line:2:24, endln:2:25
    |vpiStmt:
    \_begin: (work@find_first_one)
      |vpiParent:
      \_gen_for: 
      |vpiFullName:work@find_first_one
      |vpiStmt:
      \_cont_assign: , line:3:16, endln:3:60
        |vpiParent:
        \_begin: (work@find_first_one)
        |vpiRhs:
        \_operation: , line:3:28, endln:3:60
          |vpiParent:
          \_cont_assign: , line:3:16, endln:3:60
          |vpiOpType:32
          |vpiOperand:
          \_ref_obj: (work@find_first_one.FLIP), line:3:28, endln:3:32
            |vpiParent:
            \_operation: , line:3:28, endln:3:60
            |vpiName:FLIP
            |vpiFullName:work@find_first_one.FLIP
          |vpiOperand:
          \_bit_select: (work@find_first_one.in_i), line:3:40, endln:3:49
            |vpiParent:
            \_operation: , line:3:28, endln:3:60
            |vpiName:in_i
            |vpiFullName:work@find_first_one.in_i
            |vpiIndex:
            \_operation: , line:3:40, endln:3:49
              |vpiParent:
              \_bit_select: (work@find_first_one.in_i), line:3:40, endln:3:49
              |vpiOpType:11
              |vpiOperand:
              \_operation: , line:3:40, endln:3:47
                |vpiParent:
                \_operation: , line:3:40, endln:3:49
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@find_first_one.in_i.WIDTH), line:3:40, endln:3:45
                  |vpiParent:
                  \_operation: , line:3:40, endln:3:47
                  |vpiName:WIDTH
                  |vpiFullName:work@find_first_one.in_i.WIDTH
                |vpiOperand:
                \_constant: , line:3:46, endln:3:47
                  |vpiParent:
                  \_operation: , line:3:40, endln:3:47
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiOperand:
              \_ref_obj: (work@find_first_one.in_i.i), line:3:48, endln:3:49
                |vpiParent:
                \_operation: , line:3:40, endln:3:49
                |vpiName:i
                |vpiFullName:work@find_first_one.in_i.i
          |vpiOperand:
          \_bit_select: (work@find_first_one.in_i), line:3:58, endln:3:59
            |vpiParent:
            \_operation: , line:3:28, endln:3:60
            |vpiName:in_i
            |vpiFullName:work@find_first_one.in_i
            |vpiIndex:
            \_ref_obj: (work@find_first_one.i), line:3:58, endln:3:59
              |vpiParent:
              \_bit_select: (work@find_first_one.in_i), line:3:58, endln:3:59
              |vpiName:i
              |vpiFullName:work@find_first_one.i
        |vpiLhs:
        \_bit_select: (work@find_first_one.in_tmp), line:3:16, endln:3:25
          |vpiParent:
          \_cont_assign: , line:3:16, endln:3:60
          |vpiName:in_tmp
          |vpiFullName:work@find_first_one.in_tmp
          |vpiIndex:
          \_ref_obj: (work@find_first_one.i), line:3:23, endln:3:24
            |vpiParent:
            \_bit_select: (work@find_first_one.in_tmp), line:3:16, endln:3:25
            |vpiName:i
            |vpiFullName:work@find_first_one.i
|uhdmtopModules:
\_module_inst: work@find_first_one (work@find_first_one), file:${SURELOG_DIR}/tests/NegInt/dut.sv, line:1:1, endln:5:10
  |vpiName:work@find_first_one
  |vpiParameter:
  \_parameter: (work@find_first_one.WIDTH), line:1:40, endln:1:45
    |vpiParent:
    \_module_inst: work@find_first_one (work@find_first_one), file:${SURELOG_DIR}/tests/NegInt/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@find_first_one.WIDTH)
      |vpiParent:
      \_parameter: (work@find_first_one.WIDTH), line:1:40, endln:1:45
      |vpiFullName:work@find_first_one.WIDTH
      |vpiActual:
      \_int_typespec: , line:1:36, endln:1:39
    |vpiSigned:1
    |vpiName:WIDTH
    |vpiFullName:work@find_first_one.WIDTH
  |vpiParamAssign:
  \_param_assign: , line:1:40, endln:1:50
    |vpiParent:
    \_module_inst: work@find_first_one (work@find_first_one), file:${SURELOG_DIR}/tests/NegInt/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:1:48, endln:1:50
      |vpiParent:
      \_param_assign: , line:1:40, endln:1:50
      |vpiDecompile:-1
      |vpiSize:32
      |INT:-1
      |vpiTypespec:
      \_ref_typespec: (work@find_first_one)
        |vpiParent:
        \_constant: , line:1:48, endln:1:50
        |vpiFullName:work@find_first_one
        |vpiActual:
        \_int_typespec: , line:1:36, endln:1:39
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@find_first_one.WIDTH), line:1:40, endln:1:45
  |vpiDefName:work@find_first_one
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_int_typespec: , line:1:36, endln:1:39
  |vpiParent:
  \_parameter: (work@find_first_one.WIDTH), line:1:40, endln:1:45
  |vpiSigned:1
\_int_typespec: , line:1:36, endln:1:39
  |vpiParent:
  \_ref_typespec: (work@find_first_one.WIDTH)
  |vpiSigned:1
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
