<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___r_c_c___a_h_b___clock___source" xml:lang="en-US">
<title>RCC_AHB_Clock_Source</title>
<indexterm><primary>RCC_AHB_Clock_Source</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</link>(HCLK)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"/><section>
    <title>IS_RCC_HCLK</title>
<indexterm><primary>IS_RCC_HCLK</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>IS_RCC_HCLK</secondary></indexterm>
<para><computeroutput>#define IS_RCC_HCLK( HCLK)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</link>)&#32;&#32;&#32;||&#32;((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</link>)&#32;&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</link>)&#32;&#32;&#32;||&#32;((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</link>)&#32;&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</link>)&#32;&#32;||&#32;((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</link>)&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</link>)&#32;||&#32;((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((HCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00343">343</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494"/><section>
    <title>RCC_SYSCLK_DIV1</title>
<indexterm><primary>RCC_SYSCLK_DIV1</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV1</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV1   <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00333">333</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8"/><section>
    <title>RCC_SYSCLK_DIV128</title>
<indexterm><primary>RCC_SYSCLK_DIV128</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV128</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV128   <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00339">339</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51"/><section>
    <title>RCC_SYSCLK_DIV16</title>
<indexterm><primary>RCC_SYSCLK_DIV16</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV16</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV16   <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00337">337</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3"/><section>
    <title>RCC_SYSCLK_DIV2</title>
<indexterm><primary>RCC_SYSCLK_DIV2</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV2   <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00334">334</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2"/><section>
    <title>RCC_SYSCLK_DIV256</title>
<indexterm><primary>RCC_SYSCLK_DIV256</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV256</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV256   <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00340">340</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f"/><section>
    <title>RCC_SYSCLK_DIV4</title>
<indexterm><primary>RCC_SYSCLK_DIV4</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV4</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV4   <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00335">335</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d"/><section>
    <title>RCC_SYSCLK_DIV512</title>
<indexterm><primary>RCC_SYSCLK_DIV512</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV512</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV512   <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00341">341</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14"/><section>
    <title>RCC_SYSCLK_DIV64</title>
<indexterm><primary>RCC_SYSCLK_DIV64</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV64</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV64   <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00338">338</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad"/><section>
    <title>RCC_SYSCLK_DIV8</title>
<indexterm><primary>RCC_SYSCLK_DIV8</primary><secondary>RCC_AHB_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_AHB_Clock_Source</primary><secondary>RCC_SYSCLK_DIV8</secondary></indexterm>
<para><computeroutput>#define RCC_SYSCLK_DIV8   <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00336">336</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
</section>
</section>
