{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543187740403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543187740403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 18:15:39 2018 " "Processing started: Sun Nov 25 18:15:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543187740403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187740403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yes -c ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off yes -c ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187740403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543187742307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543187742307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/drunk/drunktest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/drunk/drunktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 drunktest " "Found entity 1: drunktest" {  } { { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187766942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187766942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/final/finaltest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/final/finaltest.v" { { "Info" "ISGN_ENTITY_NAME" "1 finaltest " "Found entity 1: finaltest" {  } { { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187766958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187766958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/mainchar/mainchartest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/mainchar/mainchartest.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainchartest " "Found entity 1: mainchartest" {  } { { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187766989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187766989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/txtboxall/txtboxtest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/txtboxall/txtboxtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 txtboxtest " "Found entity 1: txtboxtest" {  } { { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187767005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/bg/bgtest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/bg/bgtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 bgtest " "Found entity 1: bgtest" {  } { { "roms/bg/bgtest.v" "" { Text "W:/test/roms/bg/bgtest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187767036 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(1208) " "Verilog HDL Expression warning at ball.v(1208): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543187767753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2528) " "Verilog HDL Expression warning at ball.v(2528): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2528 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543187767753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2535) " "Verilog HDL Expression warning at ball.v(2535): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2535 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543187767753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2562) " "Verilog HDL Expression warning at ball.v(2562): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2562 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543187767753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2569) " "Verilog HDL Expression warning at ball.v(2569): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2569 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543187767753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2595) " "Verilog HDL Expression warning at ball.v(2595): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2595 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543187767753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2602) " "Verilog HDL Expression warning at ball.v(2602): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2602 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543187767753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ball.v 10 10 " "Using design file ball.v, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/test/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/test/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/test/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/test/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "5 ball " "Found entity 5: ball" {  } { { "ball.v" "" { Text "W:/test/ball.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "6 control " "Found entity 6: control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "8 bosses " "Found entity 8: bosses" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2094 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "9 lfsr_counter " "Found entity 9: lfsr_counter" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""} { "Info" "ISGN_ENTITY_NAME" "10 hex_decoder " "Found entity 10: hex_decoder" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2867 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187767800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543187767800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ball " "Elaborating entity \"ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_cave_colour ball.v(166) " "Verilog HDL warning at ball.v(166): object bg_cave_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 166 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_1v1_colour ball.v(169) " "Verilog HDL warning at ball.v(169): object bg_1v1_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 169 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_tracker_colour ball.v(170) " "Verilog HDL warning at ball.v(170): object bg_tracker_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 170 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_drunk_colour ball.v(171) " "Verilog HDL warning at ball.v(171): object bg_drunk_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 171 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_finalboss_colour ball.v(172) " "Verilog HDL warning at ball.v(172): object bg_finalboss_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 172 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "txt_tracker_colour ball.v(184) " "Verilog HDL warning at ball.v(184): object txt_tracker_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 184 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "txt_drunk_colour ball.v(185) " "Verilog HDL warning at ball.v(185): object txt_drunk_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 185 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "txt_final_colour ball.v(187) " "Verilog HDL warning at ball.v(187): object txt_final_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 187 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767941 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "txt_select_colour ball.v(188) " "Verilog HDL warning at ball.v(188): object txt_select_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 188 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bg_id_r ball.v(209) " "Verilog HDL or VHDL warning at ball.v(209): object \"bg_id_r\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_o_r ball.v(227) " "Verilog HDL Always Construct warning at ball.v(227): variable \"c_o_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_cave_colour ball.v(228) " "Verilog HDL Always Construct warning at ball.v(228): variable \"bg_cave_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(230) " "Verilog HDL Always Construct warning at ball.v(230): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_bg_colour_id ball.v(231) " "Verilog HDL Always Construct warning at ball.v(231): variable \"current_bg_colour_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_main_colour ball.v(232) " "Verilog HDL Always Construct warning at ball.v(232): variable \"bg_main_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_1v1_colour ball.v(233) " "Verilog HDL Always Construct warning at ball.v(233): variable \"bg_1v1_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_tracker_colour ball.v(234) " "Verilog HDL Always Construct warning at ball.v(234): variable \"bg_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_drunk_colour ball.v(235) " "Verilog HDL Always Construct warning at ball.v(235): variable \"bg_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_finalboss_colour ball.v(236) " "Verilog HDL Always Construct warning at ball.v(236): variable \"bg_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(231) " "Verilog HDL Case Statement warning at ball.v(231): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 231 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(239) " "Verilog HDL Always Construct warning at ball.v(239): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(242) " "Verilog HDL Always Construct warning at ball.v(242): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_bg_colour_id ball.v(243) " "Verilog HDL Always Construct warning at ball.v(243): variable \"current_bg_colour_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_main_colour ball.v(244) " "Verilog HDL Always Construct warning at ball.v(244): variable \"bg_main_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_1v1_colour ball.v(245) " "Verilog HDL Always Construct warning at ball.v(245): variable \"bg_1v1_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_tracker_colour ball.v(246) " "Verilog HDL Always Construct warning at ball.v(246): variable \"bg_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_drunk_colour ball.v(247) " "Verilog HDL Always Construct warning at ball.v(247): variable \"bg_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_finalboss_colour ball.v(248) " "Verilog HDL Always Construct warning at ball.v(248): variable \"bg_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(243) " "Verilog HDL Case Statement warning at ball.v(243): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 243 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(251) " "Verilog HDL Always Construct warning at ball.v(251): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(254) " "Verilog HDL Always Construct warning at ball.v(254): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_bg_colour_id ball.v(255) " "Verilog HDL Always Construct warning at ball.v(255): variable \"current_bg_colour_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_main_colour ball.v(256) " "Verilog HDL Always Construct warning at ball.v(256): variable \"bg_main_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_1v1_colour ball.v(257) " "Verilog HDL Always Construct warning at ball.v(257): variable \"bg_1v1_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_tracker_colour ball.v(258) " "Verilog HDL Always Construct warning at ball.v(258): variable \"bg_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_drunk_colour ball.v(259) " "Verilog HDL Always Construct warning at ball.v(259): variable \"bg_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_finalboss_colour ball.v(260) " "Verilog HDL Always Construct warning at ball.v(260): variable \"bg_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(255) " "Verilog HDL Case Statement warning at ball.v(255): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 255 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(263) " "Verilog HDL Always Construct warning at ball.v(263): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_main_colour ball.v(265) " "Verilog HDL Always Construct warning at ball.v(265): variable \"bg_main_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_1v1_colour ball.v(266) " "Verilog HDL Always Construct warning at ball.v(266): variable \"bg_1v1_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_tracker_colour ball.v(267) " "Verilog HDL Always Construct warning at ball.v(267): variable \"bg_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_drunk_colour ball.v(268) " "Verilog HDL Always Construct warning at ball.v(268): variable \"bg_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_finalboss_colour ball.v(269) " "Verilog HDL Always Construct warning at ball.v(269): variable \"bg_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_noob_a_colour ball.v(270) " "Verilog HDL Always Construct warning at ball.v(270): variable \"txt_noob_a_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_tracker_colour ball.v(271) " "Verilog HDL Always Construct warning at ball.v(271): variable \"txt_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_drunk_colour ball.v(272) " "Verilog HDL Always Construct warning at ball.v(272): variable \"txt_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_final_colour ball.v(273) " "Verilog HDL Always Construct warning at ball.v(273): variable \"txt_final_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_final_colour ball.v(274) " "Verilog HDL Always Construct warning at ball.v(274): variable \"txt_final_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_select_colour ball.v(275) " "Verilog HDL Always Construct warning at ball.v(275): variable \"txt_select_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_cave_colour ball.v(276) " "Verilog HDL Always Construct warning at ball.v(276): variable \"bg_cave_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_print ball.v(224) " "Verilog HDL Always Construct warning at ball.v(224): inferring latch(es) for variable \"c_print\", which holds its previous value in one or more paths through the always construct" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_cave_colour 0 ball.v(166) " "Net \"bg_cave_colour\" at ball.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_1v1_colour 0 ball.v(169) " "Net \"bg_1v1_colour\" at ball.v(169) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 169 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_tracker_colour 0 ball.v(170) " "Net \"bg_tracker_colour\" at ball.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_drunk_colour 0 ball.v(171) " "Net \"bg_drunk_colour\" at ball.v(171) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 171 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_finalboss_colour 0 ball.v(172) " "Net \"bg_finalboss_colour\" at ball.v(172) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 172 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "txt_tracker_colour 0 ball.v(184) " "Net \"txt_tracker_colour\" at ball.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "txt_drunk_colour 0 ball.v(185) " "Net \"txt_drunk_colour\" at ball.v(185) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 185 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "txt_final_colour 0 ball.v(187) " "Net \"txt_final_colour\" at ball.v(187) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 187 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "txt_select_colour 0 ball.v(188) " "Net \"txt_select_colour\" at ball.v(188) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..5\] ball.v(36) " "Output port \"LEDR\[9..5\]\" at ball.v(36) has no driver" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[0\] ball.v(224) " "Inferred latch for \"c_print\[0\]\" at ball.v(224)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[1\] ball.v(224) " "Inferred latch for \"c_print\[1\]\" at ball.v(224)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[2\] ball.v(224) " "Inferred latch for \"c_print\[2\]\" at ball.v(224)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[3\] ball.v(224) " "Inferred latch for \"c_print\[3\]\" at ball.v(224)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[4\] ball.v(224) " "Inferred latch for \"c_print\[4\]\" at ball.v(224)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[5\] ball.v(224) " "Inferred latch for \"c_print\[5\]\" at ball.v(224)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187767956 "|ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h1 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h1\"" {  } { { "ball.v" "h1" { Text "W:/test/ball.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187767972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgtest bgtest:bg1 " "Elaborating entity \"bgtest\" for hierarchy \"bgtest:bg1\"" {  } { { "ball.v" "bg1" { Text "W:/test/ball.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187768050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bgtest:bg1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bgtest:bg1\|altsyncram:altsyncram_component\"" {  } { { "roms/bg/bgtest.v" "altsyncram_component" { Text "W:/test/roms/bg/bgtest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187768206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bgtest:bg1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bgtest:bg1\|altsyncram:altsyncram_component\"" {  } { { "roms/bg/bgtest.v" "" { Text "W:/test/roms/bg/bgtest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187768221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bgtest:bg1\|altsyncram:altsyncram_component " "Instantiated megafunction \"bgtest:bg1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main2bit.mif " "Parameter \"init_file\" = \"main2bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187768221 ""}  } { { "roms/bg/bgtest.v" "" { Text "W:/test/roms/bg/bgtest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187768221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heg1 " "Found entity 1: altsyncram_heg1" {  } { { "db/altsyncram_heg1.tdf" "" { Text "W:/test/db/altsyncram_heg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187768440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187768440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heg1 bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated " "Elaborating entity \"altsyncram_heg1\" for hierarchy \"bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187768440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/test/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187768627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187768627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\|decode_g2a:rden_decode " "Elaborating entity \"decode_g2a\" for hierarchy \"bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\|decode_g2a:rden_decode\"" {  } { { "db/altsyncram_heg1.tdf" "rden_decode" { Text "W:/test/db/altsyncram_heg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187768643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "W:/test/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187768814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187768814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_heg1.tdf" "mux2" { Text "W:/test/db/altsyncram_heg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187768814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainchartest mainchartest:char1 " "Elaborating entity \"mainchartest\" for hierarchy \"mainchartest:char1\"" {  } { { "ball.v" "char1" { Text "W:/test/ball.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainchartest:char1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainchartest:char1\|altsyncram:altsyncram_component\"" {  } { { "roms/mainchar/mainchartest.v" "altsyncram_component" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainchartest:char1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainchartest:char1\|altsyncram:altsyncram_component\"" {  } { { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainchartest:char1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainchartest:char1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mainchar.mif " "Parameter \"init_file\" = \"mainchar.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18125 " "Parameter \"numwords_a\" = \"18125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769142 ""}  } { { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187769142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofg1 " "Found entity 1: altsyncram_ofg1" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187769329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187769329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ofg1 mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated " "Elaborating entity \"altsyncram_ofg1\" for hierarchy \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/test/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187769516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187769516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_ofg1.tdf" "rden_decode" { Text "W:/test/db/altsyncram_ofg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "W:/test/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187769688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187769688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|mux_lfb:mux2 " "Elaborating entity \"mux_lfb\" for hierarchy \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|mux_lfb:mux2\"" {  } { { "db/altsyncram_ofg1.tdf" "mux2" { Text "W:/test/db/altsyncram_ofg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drunktest drunktest:char2 " "Elaborating entity \"drunktest\" for hierarchy \"drunktest:char2\"" {  } { { "ball.v" "char2" { Text "W:/test/ball.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drunktest:char2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"drunktest:char2\|altsyncram:altsyncram_component\"" {  } { { "roms/drunk/drunktest.v" "altsyncram_component" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "drunktest:char2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"drunktest:char2\|altsyncram:altsyncram_component\"" {  } { { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187769859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drunktest:char2\|altsyncram:altsyncram_component " "Instantiated megafunction \"drunktest:char2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file drunk.mif " "Parameter \"init_file\" = \"drunk.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18125 " "Parameter \"numwords_a\" = \"18125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187769859 ""}  } { { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187769859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6g1 " "Found entity 1: altsyncram_p6g1" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187770062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187770062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6g1 drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated " "Elaborating entity \"altsyncram_p6g1\" for hierarchy \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finaltest finaltest:char3 " "Elaborating entity \"finaltest\" for hierarchy \"finaltest:char3\"" {  } { { "ball.v" "char3" { Text "W:/test/ball.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finaltest:char3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"finaltest:char3\|altsyncram:altsyncram_component\"" {  } { { "roms/final/finaltest.v" "altsyncram_component" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finaltest:char3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"finaltest:char3\|altsyncram:altsyncram_component\"" {  } { { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finaltest:char3\|altsyncram:altsyncram_component " "Instantiated megafunction \"finaltest:char3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final.mif " "Parameter \"init_file\" = \"final.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18125 " "Parameter \"numwords_a\" = \"18125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770281 ""}  } { { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187770281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5g1 " "Found entity 1: altsyncram_v5g1" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187770468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187770468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5g1 finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated " "Elaborating entity \"altsyncram_v5g1\" for hierarchy \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txtboxtest txtboxtest:txt1 " "Elaborating entity \"txtboxtest\" for hierarchy \"txtboxtest:txt1\"" {  } { { "ball.v" "txt1" { Text "W:/test/ball.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram txtboxtest:txt1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"txtboxtest:txt1\|altsyncram:altsyncram_component\"" {  } { { "roms/txtboxall/txtboxtest.v" "altsyncram_component" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "txtboxtest:txt1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"txtboxtest:txt1\|altsyncram:altsyncram_component\"" {  } { { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "txtboxtest:txt1\|altsyncram:altsyncram_component " "Instantiated megafunction \"txtboxtest:txt1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file txtboxall.mif " "Parameter \"init_file\" = \"txtboxall.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 21700 " "Parameter \"numwords_a\" = \"21700\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187770686 ""}  } { { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187770686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gkg1 " "Found entity 1: altsyncram_gkg1" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187770889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187770889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gkg1 txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated " "Elaborating entity \"altsyncram_gkg1\" for hierarchy \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187770889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bosses bosses:b0 " "Elaborating entity \"bosses\" for hierarchy \"bosses:b0\"" {  } { { "ball.v" "b0" { Text "W:/test/ball.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187771357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2441) " "Verilog HDL assignment warning at ball.v(2441): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771373 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2442) " "Verilog HDL assignment warning at ball.v(2442): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771373 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2459) " "Verilog HDL assignment warning at ball.v(2459): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771373 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2460) " "Verilog HDL assignment warning at ball.v(2460): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771373 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2770) " "Verilog HDL assignment warning at ball.v(2770): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771388 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2772) " "Verilog HDL assignment warning at ball.v(2772): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771388 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2774) " "Verilog HDL assignment warning at ball.v(2774): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771388 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2788) " "Verilog HDL assignment warning at ball.v(2788): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771388 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2790) " "Verilog HDL assignment warning at ball.v(2790): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771388 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2792) " "Verilog HDL assignment warning at ball.v(2792): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771388 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2808) " "Verilog HDL assignment warning at ball.v(2808): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771388 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2822) " "Verilog HDL assignment warning at ball.v(2822): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187771404 "|ball|bosses:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_counter bosses:b0\|lfsr_counter:r0 " "Elaborating entity \"lfsr_counter\" for hierarchy \"bosses:b0\|lfsr_counter:r0\"" {  } { { "ball.v" "r0" { Text "W:/test/ball.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187773182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsr_done ball.v(2851) " "Verilog HDL or VHDL warning at ball.v(2851): object \"lfsr_done\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2851 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543187773182 "|ball|bosses:b0|lfsr_counter:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "ball.v" "c0" { Text "W:/test/ball.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187773245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check ball.v(564) " "Verilog HDL or VHDL warning at ball.v(564): object \"check\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543187773245 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_l ball.v(564) " "Verilog HDL or VHDL warning at ball.v(564): object \"check_l\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543187773245 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_r ball.v(564) " "Verilog HDL or VHDL warning at ball.v(564): object \"check_r\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543187773245 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "goTime_lp_r ball.v(567) " "Verilog HDL or VHDL warning at ball.v(567): object \"goTime_lp_r\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543187773245 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toggle_ability ball.v(578) " "Verilog HDL or VHDL warning at ball.v(578): object \"toggle_ability\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543187773245 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(631) " "Verilog HDL Case Statement warning at ball.v(631): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 631 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(638) " "Verilog HDL Case Statement warning at ball.v(638): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 638 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(645) " "Verilog HDL Case Statement warning at ball.v(645): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 645 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(654) " "Verilog HDL Case Statement warning at ball.v(654): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 654 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(663) " "Verilog HDL Case Statement warning at ball.v(663): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 663 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(670) " "Verilog HDL Case Statement warning at ball.v(670): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 670 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(674) " "Verilog HDL Case Statement warning at ball.v(674): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 674 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(678) " "Verilog HDL Case Statement warning at ball.v(678): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 678 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(682) " "Verilog HDL Case Statement warning at ball.v(682): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 682 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(686) " "Verilog HDL Case Statement warning at ball.v(686): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 686 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773260 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(690) " "Verilog HDL Case Statement warning at ball.v(690): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 690 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(694) " "Verilog HDL Case Statement warning at ball.v(694): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 694 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(630) " "Verilog HDL Case Statement warning at ball.v(630): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 630 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state_all ball.v(584) " "Verilog HDL Always Construct warning at ball.v(584): inferring latch(es) for variable \"next_state_all\", which holds its previous value in one or more paths through the always construct" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ball.v(729) " "Verilog HDL assignment warning at ball.v(729): truncated value with size 32 to match size of target (24)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ball.v(756) " "Verilog HDL assignment warning at ball.v(756): truncated value with size 32 to match size of target (24)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ball.v(782) " "Verilog HDL assignment warning at ball.v(782): truncated value with size 32 to match size of target (24)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ball.v(811) " "Verilog HDL assignment warning at ball.v(811): truncated value with size 32 to match size of target (5)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(853) " "Verilog HDL Case Statement warning at ball.v(853): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 853 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543187773276 "|ball|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ball.v(853) " "Verilog HDL Case Statement information at ball.v(853): all case item expressions in this case statement are onehot" {  } { { "ball.v" "" { Text "W:/test/ball.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543187773291 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1033) " "Verilog HDL assignment warning at ball.v(1033): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773291 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1037) " "Verilog HDL assignment warning at ball.v(1037): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773291 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(1192) " "Verilog HDL assignment warning at ball.v(1192): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773307 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1237) " "Verilog HDL assignment warning at ball.v(1237): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773307 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1311) " "Verilog HDL assignment warning at ball.v(1311): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773307 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1317) " "Verilog HDL assignment warning at ball.v(1317): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773307 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1409) " "Verilog HDL assignment warning at ball.v(1409): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773307 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1412) " "Verilog HDL assignment warning at ball.v(1412): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773307 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1421) " "Verilog HDL assignment warning at ball.v(1421): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773307 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1424) " "Verilog HDL assignment warning at ball.v(1424): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1427) " "Verilog HDL assignment warning at ball.v(1427): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1436) " "Verilog HDL assignment warning at ball.v(1436): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1442) " "Verilog HDL assignment warning at ball.v(1442): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1447) " "Verilog HDL assignment warning at ball.v(1447): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1450) " "Verilog HDL assignment warning at ball.v(1450): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1452) " "Verilog HDL assignment warning at ball.v(1452): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1455) " "Verilog HDL assignment warning at ball.v(1455): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1464) " "Verilog HDL assignment warning at ball.v(1464): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1470) " "Verilog HDL assignment warning at ball.v(1470): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1475) " "Verilog HDL assignment warning at ball.v(1475): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1478) " "Verilog HDL assignment warning at ball.v(1478): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1480) " "Verilog HDL assignment warning at ball.v(1480): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1483) " "Verilog HDL assignment warning at ball.v(1483): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1490) " "Verilog HDL assignment warning at ball.v(1490): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1495) " "Verilog HDL assignment warning at ball.v(1495): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1500) " "Verilog HDL assignment warning at ball.v(1500): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1503) " "Verilog HDL assignment warning at ball.v(1503): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1544) " "Verilog HDL assignment warning at ball.v(1544): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1552) " "Verilog HDL assignment warning at ball.v(1552): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1559) " "Verilog HDL assignment warning at ball.v(1559): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1593) " "Verilog HDL assignment warning at ball.v(1593): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773323 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c_spl ball.v(430) " "Output port \"c_spl\" at ball.v(430) has no driver" {  } { { "ball.v" "" { Text "W:/test/ball.v" 430 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543187773354 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_CHOOSE ball.v(584) " "Inferred latch for \"next_state_all.GAME_CYCLE_CHOOSE\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_USER_WAIT ball.v(584) " "Inferred latch for \"next_state_all.GAME_USER_WAIT\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_TXTBOX ball.v(584) " "Inferred latch for \"next_state_all.GAME_CYCLE_TXTBOX\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_CHAR ball.v(584) " "Inferred latch for \"next_state_all.GAME_CYCLE_CHAR\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_X ball.v(584) " "Inferred latch for \"next_state_all.GAME_CYCLE_X\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_SCENARIO ball.v(584) " "Inferred latch for \"next_state_all.GAME_CYCLE_SCENARIO\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_X ball.v(584) " "Inferred latch for \"next_state_all.SPR_CYCLE_X\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_FIRE ball.v(584) " "Inferred latch for \"next_state_all.SPR_CYCLE_FIRE\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_M ball.v(584) " "Inferred latch for \"next_state_all.SPR_CYCLE_M\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_C ball.v(584) " "Inferred latch for \"next_state_all.SPR_CYCLE_C\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773416 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_D ball.v(584) " "Inferred latch for \"next_state_all.SPR_CYCLE_D\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_DRAWBG ball.v(584) " "Inferred latch for \"next_state_all.GAME_CYCLE_DRAWBG\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_GAMEOVER ball.v(584) " "Inferred latch for \"next_state_all.PONG_CYCLE_GAMEOVER\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_PAUSE ball.v(584) " "Inferred latch for \"next_state_all.PONG_CYCLE_PAUSE\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_SCORE ball.v(584) " "Inferred latch for \"next_state_all.PONG_CYCLE_SCORE\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_DELETE ball.v(584) " "Inferred latch for \"next_state_all.PONG_CYCLE_DELETE\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PR_CYCLE_C ball.v(584) " "Inferred latch for \"next_state_all.PR_CYCLE_C\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PR_CYCLE_M ball.v(584) " "Inferred latch for \"next_state_all.PR_CYCLE_M\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PR_CYCLE_X ball.v(584) " "Inferred latch for \"next_state_all.PR_CYCLE_X\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PR_CYCLE_D ball.v(584) " "Inferred latch for \"next_state_all.PR_CYCLE_D\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PL_CYCLE_C ball.v(584) " "Inferred latch for \"next_state_all.PL_CYCLE_C\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PL_CYCLE_M ball.v(584) " "Inferred latch for \"next_state_all.PL_CYCLE_M\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PL_CYCLE_X ball.v(584) " "Inferred latch for \"next_state_all.PL_CYCLE_X\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PL_CYCLE_D ball.v(584) " "Inferred latch for \"next_state_all.PL_CYCLE_D\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_WAIT ball.v(584) " "Inferred latch for \"next_state_all.PONG_CYCLE_WAIT\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.B_CYCLE_C ball.v(584) " "Inferred latch for \"next_state_all.B_CYCLE_C\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.B_CYCLE_M ball.v(584) " "Inferred latch for \"next_state_all.B_CYCLE_M\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.B_CYCLE_X ball.v(584) " "Inferred latch for \"next_state_all.B_CYCLE_X\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.B_CYCLE_D ball.v(584) " "Inferred latch for \"next_state_all.B_CYCLE_D\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_START_WAIT ball.v(584) " "Inferred latch for \"next_state_all.PONG_CYCLE_START_WAIT\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_START ball.v(584) " "Inferred latch for \"next_state_all.PONG_CYCLE_START\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_MAIN ball.v(584) " "Inferred latch for \"next_state_all.GAME_CYCLE_MAIN\" at ball.v(584)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187773432 "|ball|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "ball.v" "d0" { Text "W:/test/ball.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187773750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1690) " "Verilog HDL assignment warning at ball.v(1690): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773750 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1691) " "Verilog HDL assignment warning at ball.v(1691): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773750 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1692) " "Verilog HDL assignment warning at ball.v(1692): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773750 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1693) " "Verilog HDL assignment warning at ball.v(1693): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773750 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1694) " "Verilog HDL assignment warning at ball.v(1694): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773750 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 ball.v(1745) " "Verilog HDL assignment warning at ball.v(1745): truncated value with size 3 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1761) " "Verilog HDL assignment warning at ball.v(1761): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1762) " "Verilog HDL assignment warning at ball.v(1762): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1763) " "Verilog HDL assignment warning at ball.v(1763): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1781) " "Verilog HDL assignment warning at ball.v(1781): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1782) " "Verilog HDL assignment warning at ball.v(1782): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1783) " "Verilog HDL assignment warning at ball.v(1783): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1784) " "Verilog HDL assignment warning at ball.v(1784): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1785) " "Verilog HDL assignment warning at ball.v(1785): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1786) " "Verilog HDL assignment warning at ball.v(1786): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543187773765 "|ball|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "ball.v" "VGA" { Text "W:/test/ball.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187773970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/test/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187774001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187774049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187774081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE main2bit.mif " "Parameter \"INIT_FILE\" = \"main2bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774081 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187774081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgm1 " "Found entity 1: altsyncram_bgm1" {  } { { "db/altsyncram_bgm1.tdf" "" { Text "W:/test/db/altsyncram_bgm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187774317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187774317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bgm1:auto_generated " "Elaborating entity \"altsyncram_bgm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bgm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187774317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/test/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187774507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187774507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bgm1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bgm1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_bgm1.tdf" "decode2" { Text "W:/test/db/altsyncram_bgm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187774507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/test/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187774803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187774959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187774975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187774975 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187774975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/test/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187775162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187775162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187775177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/test/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187775209 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a0 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a1 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a2 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a3 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a4 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a5 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a6 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a7 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a8 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a9 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a10 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a11 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a12 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a13 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a14 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a15 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a16 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a17 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a0 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a1 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a2 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a3 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a4 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a5 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a6 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a7 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a8 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a9 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a10 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a11 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a12 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a13 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a14 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a15 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a16 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a17 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a0 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a1 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a2 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a3 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a4 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a5 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a6 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a7 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a8 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a9 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a10 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a11 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a12 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a13 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a14 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a15 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a16 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a17 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a0 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a1 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a2 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a3 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a4 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a5 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a6 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a7 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a8 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a9 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a10 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a11 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a12 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a13 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a14 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a15 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a16 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a17 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187776098 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543187776098 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543187776098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[4\] " "LATCH primitive \"c_print\[4\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543187778531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[5\] " "LATCH primitive \"c_print\[5\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543187778531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[2\] " "LATCH primitive \"c_print\[2\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543187778531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[3\] " "LATCH primitive \"c_print\[3\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543187778531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[0\] " "LATCH primitive \"c_print\[0\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543187778531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[1\] " "LATCH primitive \"c_print\[1\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 224 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543187778531 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod0\"" {  } { { "ball.v" "Mod0" { Text "W:/test/ball.v" 2438 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187781932 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod2\"" {  } { { "ball.v" "Mod2" { Text "W:/test/ball.v" 2676 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187781932 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod3\"" {  } { { "ball.v" "Mod3" { Text "W:/test/ball.v" 2759 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187781932 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod5\"" {  } { { "ball.v" "Mod5" { Text "W:/test/ball.v" 2774 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187781932 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod4\"" {  } { { "ball.v" "Mod4" { Text "W:/test/ball.v" 2772 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187781932 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod7\"" {  } { { "ball.v" "Mod7" { Text "W:/test/ball.v" 2792 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187781932 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod6\"" {  } { { "ball.v" "Mod6" { Text "W:/test/ball.v" 2790 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187781932 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod1\"" {  } { { "ball.v" "Mod1" { Text "W:/test/ball.v" 2442 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187781932 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543187781932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod0\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2438 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187782073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod0 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782073 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2438 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187782073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "W:/test/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "W:/test/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "W:/test/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod2\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2676 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187782369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod2 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782369 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2676 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187782369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod3\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2759 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187782463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod3 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782463 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2759 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187782463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_22m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_22m " "Found entity 1: lpm_divide_22m" {  } { { "db/lpm_divide_22m.tdf" "" { Text "W:/test/db/lpm_divide_22m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "W:/test/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "W:/test/db/alt_u_div_gse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod5\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2774 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187782681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod5 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782681 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2774 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187782681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "W:/test/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "W:/test/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "W:/test/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187782884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187782884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod4\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2772 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187782931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod4 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782931 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2772 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187782931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod7\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2792 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187782977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod7 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187782977 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2792 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187782977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "W:/test/db/lpm_divide_j3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "W:/test/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "W:/test/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod6\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2790 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187783243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod6 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187783243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187783243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187783243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187783243 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2790 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187783243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "W:/test/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "W:/test/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "W:/test/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod1\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2442 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187783523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod1 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187783523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187783523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187783523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543187783523 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2442 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543187783523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "W:/test/db/lpm_divide_92m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "W:/test/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "W:/test/db/alt_u_div_use.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543187783695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187783695 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543187784615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.PONG_CYCLE_START_9356 " "Latch control:c0\|next_state_all.PONG_CYCLE_START_9356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state_all.GAME_CYCLE_X " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state_all.GAME_CYCLE_X" {  } { { "ball.v" "" { Text "W:/test/ball.v" 560 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543187784709 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543187784709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_USER_WAIT_8311 " "Latch control:c0\|next_state_all.GAME_USER_WAIT_8311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[3\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 955 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543187784709 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543187784709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_MAIN_9392 " "Latch control:c0\|next_state_all.GAME_CYCLE_MAIN_9392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[0\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[0\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 955 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543187784709 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543187784709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_SCENARIO_8460 " "Latch control:c0\|next_state_all.GAME_CYCLE_SCENARIO_8460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[3\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 955 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543187784709 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543187784709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_CHOOSE_8272 " "Latch control:c0\|next_state_all.GAME_CYCLE_CHOOSE_8272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[0\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[0\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 955 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543187784709 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543187784709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_DRAWBG_8682 " "Latch control:c0\|next_state_all.GAME_CYCLE_DRAWBG_8682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state_all.GAME_CYCLE_X " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state_all.GAME_CYCLE_X" {  } { { "ball.v" "" { Text "W:/test/ball.v" 560 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543187784709 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543187784709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_CHAR_8389 " "Latch control:c0\|next_state_all.GAME_CYCLE_CHAR_8389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[3\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 955 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543187784709 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543187784709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_TXTBOX_8351 " "Latch control:c0\|next_state_all.GAME_CYCLE_TXTBOX_8351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[3\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 955 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543187784709 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543187784709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543187789795 "|ball|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543187789795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543187790091 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543187794662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543187795972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543187795972 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543187796284 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/test/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543187796284 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543187796877 "|ball|KEY[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543187796877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2905 " "Implemented 2905 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543187796908 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543187796908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2683 " "Implemented 2683 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543187796908 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543187796908 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543187796908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543187796908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 298 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 298 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543187797064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 18:16:37 2018 " "Processing ended: Sun Nov 25 18:16:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543187797064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543187797064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:45 " "Total CPU time (on all processors): 00:02:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543187797064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543187797064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543187800434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543187800450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 18:16:38 2018 " "Processing started: Sun Nov 25 18:16:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543187800450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543187800450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off yes -c ball " "Command: quartus_fit --read_settings_files=off --write_settings_files=off yes -c ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543187800450 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543187800730 ""}
{ "Info" "0" "" "Project  = yes" {  } {  } 0 0 "Project  = yes" 0 0 "Fitter" 0 0 1543187800730 ""}
{ "Info" "0" "" "Revision = ball" {  } {  } 0 0 "Revision = ball" 0 0 "Fitter" 0 0 1543187800730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543187801386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543187801386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ball 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ball\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543187801479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543187801635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543187801635 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543187801932 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/test/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1543187801932 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1543187801978 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543187803351 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543187803414 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543187804240 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543187804396 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 101 " "No exact pin location assignment(s) for 5 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543187805239 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1543187838783 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1543187839282 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1543187839282 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 95 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 95 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1543187839657 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543187839657 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 587 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 587 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1543187839657 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543187839657 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543187839672 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543187843791 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ball.sdc " "Synopsys Design Constraints File file not found: 'ball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543187843806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543187843806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543187843822 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543187843869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543187843869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543187843869 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543187843869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543187843915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543187843915 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543187843915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543187844118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543187844134 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543187844149 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543187844149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543187844149 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543187844165 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543187844867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543187844867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543187844867 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543187845413 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543187845413 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:41 " "Fitter preparation operations ending: elapsed time is 00:00:41" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543187845444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543187857659 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1543187859937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543187894463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543187945338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543187956835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543187956835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543187963418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "W:/test/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543187983870 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543187983870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543187999596 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543187999596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543187999611 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.53 " "Total time spent on timing analysis during the Fitter is 13.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543188018394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543188018628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543188022091 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543188022091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543188025492 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543188045148 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543188046396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/test/output_files/ball.fit.smsg " "Generated suppressed messages file W:/test/output_files/ball.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543188047098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 173 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3378 " "Peak virtual memory: 3378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543188051280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 18:20:51 2018 " "Processing ended: Sun Nov 25 18:20:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543188051280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:13 " "Elapsed time: 00:04:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543188051280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:07 " "Total CPU time (on all processors): 00:15:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543188051280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543188051280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543188054416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543188054416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 18:20:53 2018 " "Processing started: Sun Nov 25 18:20:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543188054416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543188054416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off yes -c ball " "Command: quartus_asm --read_settings_files=off --write_settings_files=off yes -c ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543188054416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543188057270 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543188080936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543188082730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 18:21:22 2018 " "Processing ended: Sun Nov 25 18:21:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543188082730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543188082730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543188082730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543188082730 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543188083697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543188085725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543188085741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 18:21:24 2018 " "Processing started: Sun Nov 25 18:21:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543188085741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543188085741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta yes -c ball " "Command: quartus_sta yes -c ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543188085741 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1543188086021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543188089360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543188089360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188089500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188089500 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543188091216 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ball.sdc " "Synopsys Design Constraints File file not found: 'ball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543188091450 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188091450 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543188091481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543188091481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543188091481 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543188091481 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188091481 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:c0\|current_state_all.GAME_CYCLE_X control:c0\|current_state_all.GAME_CYCLE_X " "create_clock -period 1.000 -name control:c0\|current_state_all.GAME_CYCLE_X control:c0\|current_state_all.GAME_CYCLE_X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543188091481 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543188091481 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188091528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188091528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188091528 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543188091528 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543188091544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543188091544 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543188091544 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543188091591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543188091793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543188091793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.858 " "Worst-case setup slack is -5.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.858            -148.769 control:c0\|current_state_all.GAME_CYCLE_X  " "   -5.858            -148.769 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.940             -55.399 CLOCK_50  " "   -2.940             -55.399 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.479               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.479               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188091793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.788 " "Worst-case hold slack is -2.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.788             -62.098 CLOCK_50  " "   -2.788             -62.098 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.430               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 control:c0\|current_state_all.GAME_CYCLE_X  " "    0.698               0.000 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188091840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543188091856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543188091856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.213 " "Worst-case minimum pulse width slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 control:c0\|current_state_all.GAME_CYCLE_X  " "    0.213               0.000 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.867               0.000 CLOCK_50  " "    8.867               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.774               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.774               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188091871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188091871 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543188091918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543188092027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543188098127 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188098907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188098907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188098907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543188098907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543188098907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543188099063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543188099063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.893 " "Worst-case setup slack is -5.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.893            -150.101 control:c0\|current_state_all.GAME_CYCLE_X  " "   -5.893            -150.101 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577             -48.073 CLOCK_50  " "   -2.577             -48.073 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.633               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.633               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188099079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.842 " "Worst-case hold slack is -2.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.842             -63.332 CLOCK_50  " "   -2.842             -63.332 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.408               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 control:c0\|current_state_all.GAME_CYCLE_X  " "    0.500               0.000 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188099157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543188099157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543188099172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.235 " "Worst-case minimum pulse width slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 control:c0\|current_state_all.GAME_CYCLE_X  " "    0.235               0.000 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.824               0.000 CLOCK_50  " "    8.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.753               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.753               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188099188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188099188 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543188099266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543188099859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543188105880 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188106660 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188106660 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188106660 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543188106660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543188106660 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543188106707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543188106707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.014 " "Worst-case setup slack is -3.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.014             -69.170 control:c0\|current_state_all.GAME_CYCLE_X  " "   -3.014             -69.170 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.260             -40.869 CLOCK_50  " "   -2.260             -40.869 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.846               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.846               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188106723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.587 " "Worst-case hold slack is -1.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587             -35.510 CLOCK_50  " "   -1.587             -35.510 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.234               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 control:c0\|current_state_all.GAME_CYCLE_X  " "    0.360               0.000 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188106785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543188106801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543188106801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.311 " "Worst-case minimum pulse width slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 control:c0\|current_state_all.GAME_CYCLE_X  " "    0.311               0.000 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.806               0.000 CLOCK_50  " "    8.806               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.884               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188106816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188106816 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543188106894 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188107862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188107862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543188107862 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543188107862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543188107877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543188107924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543188107924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.787 " "Worst-case setup slack is -2.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787             -65.035 control:c0\|current_state_all.GAME_CYCLE_X  " "   -2.787             -65.035 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.734             -30.176 CLOCK_50  " "   -1.734             -30.176 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.466               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.466               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188107940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.587 " "Worst-case hold slack is -1.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587             -35.815 CLOCK_50  " "   -1.587             -35.815 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.216               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 control:c0\|current_state_all.GAME_CYCLE_X  " "    0.320               0.000 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188107986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188107986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543188108002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543188108018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.334 " "Worst-case minimum pulse width slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188108033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188108033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 control:c0\|current_state_all.GAME_CYCLE_X  " "    0.334               0.000 control:c0\|current_state_all.GAME_CYCLE_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188108033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188108033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.800               0.000 CLOCK_50  " "    8.800               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188108033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543188108033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543188108033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543188114619 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543188114619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1193 " "Peak virtual memory: 1193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543188114947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 18:21:54 2018 " "Processing ended: Sun Nov 25 18:21:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543188114947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543188114947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543188114947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543188114947 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 479 s " "Quartus Prime Full Compilation was successful. 0 errors, 479 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543188116304 ""}
