Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ys_sipm_tcb_fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ys_sipm_tcb_fpga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ys_sipm_tcb_fpga"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : ys_sipm_tcb_fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\ys_sipm_tcb_fpga_type.vhd" into library work
Parsing package <ys_sipm_tcb_fpga_type>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\encode_8b10b.vhd" into library work
Parsing entity <encoder_8b10b>.
Parsing architecture <Behavioral> of entity <encoder_8b10b>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\decoder_10b8b.vhd" into library work
Parsing entity <decoder_10b8b>.
Parsing architecture <Behavioral> of entity <decoder_10b8b>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_transmitter_trigger.vhd" into library work
Parsing entity <tcb_transmitter_trigger>.
Parsing architecture <Behavioral> of entity <tcb_transmitter_trigger>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_transmitter_timer.vhd" into library work
Parsing entity <tcb_transmitter_timer>.
Parsing architecture <Behavioral> of entity <tcb_transmitter_timer>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_sync.vhd" into library work
Parsing entity <tcb_sync>.
Parsing architecture <Behavioral> of entity <tcb_sync>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_serializer_trigger.vhd" into library work
Parsing entity <tcb_serializer_trigger>.
Parsing architecture <Behavioral> of entity <tcb_serializer_trigger>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_serializer_timer.vhd" into library work
Parsing entity <tcb_serializer_timer>.
Parsing architecture <Behavioral> of entity <tcb_serializer_timer>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_send_trigger.vhd" into library work
Parsing entity <tcb_send_trigger>.
Parsing architecture <Behavioral> of entity <tcb_send_trigger>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_send_timer.vhd" into library work
Parsing entity <tcb_send_timer>.
Parsing architecture <Behavioral> of entity <tcb_send_timer>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_receiver.vhd" into library work
Parsing entity <tcb_receiver>.
Parsing architecture <Behavioral> of entity <tcb_receiver>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_deserializer.vhd" into library work
Parsing entity <tcb_deserializer>.
Parsing architecture <Behavioral> of entity <tcb_deserializer>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\write_ep2.vhd" into library work
Parsing entity <write_ep2>.
Parsing architecture <Behavioral> of entity <write_ep2>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\usb_control.vhd" into library work
Parsing entity <usb_control>.
Parsing architecture <Behavioral> of entity <usb_control>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\trigger_pulse_ch.vhd" into library work
Parsing entity <trigger_pulse_ch>.
Parsing architecture <Behavioral> of entity <trigger_pulse_ch>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\read_ep6.vhd" into library work
Parsing entity <read_ep6>.
Parsing architecture <Behavioral> of entity <read_ep6>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_output_trigger.vhd" into library work
Parsing entity <link_output_trigger>.
Parsing architecture <Behavioral> of entity <link_output_trigger>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_output_timer.vhd" into library work
Parsing entity <link_output_timer>.
Parsing architecture <Behavioral> of entity <link_output_timer>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_input_ch.vhd" into library work
Parsing entity <link_input_ch>.
Parsing architecture <Behavioral> of entity <link_input_ch>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\led_data.vhd" into library work
Parsing entity <led_data>.
Parsing architecture <Behavioral> of entity <led_data>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\usb_interface.vhd" into library work
Parsing entity <usb_interface>.
Parsing architecture <Behavioral> of entity <usb_interface>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\trigger_send.vhd" into library work
Parsing entity <trigger_send>.
Parsing architecture <Behavioral> of entity <trigger_send>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\trigger_pulse.vhd" into library work
Parsing entity <trigger_pulse>.
Parsing architecture <Behavioral> of entity <trigger_pulse>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\trigger_logic.vhd" into library work
Parsing entity <trigger_logic>.
Parsing architecture <Behavioral> of entity <trigger_logic>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <Behavioral> of entity <timer>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\readout.vhd" into library work
Parsing entity <readout>.
Parsing architecture <Behavioral> of entity <readout>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\pedestal_trigger.vhd" into library work
Parsing entity <pedestal_trigger>.
Parsing architecture <Behavioral> of entity <pedestal_trigger>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_output.vhd" into library work
Parsing entity <link_output>.
Parsing architecture <Behavioral> of entity <link_output>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_input.vhd" into library work
Parsing entity <link_input>.
Parsing architecture <Behavioral> of entity <link_input>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\led_driver.vhd" into library work
Parsing entity <led_driver>.
Parsing architecture <Behavioral> of entity <led_driver>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\get_response.vhd" into library work
Parsing entity <get_response>.
Parsing architecture <Behavioral> of entity <get_response>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\get_mid.vhd" into library work
Parsing entity <get_mid>.
Parsing architecture <Behavioral> of entity <get_mid>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\external_trigger.vhd" into library work
Parsing entity <external_trigger>.
Parsing architecture <Behavioral> of entity <external_trigger>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\commands.vhd" into library work
Parsing entity <commands>.
Parsing architecture <Behavioral> of entity <commands>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\clocks.vhd" into library work
Parsing entity <clocks>.
Parsing architecture <Behavioral> of entity <clocks>.
Parsing VHDL file "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\ys_sipm_tcb_fpga.vhd" into library work
Parsing entity <ys_sipm_tcb_fpga>.
Parsing architecture <Behavioral> of entity <ys_sipm_tcb_fpga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ys_sipm_tcb_fpga> (architecture <Behavioral>) from library <work>.

Elaborating entity <clocks> (architecture <Behavioral>) from library <work>.

Elaborating entity <timer> (architecture <Behavioral>) from library <work>.

Elaborating entity <link_output> (architecture <Behavioral>) from library <work>.

Elaborating entity <link_output_timer> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_send_timer> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_transmitter_timer> (architecture <Behavioral>) from library <work>.

Elaborating entity <encoder_8b10b> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_serializer_timer> (architecture <Behavioral>) from library <work>.

Elaborating entity <link_output_trigger> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_send_trigger> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_transmitter_trigger> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_serializer_trigger> (architecture <Behavioral>) from library <work>.

Elaborating entity <link_input> (architecture <Behavioral>) from library <work>.

Elaborating entity <link_input_ch> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_sync> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_deserializer> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder_10b8b> (architecture <Behavioral>) from library <work>.

Elaborating entity <tcb_receiver> (architecture <Behavioral>) from library <work>.

Elaborating entity <external_trigger> (architecture <Behavioral>) from library <work>.

Elaborating entity <trigger_pulse> (architecture <Behavioral>) from library <work>.

Elaborating entity <trigger_pulse_ch> (architecture <Behavioral>) from library <work>.

Elaborating entity <trigger_logic> (architecture <Behavioral>) from library <work>.

Elaborating entity <pedestal_trigger> (architecture <Behavioral>) from library <work>.

Elaborating entity <trigger_send> (architecture <Behavioral>) from library <work>.

Elaborating entity <led_driver> (architecture <Behavioral>) from library <work>.

Elaborating entity <led_data> (architecture <Behavioral>) from library <work>.

Elaborating entity <get_mid> (architecture <Behavioral>) from library <work>.

Elaborating entity <get_response> (architecture <Behavioral>) from library <work>.

Elaborating entity <commands> (architecture <Behavioral>) from library <work>.

Elaborating entity <readout> (architecture <Behavioral>) from library <work>.

Elaborating entity <usb_interface> (architecture <Behavioral>) from library <work>.

Elaborating entity <usb_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <read_ep6> (architecture <Behavioral>) from library <work>.

Elaborating entity <write_ep2> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ys_sipm_tcb_fpga>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\ys_sipm_tcb_fpga.vhd".
    Summary:
	no macro.
Unit <ys_sipm_tcb_fpga> synthesized.

Synthesizing Unit <clocks>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\clocks.vhd".
    Summary:
	no macro.
Unit <clocks> synthesized.

Synthesizing Unit <timer>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\timer.vhd".
    Found 1-bit register for signal <rsten>.
    Found 7-bit register for signal <tcb_ftime_reg>.
    Found 48-bit register for signal <tcb_ctime_reg>.
    Found 1-bit register for signal <ftc>.
    Found 7-bit adder for signal <tcb_ftime_reg[6]_GND_14_o_add_0_OUT> created at line 40.
    Found 48-bit adder for signal <tcb_ctime_reg[47]_GND_14_o_add_2_OUT> created at line 47.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
Unit <timer> synthesized.

Synthesizing Unit <link_output>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_output.vhd".
    Summary:
	no macro.
Unit <link_output> synthesized.

Synthesizing Unit <link_output_timer>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_output_timer.vhd".
    Summary:
	no macro.
Unit <link_output_timer> synthesized.

Synthesizing Unit <tcb_send_timer>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_send_timer.vhd".
    Found 1-bit register for signal <sendpkt>.
    Found 8-bit register for signal <com_data>.
    Found 1-bit register for signal <encom>.
    Found 8-bit register for signal <send_com_reg>.
    Found 48-bit register for signal <send_data_reg>.
    Found 48-bit register for signal <ptcb_ctime>.
    Found 48-bit adder for signal <tcb_ctime[47]_GND_17_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
Unit <tcb_send_timer> synthesized.

Synthesizing Unit <tcb_transmitter_timer>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_transmitter_timer.vhd".
    Found 1-bit register for signal <addmux>.
    Found 1-bit register for signal <daddmux>.
    Found 4-bit register for signal <muxcnt>.
    Found 1-bit register for signal <charisk>.
    Found 1-bit register for signal <disparity>.
    Found 8-bit register for signal <sdout>.
    Found 1-bit register for signal <clr>.
    Found 4-bit adder for signal <muxcnt[3]_GND_18_o_add_0_OUT> created at line 55.
    Found 8-bit 8-to-1 multiplexer for signal <_n0068> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tcb_transmitter_timer> synthesized.

Synthesizing Unit <encoder_8b10b>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\encode_8b10b.vhd".
    Summary:
	no macro.
Unit <encoder_8b10b> synthesized.

Synthesizing Unit <tcb_serializer_timer>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_serializer_timer.vhd".
    Set property "IOB = TRUE" for signal <tcb_timer>.
    Found 10-bit register for signal <serdat>.
    Found 40-bit register for signal <tcb_timer>.
    Found 1-bit register for signal <load>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tcb_serializer_timer> synthesized.

Synthesizing Unit <link_output_trigger>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_output_trigger.vhd".
    Summary:
	no macro.
Unit <link_output_trigger> synthesized.

Synthesizing Unit <tcb_send_trigger>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_send_trigger.vhd".
    Found 24-bit register for signal <wrd_addr>.
    Found 32-bit register for signal <write_data>.
    Found 1-bit register for signal <enwrite>.
    Found 1-bit register for signal <enread>.
    Found 8-bit register for signal <send_mid_reg>.
    Found 16-bit register for signal <send_addr_reg>.
    Found 32-bit register for signal <send_data_reg>.
    Found 32-bit register for signal <trig_number>.
    Found 1-bit register for signal <cen>.
    Found 7-bit register for signal <cnt>.
    Found 1-bit register for signal <clr>.
    Found 106-bit register for signal <trig_sr>.
    Found 1-bit register for signal <sendpkt>.
    Found 32-bit adder for signal <trig_number[31]_GND_32_o_add_5_OUT> created at line 88.
    Found 7-bit adder for signal <cnt[6]_GND_32_o_add_8_OUT> created at line 100.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 262 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tcb_send_trigger> synthesized.

Synthesizing Unit <tcb_transmitter_trigger>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_transmitter_trigger.vhd".
    Found 1-bit register for signal <addmux>.
    Found 1-bit register for signal <daddmux>.
    Found 4-bit register for signal <muxcnt>.
    Found 1-bit register for signal <charisk>.
    Found 1-bit register for signal <disparity>.
    Found 8-bit register for signal <sdout>.
    Found 1-bit register for signal <clr>.
    Found 4-bit adder for signal <muxcnt[3]_GND_33_o_add_0_OUT> created at line 56.
    Found 8-bit 8-to-1 multiplexer for signal <_n0069> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tcb_transmitter_trigger> synthesized.

Synthesizing Unit <tcb_serializer_trigger>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_serializer_trigger.vhd".
    Set property "IOB = TRUE" for signal <tcb_trigger>.
    Found 10-bit register for signal <serdat>.
    Found 40-bit register for signal <tcb_trigger>.
    Found 1-bit register for signal <load>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tcb_serializer_trigger> synthesized.

Synthesizing Unit <link_input>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_input.vhd".
    Summary:
	no macro.
Unit <link_input> synthesized.

Synthesizing Unit <link_input_ch>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\link_input_ch.vhd".
    Summary:
	no macro.
Unit <link_input_ch> synthesized.

Synthesizing Unit <tcb_sync>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_sync.vhd".
    Found 4-bit register for signal <cd>.
    Found 4-bit register for signal <acen>.
    Found 10-bit register for signal <atimer>.
    Found 1-bit register for signal <aclr>.
    Found 10-bit register for signal <acnt<3>>.
    Found 10-bit register for signal <acnt<2>>.
    Found 10-bit register for signal <acnt<1>>.
    Found 10-bit register for signal <acnt<0>>.
    Found 10-bit register for signal <lacnt<3>>.
    Found 10-bit register for signal <lacnt<2>>.
    Found 10-bit register for signal <lacnt<1>>.
    Found 10-bit register for signal <lacnt<0>>.
    Found 6-bit register for signal <acomp>.
    Found 2-bit register for signal <mux>.
    Found 1-bit register for signal <sidat_reg>.
    Found 1-bit register for signal <dsidat>.
    Found 9-bit register for signal <comp>.
    Found 1-bit register for signal <match>.
    Found 7-bit register for signal <timer>.
    Found 1-bit register for signal <enmat>.
    Found 1-bit register for signal <clr>.
    Found 1-bit register for signal <cen>.
    Found 10-bit register for signal <cnt>.
    Found 1-bit register for signal <ensync>.
    Found 1-bit register for signal <linked_reg>.
    Found 7-bit register for signal <fcnt_reg>.
    Found 1-bit register for signal <fclr>.
    Found 2-bit register for signal <bd>.
    Found 10-bit adder for signal <atimer[9]_GND_37_o_add_1_OUT> created at line 75.
    Found 10-bit adder for signal <acnt[0][9]_GND_37_o_add_4_OUT> created at line 84.
    Found 10-bit adder for signal <acnt[1][9]_GND_37_o_add_7_OUT> created at line 90.
    Found 10-bit adder for signal <acnt[2][9]_GND_37_o_add_10_OUT> created at line 96.
    Found 10-bit adder for signal <acnt[3][9]_GND_37_o_add_13_OUT> created at line 102.
    Found 7-bit adder for signal <timer[6]_GND_37_o_add_26_OUT> created at line 162.
    Found 10-bit adder for signal <cnt[9]_GND_37_o_add_29_OUT> created at line 175.
    Found 7-bit adder for signal <fcnt_reg[6]_GND_37_o_add_32_OUT> created at line 193.
    Found 1-bit 4-to-1 multiplexer for signal <isidat> created at line 39.
    Found 10-bit comparator lessequal for signal <n0033> created at line 109
    Found 10-bit comparator lessequal for signal <n0035> created at line 115
    Found 10-bit comparator lessequal for signal <n0037> created at line 121
    Found 10-bit comparator lessequal for signal <n0039> created at line 127
    Found 10-bit comparator lessequal for signal <n0041> created at line 133
    Found 10-bit comparator lessequal for signal <n0043> created at line 139
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 151 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <tcb_sync> synthesized.

Synthesizing Unit <tcb_deserializer>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_deserializer.vhd".
    Found 1-bit register for signal <getdat>.
    Found 8-bit register for signal <tcbin_reg>.
    Found 1-bit register for signal <pcharisk>.
    Found 1-bit register for signal <pdispplus>.
    Found 1-bit register for signal <pdispminus>.
    Found 1-bit register for signal <pnotintable>.
    Found 1-bit register for signal <olddispp>.
    Found 1-bit register for signal <olddispm>.
    Found 1-bit register for signal <chkerr>.
    Found 1-bit register for signal <selk>.
    Found 1-bit register for signal <linkerr_reg>.
    Found 10-bit register for signal <pardat>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <tcb_deserializer> synthesized.

Synthesizing Unit <decoder_10b8b>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\decoder_10b8b.vhd".
    Summary:
	no macro.
Unit <decoder_10b8b> synthesized.

Synthesizing Unit <tcb_receiver>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\tcb_receiver.vhd".
    Found 8-bit register for signal <mod_mid_reg>.
    Found 1-bit register for signal <entype>.
    Found 2-bit register for signal <mod_type>.
    Found 4-bit register for signal <enresp>.
    Found 32-bit register for signal <mod_rdat_reg>.
    Found 1-bit register for signal <encsum>.
    Found 1-bit register for signal <response_reg>.
    Found 1-bit register for signal <cen>.
    Found 3-bit register for signal <cnt>.
    Found 1-bit register for signal <clr>.
    Found 1-bit register for signal <triged_reg>.
    Found 6-bit register for signal <mod_nhit_reg>.
    Found 1-bit register for signal <enmid>.
    Found 3-bit adder for signal <cnt[2]_GND_54_o_add_4_OUT> created at line 108.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <tcb_receiver> synthesized.

Synthesizing Unit <external_trigger>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\external_trigger.vhd".
    Set property "IOB = TRUE" for signal <ext_trigger_out>.
    Set property "IOB = TRUE" for signal <ext_trigger_in_nim>.
    Set property "IOB = TRUE" for signal <ext_trigger_in_ttl>.
    Found 1-bit register for signal <dext_trigger_in_nim>.
    Found 1-bit register for signal <d2ext_trigger_in_nim>.
    Found 1-bit register for signal <ext_trigger_in_ttl>.
    Found 1-bit register for signal <dext_trigger_in_ttl>.
    Found 1-bit register for signal <d2ext_trigger_in_ttl>.
    Found 1-bit register for signal <etrig_reg>.
    Found 1-bit register for signal <cen>.
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <clr>.
    Found 1-bit register for signal <ext_trigger_out>.
    Found 1-bit register for signal <ext_trigger_in_nim>.
    Found 4-bit adder for signal <cnt[3]_GND_55_o_add_0_OUT> created at line 69.
    Found 4-bit comparator equal for signal <cnt[3]_cw[3]_equal_4_o> created at line 72
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal ext_trigger_in_nim may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal ext_trigger_in_ttl may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <external_trigger> synthesized.

Synthesizing Unit <trigger_pulse>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\trigger_pulse.vhd".
    Summary:
	no macro.
Unit <trigger_pulse> synthesized.

Synthesizing Unit <trigger_pulse_ch>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\trigger_pulse_ch.vhd".
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <clr>.
    Found 6-bit register for signal <tpulse_reg>.
    Found 1-bit register for signal <cen>.
    Found 4-bit adder for signal <cnt[3]_GND_57_o_add_0_OUT> created at line 38.
    Found 4-bit comparator equal for signal <cnt[3]_cw[3]_equal_4_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <trigger_pulse_ch> synthesized.

Synthesizing Unit <trigger_logic>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\trigger_logic.vhd".
    Found 8-bit register for signal <sum_b<8>>.
    Found 8-bit register for signal <sum_b<7>>.
    Found 8-bit register for signal <sum_b<6>>.
    Found 8-bit register for signal <sum_b<5>>.
    Found 8-bit register for signal <sum_b<4>>.
    Found 8-bit register for signal <sum_b<3>>.
    Found 8-bit register for signal <sum_b<2>>.
    Found 8-bit register for signal <sum_b<1>>.
    Found 8-bit register for signal <sum_b<0>>.
    Found 11-bit register for signal <sum_all>.
    Found 1-bit register for signal <cmp>.
    Found 1-bit register for signal <dcmp>.
    Found 1-bit register for signal <strig_reg>.
    Found 8-bit register for signal <sum_b<9>>.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_0_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_1_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_2_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_3_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_4_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_5_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_6_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_7_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_8_OUT> created at line 38.
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_9_OUT> created at line 38.
    Found 11-bit adder for signal <sum_e[10]_GND_58_o_add_10_OUT> created at line 41.
    Found 7-bit adder for signal <sum_a<0>> created at line 56.
    Found 7-bit adder for signal <sum_a<1>> created at line 56.
    Found 7-bit adder for signal <sum_a<2>> created at line 56.
    Found 7-bit adder for signal <sum_a<3>> created at line 56.
    Found 7-bit adder for signal <sum_a<4>> created at line 56.
    Found 7-bit adder for signal <sum_a<5>> created at line 56.
    Found 7-bit adder for signal <sum_a<6>> created at line 56.
    Found 7-bit adder for signal <sum_a<7>> created at line 56.
    Found 7-bit adder for signal <sum_a<8>> created at line 56.
    Found 7-bit adder for signal <sum_a<9>> created at line 56.
    Found 7-bit adder for signal <sum_a<10>> created at line 56.
    Found 7-bit adder for signal <sum_a<11>> created at line 56.
    Found 7-bit adder for signal <sum_a<12>> created at line 56.
    Found 7-bit adder for signal <sum_a<13>> created at line 56.
    Found 7-bit adder for signal <sum_a<14>> created at line 56.
    Found 7-bit adder for signal <sum_a<15>> created at line 56.
    Found 7-bit adder for signal <sum_a<16>> created at line 56.
    Found 7-bit adder for signal <sum_a<17>> created at line 56.
    Found 7-bit adder for signal <sum_a<18>> created at line 56.
    Found 7-bit adder for signal <sum_a<19>> created at line 56.
    Found 9-bit adder for signal <sum_c<0>> created at line 60.
    Found 9-bit adder for signal <sum_c<1>> created at line 60.
    Found 9-bit adder for signal <sum_c<2>> created at line 60.
    Found 9-bit adder for signal <sum_c<3>> created at line 60.
    Found 9-bit adder for signal <sum_c<4>> created at line 60.
    Found 10-bit adder for signal <sum_d<0>> created at line 63.
    Found 10-bit adder for signal <sum_d<1>> created at line 64.
    Found 11-bit adder for signal <sum_e> created at line 66.
    Found 11-bit comparator lessequal for signal <n0011> created at line 43
    Summary:
	inferred  39 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <trigger_logic> synthesized.

Synthesizing Unit <pedestal_trigger>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\pedestal_trigger.vhd".
    Found 10-bit register for signal <usec_cnt>.
    Found 1-bit register for signal <msec_tick>.
    Found 16-bit register for signal <msec_cnt>.
    Found 1-bit register for signal <sptrig>.
    Found 1-bit register for signal <dsptrig>.
    Found 1-bit register for signal <ptrig_reg>.
    Found 1-bit register for signal <usec_tick>.
    Found 10-bit adder for signal <usec_cnt[9]_GND_59_o_add_0_OUT> created at line 38.
    Found 16-bit adder for signal <msec_cnt[15]_GND_59_o_add_3_OUT> created at line 50.
    Found 16-bit comparator equal for signal <msec_cnt[15]_ptrig_interval[15]_equal_8_o> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pedestal_trigger> synthesized.

Synthesizing Unit <trigger_send>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\trigger_send.vhd".
    Found 1-bit register for signal <tcb_trig_reg>.
    Found 2-bit register for signal <trig_type_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <trigger_send> synthesized.

Synthesizing Unit <led_driver>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\led_driver.vhd".
    Set property "IOB = TRUE" for signal <led_cs>.
    Set property "IOB = TRUE" for signal <led_sck>.
    Set property "IOB = TRUE" for signal <led_sdi>.
    Found 81-bit register for signal <sdat>.
    Found 1-bit register for signal <cen>.
    Found 11-bit register for signal <cnt>.
    Found 1-bit register for signal <clr>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <led_cs>.
    Found 1-bit register for signal <led_sck>.
    Found 1-bit register for signal <led_sdi>.
    Found 1-bit register for signal <sled>.
    Found 11-bit adder for signal <cnt[10]_GND_61_o_add_2_OUT> created at line 75.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <led_driver> synthesized.

Synthesizing Unit <led_data>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\led_data.vhd".
    Found 1-bit register for signal <enled_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <led_data> synthesized.

Synthesizing Unit <get_mid>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\get_mid.vhd".
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <dcen>.
    Found 6-bit register for signal <cnt>.
    Found 1-bit register for signal <clr>.
    Found 40-bit register for signal <wa<7>>.
    Found 40-bit register for signal <wa<6>>.
    Found 40-bit register for signal <wa<5>>.
    Found 40-bit register for signal <wa<4>>.
    Found 40-bit register for signal <wa<3>>.
    Found 40-bit register for signal <wa<2>>.
    Found 40-bit register for signal <wa<1>>.
    Found 40-bit register for signal <wa<0>>.
    Found 8-bit register for signal <dwa>.
    Found 1-bit register for signal <sget>.
    Found 6-bit adder for signal <cnt[5]_GND_63_o_add_0_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 338 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <get_mid> synthesized.

Synthesizing Unit <get_response>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\get_response.vhd".
    Found 32-bit register for signal <reg_rdat<38>>.
    Found 32-bit register for signal <reg_rdat<37>>.
    Found 32-bit register for signal <reg_rdat<36>>.
    Found 32-bit register for signal <reg_rdat<35>>.
    Found 32-bit register for signal <reg_rdat<34>>.
    Found 32-bit register for signal <reg_rdat<33>>.
    Found 32-bit register for signal <reg_rdat<32>>.
    Found 32-bit register for signal <reg_rdat<31>>.
    Found 32-bit register for signal <reg_rdat<30>>.
    Found 32-bit register for signal <reg_rdat<29>>.
    Found 32-bit register for signal <reg_rdat<28>>.
    Found 32-bit register for signal <reg_rdat<27>>.
    Found 32-bit register for signal <reg_rdat<26>>.
    Found 32-bit register for signal <reg_rdat<25>>.
    Found 32-bit register for signal <reg_rdat<24>>.
    Found 32-bit register for signal <reg_rdat<23>>.
    Found 32-bit register for signal <reg_rdat<22>>.
    Found 32-bit register for signal <reg_rdat<21>>.
    Found 32-bit register for signal <reg_rdat<20>>.
    Found 32-bit register for signal <reg_rdat<19>>.
    Found 32-bit register for signal <reg_rdat<18>>.
    Found 32-bit register for signal <reg_rdat<17>>.
    Found 32-bit register for signal <reg_rdat<16>>.
    Found 32-bit register for signal <reg_rdat<15>>.
    Found 32-bit register for signal <reg_rdat<14>>.
    Found 32-bit register for signal <reg_rdat<13>>.
    Found 32-bit register for signal <reg_rdat<12>>.
    Found 32-bit register for signal <reg_rdat<11>>.
    Found 32-bit register for signal <reg_rdat<10>>.
    Found 32-bit register for signal <reg_rdat<9>>.
    Found 32-bit register for signal <reg_rdat<8>>.
    Found 32-bit register for signal <reg_rdat<7>>.
    Found 32-bit register for signal <reg_rdat<6>>.
    Found 32-bit register for signal <reg_rdat<5>>.
    Found 32-bit register for signal <reg_rdat<4>>.
    Found 32-bit register for signal <reg_rdat<3>>.
    Found 32-bit register for signal <reg_rdat<2>>.
    Found 32-bit register for signal <reg_rdat<1>>.
    Found 32-bit register for signal <reg_rdat<0>>.
    Found 32-bit register for signal <mod_rdata_reg>.
    Found 32-bit register for signal <reg_rdat<39>>.
    Found 32-bit 45-to-1 multiplexer for signal <imod_rdata> created at line 20.
    Summary:
	inferred 1312 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <get_response> synthesized.

Synthesizing Unit <commands>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\commands.vhd".
    Found 1-bit register for signal <sel_tcb>.
    Found 1-bit register for signal <en_mod>.
    Found 1-bit register for signal <en_mod_wr>.
    Found 1-bit register for signal <en_mod_rd>.
    Found 1-bit register for signal <tcb_write_reg>.
    Found 1-bit register for signal <tcb_read_reg>.
    Found 8-bit register for signal <tcb_mid_reg>.
    Found 14-bit register for signal <tcb_addr_reg>.
    Found 32-bit register for signal <tcb_wdat_reg>.
    Found 1-bit register for signal <addr_reset>.
    Found 1-bit register for signal <addr_cw>.
    Found 1-bit register for signal <addr_run_number>.
    Found 1-bit register for signal <addr_rtrig>.
    Found 1-bit register for signal <addr_ptrig_interval>.
    Found 1-bit register for signal <addr_trig_enable>.
    Found 1-bit register for signal <addr_thr>.
    Found 1-bit register for signal <addr_trig_dly>.
    Found 8-bit register for signal <tcb_cdat_reg>.
    Found 1-bit register for signal <tcb_com_reg>.
    Found 1-bit register for signal <reset_timer_reg>.
    Found 1-bit register for signal <reset_reg>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <wen_cw>.
    Found 1-bit register for signal <wen_run_number>.
    Found 1-bit register for signal <rtrig_reg>.
    Found 1-bit register for signal <wen_ptrig_interval>.
    Found 1-bit register for signal <wen_trig_enable>.
    Found 1-bit register for signal <wen_thr>.
    Found 1-bit register for signal <wen_trig_dly>.
    Found 1-bit register for signal <run_reg>.
    Found 4-bit register for signal <cw_reg>.
    Found 16-bit register for signal <run_number_reg>.
    Found 16-bit register for signal <ptrig_interval_reg>.
    Found 1-bit register for signal <clr_ptrig_reg>.
    Found 4-bit register for signal <trig_enable_reg>.
    Found 11-bit register for signal <thr_reg>.
    Found 4-bit register for signal <trig_dly_reg>.
    Found 1-bit register for signal <sel_mod>.
    Summary:
	inferred 146 D-type flip-flop(s).
Unit <commands> synthesized.

Synthesizing Unit <readout>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\readout.vhd".
    Set property "IOB = TRUE" for signal <usb_rdata_reg>.
    Found 6-bit register for signal <dusb_ra>.
    Found 2-bit register for signal <mux_b>.
    Found 32-bit register for signal <reg_p_a>.
    Found 8-bit register for signal <reg_p_b>.
    Found 16-bit register for signal <reg_p_c>.
    Found 11-bit register for signal <reg_p_d>.
    Found 32-bit register for signal <reg_tcb>.
    Found 32-bit register for signal <pusb_rdata>.
    Found 32-bit register for signal <usb_rdata_reg>.
    Found 1-bit register for signal <sel_mod>.
    Found 32-bit 16-to-1 multiplexer for signal <ireg_p_a> created at line 32.
    Found 8-bit 16-to-1 multiplexer for signal <ireg_p_b> created at line 34.
    Found 16-bit 16-to-1 multiplexer for signal <ireg_p_c> created at line 36.
    Found 32-bit 4-to-1 multiplexer for signal <ireg_tcb> created at line 40.
    Summary:
	inferred 172 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <readout> synthesized.

Synthesizing Unit <usb_interface>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\usb_interface.vhd".
    Summary:
	no macro.
Unit <usb_interface> synthesized.

Synthesizing Unit <usb_control>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\usb_control.vhd".
    Set property "IOB = TRUE" for signal <usb_rflag>.
    Set property "IOB = TRUE" for signal <usb_a>.
    Set property "IOB = TRUE" for signal <usb_wflag>.
    Set property "IOB = TRUE" for signal <usb_on>.
    Found 1-bit register for signal <dusb_on>.
    Found 1-bit register for signal <d2usb_on>.
    Found 1-bit register for signal <pusb_ok>.
    Found 1-bit register for signal <usb_wflag>.
    Found 2-bit register for signal <usb_rflag>.
    Found 1-bit register for signal <usb_rdon>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <cblk>.
    Found 5-bit register for signal <cnt>.
    Found 2-bit register for signal <pusb_a>.
    Found 2-bit register for signal <usb_a>.
    Found 1-bit register for signal <ucen>.
    Found 1-bit register for signal <uden>.
    Found 1-bit register for signal <usb_sucom_reg>.
    Found 1-bit register for signal <mlrfg>.
    Found 1-bit register for signal <usb_sudmp_reg>.
    Found 1-bit register for signal <usb_on>.
    Found 5-bit adder for signal <cnt[4]_GND_74_o_add_0_OUT> created at line 87.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal usb_on may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <usb_control> synthesized.

Synthesizing Unit <read_ep6>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\read_ep6.vhd".
    Set property "IOB = TRUE" for signal <lcd>.
    Set property "IOB = TRUE" for signal <usb_oe>.
    Set property "IOB = TRUE" for signal <usb_rd>.
    Found 1-bit register for signal <d2usb_sucom>.
    Found 1-bit register for signal <pusb_rd>.
    Found 1-bit register for signal <usb_rd>.
    Found 1-bit register for signal <pusb_oe>.
    Found 1-bit register for signal <usb_oe>.
    Found 1-bit register for signal <en_addr>.
    Found 1-bit register for signal <en_mid>.
    Found 32-bit register for signal <lcd>.
    Found 32-bit register for signal <usb_wdata_reg>.
    Found 30-bit register for signal <usb_rucnt_reg>.
    Found 14-bit register for signal <usb_addr_reg>.
    Found 1-bit register for signal <usb_dir>.
    Found 8-bit register for signal <usb_mid_reg>.
    Found 1-bit register for signal <scen>.
    Found 1-bit register for signal <mod_wait_reg>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <clr>.
    Found 1-bit register for signal <usb_write_reg>.
    Found 1-bit register for signal <usb_clrbn_reg>.
    Found 1-bit register for signal <dusb_sucom>.
    Found 8-bit adder for signal <cnt[7]_GND_75_o_add_4_OUT> created at line 103.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
Unit <read_ep6> synthesized.

Synthesizing Unit <write_ep2>.
    Related source file is "D:\sykim\notice\yk_sipm_daq\xilinx\ys_sipm_tcb_fpga\write_ep2.vhd".
    Set property "IOB = TRUE" for signal <usb_ecd>.
    Set property "IOB = TRUE" for signal <usb_wr>.
    Set property "IOB = TRUE" for signal <usb_pktend>.
    Found 6-bit register for signal <saddr>.
    Found 1-bit register for signal <rdtc>.
    Found 1-bit register for signal <enpke>.
    Found 1-bit register for signal <usb_bufn_reg>.
    Found 6-bit register for signal <usb_ra_reg>.
    Found 1-bit register for signal <addra>.
    Found 1-bit register for signal <cen>.
    Found 12-bit register for signal <cnt>.
    Found 1-bit register for signal <tcnt>.
    Found 32-bit register for signal <usb_ecd>.
    Found 1-bit register for signal <usb_wr>.
    Found 1-bit register for signal <drdtc>.
    Found 1-bit register for signal <raclr>.
    Found 1-bit register for signal <clr>.
    Found 1-bit register for signal <usb_rend_reg>.
    Found 1-bit register for signal <usb_eudmp_reg>.
    Found 1-bit register for signal <pusb_pktend>.
    Found 1-bit register for signal <usb_pktend>.
    Found 30-bit register for signal <racnt>.
    Found 30-bit adder for signal <racnt[29]_GND_79_o_add_0_OUT> created at line 67.
    Found 6-bit adder for signal <usb_raddr[5]_sracnt[5]_add_3_OUT> created at line 70.
    Found 12-bit adder for signal <cnt[11]_GND_79_o_add_5_OUT> created at line 103.
    Found 30-bit comparator lessequal for signal <n0004> created at line 72
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <write_ep2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 456
 10-bit adder                                          : 243
 11-bit adder                                          : 3
 12-bit adder                                          : 1
 16-bit adder                                          : 1
 3-bit adder                                           : 40
 30-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 43
 48-bit adder                                          : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 102
 8-bit adder                                           : 11
 9-bit adder                                           : 5
# Registers                                            : 2527
 1-bit register                                        : 1243
 10-bit register                                       : 443
 106-bit register                                      : 1
 11-bit register                                       : 4
 12-bit register                                       : 1
 14-bit register                                       : 2
 16-bit register                                       : 5
 2-bit register                                        : 165
 24-bit register                                       : 1
 3-bit register                                        : 40
 30-bit register                                       : 2
 32-bit register                                       : 92
 4-bit register                                        : 166
 40-bit register                                       : 10
 48-bit register                                       : 3
 5-bit register                                        : 1
 6-bit register                                        : 124
 7-bit register                                        : 82
 8-bit register                                        : 101
 81-bit register                                       : 1
 9-bit register                                        : 40
# Comparators                                          : 284
 10-bit comparator lessequal                           : 240
 11-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 30-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 41
# Multiplexers                                         : 1341
 1-bit 2-to-1 multiplexer                              : 1280
 1-bit 4-to-1 multiplexer                              : 40
 10-bit 2-to-1 multiplexer                             : 2
 106-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 45-to-1 multiplexer                            : 1
 40-bit 2-to-1 multiplexer                             : 8
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
 81-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <external_trigger>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <external_trigger> synthesized (advanced).

Synthesizing (advanced) Unit <get_mid>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <get_mid> synthesized (advanced).

Synthesizing (advanced) Unit <led_driver>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <led_driver> synthesized (advanced).

Synthesizing (advanced) Unit <pedestal_trigger>.
The following registers are absorbed into counter <msec_cnt>: 1 register on signal <msec_cnt>.
The following registers are absorbed into counter <usec_cnt>: 1 register on signal <usec_cnt>.
Unit <pedestal_trigger> synthesized (advanced).

Synthesizing (advanced) Unit <read_ep6>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <read_ep6> synthesized (advanced).

Synthesizing (advanced) Unit <tcb_receiver>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <tcb_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <tcb_send_trigger>.
The following registers are absorbed into counter <trig_number>: 1 register on signal <trig_number>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <tcb_send_trigger> synthesized (advanced).

Synthesizing (advanced) Unit <tcb_sync>.
The following registers are absorbed into counter <atimer>: 1 register on signal <atimer>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
The following registers are absorbed into counter <acnt_3>: 1 register on signal <acnt_3>.
The following registers are absorbed into counter <acnt_2>: 1 register on signal <acnt_2>.
The following registers are absorbed into counter <acnt_1>: 1 register on signal <acnt_1>.
The following registers are absorbed into counter <acnt_0>: 1 register on signal <acnt_0>.
The following registers are absorbed into counter <fcnt_reg>: 1 register on signal <fcnt_reg>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <tcb_sync> synthesized (advanced).

Synthesizing (advanced) Unit <tcb_transmitter_timer>.
The following registers are absorbed into counter <muxcnt>: 1 register on signal <muxcnt>.
Unit <tcb_transmitter_timer> synthesized (advanced).

Synthesizing (advanced) Unit <tcb_transmitter_trigger>.
The following registers are absorbed into counter <muxcnt>: 1 register on signal <muxcnt>.
Unit <tcb_transmitter_trigger> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <tcb_ftime_reg>: 1 register on signal <tcb_ftime_reg>.
The following registers are absorbed into counter <tcb_ctime_reg>: 1 register on signal <tcb_ctime_reg>.
Unit <timer> synthesized (advanced).

Synthesizing (advanced) Unit <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_sum_e[10]_GND_58_o_add_10_OUT1> :
 	<Madd_sum_c<0>> in block <trigger_logic>, 	<Madd_sum_c<1>> in block <trigger_logic>, 	<Madd_sum_c<2>> in block <trigger_logic>, 	<Madd_sum_c<3>> in block <trigger_logic>, 	<Madd_sum_c<4>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_sum_e1> :
 	<Madd_sum_d<0>> in block <trigger_logic>, 	<Madd_sum_d<1>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_9_OUT1> :
 	<Madd_sum_a<18>> in block <trigger_logic>, 	<Madd_sum_a<19>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_8_OUT1> :
 	<Madd_sum_a<16>> in block <trigger_logic>, 	<Madd_sum_a<17>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_7_OUT1> :
 	<Madd_sum_a<14>> in block <trigger_logic>, 	<Madd_sum_a<15>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_6_OUT1> :
 	<Madd_sum_a<12>> in block <trigger_logic>, 	<Madd_sum_a<13>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_5_OUT1> :
 	<Madd_sum_a<10>> in block <trigger_logic>, 	<Madd_sum_a<11>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_4_OUT1> :
 	<Madd_sum_a<8>> in block <trigger_logic>, 	<Madd_sum_a<9>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_2_OUT1> :
 	<Madd_sum_a<4>> in block <trigger_logic>, 	<Madd_sum_a<5>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_3_OUT1> :
 	<Madd_sum_a<6>> in block <trigger_logic>, 	<Madd_sum_a<7>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_1_OUT1> :
 	<Madd_sum_a<2>> in block <trigger_logic>, 	<Madd_sum_a<3>> in block <trigger_logic>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_58_o_GND_58_o_add_0_OUT1> :
 	<Madd_sum_a<0>> in block <trigger_logic>, 	<Madd_sum_a<1>> in block <trigger_logic>.
Unit <trigger_logic> synthesized (advanced).

Synthesizing (advanced) Unit <trigger_pulse_ch>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <trigger_pulse_ch> synthesized (advanced).

Synthesizing (advanced) Unit <usb_control>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <usb_control> synthesized (advanced).

Synthesizing (advanced) Unit <write_ep2>.
The following registers are absorbed into counter <racnt>: 1 register on signal <racnt>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <write_ep2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 48-bit adder                                          : 1
 6-bit adder                                           : 1
# Adder Trees                                          : 11
 11-bit / 10-inputs adder tree                         : 1
 8-bit / 4-inputs adder tree                           : 10
# Counters                                             : 415
 10-bit up counter                                     : 241
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 40
 30-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 43
 48-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 82
 8-bit up counter                                      : 1
# Registers                                            : 9757
 Flip-Flops                                            : 9757
# Comparators                                          : 284
 10-bit comparator lessequal                           : 240
 11-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 30-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 41
# Multiplexers                                         : 1341
 1-bit 2-to-1 multiplexer                              : 1280
 1-bit 4-to-1 multiplexer                              : 40
 10-bit 2-to-1 multiplexer                             : 2
 106-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 45-to-1 multiplexer                            : 1
 40-bit 2-to-1 multiplexer                             : 8
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
 81-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance iddr_ad in unit tcb_sync of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance u1/mmcme2_clk in unit ys_sipm_tcb_fpga of type MMCME2_BASE has been replaced by MMCME2_ADV

Optimizing unit <trigger_pulse> ...

Optimizing unit <ys_sipm_tcb_fpga> ...

Optimizing unit <link_input> ...

Optimizing unit <tcb_sync> ...

Optimizing unit <tcb_receiver> ...

Optimizing unit <tcb_deserializer> ...

Optimizing unit <usb_control> ...

Optimizing unit <write_ep2> ...

Optimizing unit <read_ep6> ...

Optimizing unit <external_trigger> ...

Optimizing unit <get_mid> ...

Optimizing unit <readout> ...

Optimizing unit <trigger_pulse_ch> ...

Optimizing unit <led_driver> ...

Optimizing unit <get_response> ...

Optimizing unit <commands> ...

Optimizing unit <tcb_send_timer> ...

Optimizing unit <tcb_transmitter_timer> ...

Optimizing unit <tcb_serializer_timer> ...

Optimizing unit <tcb_send_trigger> ...

Optimizing unit <tcb_transmitter_trigger> ...

Optimizing unit <tcb_serializer_trigger> ...

Optimizing unit <trigger_logic> ...

Optimizing unit <pedestal_trigger> ...

Optimizing unit <trigger_send> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ys_sipm_tcb_fpga, actual ratio is 20.

Final Macro Processing ...

Processing Unit <ys_sipm_tcb_fpga> :
	Found 4-bit shift register for signal <u14/mux_b_1>.
	Found 4-bit shift register for signal <u14/mux_b_0>.
	Found 3-bit shift register for signal <u14/dusb_ra_3>.
	Found 3-bit shift register for signal <u14/dusb_ra_2>.
	Found 3-bit shift register for signal <u14/dusb_ra_1>.
	Found 3-bit shift register for signal <u14/dusb_ra_0>.
Unit <ys_sipm_tcb_fpga> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13181
 Flip-Flops                                            : 13181
# Shift Registers                                      : 6
 3-bit shift register                                  : 4
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ys_sipm_tcb_fpga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17030
#      GND                         : 1
#      INV                         : 483
#      LUT1                        : 2367
#      LUT2                        : 633
#      LUT3                        : 2294
#      LUT4                        : 2861
#      LUT5                        : 740
#      LUT6                        : 1178
#      MUXCY                       : 3533
#      MUXF7                       : 106
#      MUXF8                       : 20
#      VCC                         : 1
#      XORCY                       : 2813
# FlipFlops/Latches                : 13228
#      FD                          : 4009
#      FD_1                        : 80
#      FDE                         : 4352
#      FDR                         : 48
#      FDRE                        : 4653
#      FDS                         : 10
#      FDSE                        : 35
#      IDDR_2CLK                   : 40
#      ODDR                        : 1
# RAMS                             : 43
#      RAMB18E1                    : 43
# Shift Registers                  : 294
#      SRL16E                      : 288
#      SRLC16E                     : 6
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 204
#      IBUF                        : 38
#      IBUFDS                      : 40
#      IBUFGDS                     : 1
#      OBUF                        : 13
#      OBUFDS                      : 80
#      OBUFT                       : 32
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:           13036  out of  202800     6%  
 Number of Slice LUTs:                10850  out of  101400    10%  
    Number used as Logic:             10556  out of  101400    10%  
    Number used as Memory:              294  out of  35000     0%  
       Number used as SRL:              294

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  16451
   Number with an unused Flip Flop:    3415  out of  16451    20%  
   Number with an unused LUT:          5601  out of  16451    34%  
   Number of fully used LUT-FF pairs:  7435  out of  16451    45%  
   Number of unique control sets:       766

IO Utilization: 
 Number of IOs:                         293
 Number of bonded IOBs:                 293  out of    400    73%  
    IOB Flip Flops/Latches:             192

Specific Feature Utilization:
 Number of Block RAM/FIFO:               22  out of    325     6%  
    Number using Block RAM only:         22
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u1/lclk                            | BUFG                   | 13525 |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.804ns (Maximum Frequency: 208.160MHz)
   Minimum input arrival time before clock: 0.416ns
   Maximum output required time after clock: 1.006ns
   Maximum combinational path delay: 0.865ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/lclk'
  Clock period: 4.804ns (frequency: 208.160MHz)
  Total number of paths / destination ports: 116731 / 27557
-------------------------------------------------------------------------
Delay:               4.804ns (Levels of Logic = 16)
  Source:            u7/sum_b_0_0 (FF)
  Destination:       u7/sum_all_10 (FF)
  Source Clock:      u1/lclk rising
  Destination Clock: u1/lclk rising

  Data Path: u7/sum_b_0_0 to u7/sum_all_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.608  u7/sum_b_0_0 (u7/sum_b_0_0)
     LUT3:I0->O            1   0.053   0.413  u7/ADDERTREE_INTERNAL_Madd4 (u7/ADDERTREE_INTERNAL_Madd4)
     LUT4:I3->O            1   0.053   0.000  u7/ADDERTREE_INTERNAL_Madd4_lut<0>1 (u7/ADDERTREE_INTERNAL_Madd4_lut<0>1)
     MUXCY:S->O            1   0.291   0.000  u7/ADDERTREE_INTERNAL_Madd4_cy<0>_0 (u7/ADDERTREE_INTERNAL_Madd4_cy<0>1)
     MUXCY:CI->O           1   0.015   0.000  u7/ADDERTREE_INTERNAL_Madd4_cy<0>_1 (u7/ADDERTREE_INTERNAL_Madd4_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  u7/ADDERTREE_INTERNAL_Madd4_cy<0>_2 (u7/ADDERTREE_INTERNAL_Madd4_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  u7/ADDERTREE_INTERNAL_Madd4_cy<0>_3 (u7/ADDERTREE_INTERNAL_Madd4_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  u7/ADDERTREE_INTERNAL_Madd4_cy<0>_4 (u7/ADDERTREE_INTERNAL_Madd4_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  u7/ADDERTREE_INTERNAL_Madd4_cy<0>_5 (u7/ADDERTREE_INTERNAL_Madd4_cy<0>6)
     XORCY:CI->O           2   0.320   0.419  u7/ADDERTREE_INTERNAL_Madd4_xor<0>_6 (u7/ADDERTREE_INTERNAL_Madd_74)
     LUT3:I2->O            1   0.053   0.413  u7/ADDERTREE_INTERNAL_Madd67 (u7/ADDERTREE_INTERNAL_Madd67)
     LUT2:I1->O            1   0.053   0.000  u7/ADDERTREE_INTERNAL_Madd6_lut<0>8 (u7/ADDERTREE_INTERNAL_Madd6_lut<0>8)
     MUXCY:S->O            1   0.291   0.000  u7/ADDERTREE_INTERNAL_Madd6_cy<0>_7 (u7/ADDERTREE_INTERNAL_Madd6_cy<0>8)
     XORCY:CI->O           1   0.320   0.485  u7/ADDERTREE_INTERNAL_Madd6_xor<0>_8 (u7/ADDERTREE_INTERNAL_Madd_93)
     LUT2:I0->O            1   0.053   0.000  u7/ADDERTREE_INTERNAL_Madd11_lut<9> (u7/ADDERTREE_INTERNAL_Madd11_lut<9>)
     MUXCY:S->O            0   0.291   0.000  u7/ADDERTREE_INTERNAL_Madd11_cy<9> (u7/ADDERTREE_INTERNAL_Madd11_cy<9>)
     XORCY:CI->O           1   0.320   0.000  u7/ADDERTREE_INTERNAL_Madd11_xor<10> (u7/ADDERTREE_INTERNAL_Madd_108)
     FD:D                      0.011          u7/sum_all_10
    ----------------------------------------
    Total                      4.804ns (2.466ns logic, 2.338ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/lclk'
  Total number of paths / destination ports: 198 / 198
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 0)
  Source:            u4/myloop1[0].u1/u1/iddr_ad:Q1 (PAD)
  Destination:       u4/myloop1[0].u1/u1/cd_3 (FF)
  Destination Clock: u1/lclk rising

  Data Path: u4/myloop1[0].u1/u1/iddr_ad:Q1 to u4/myloop1[0].u1/u1/cd_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.405  u4/myloop1[0].u1/u1/iddr_ad (u4/myloop1[0].u1/u1/ad<1>)
     FD:D                      0.011          u4/myloop1[0].u1/u1/cd_3
    ----------------------------------------
    Total                      0.416ns (0.011ns logic, 0.405ns route)
                                       (2.6% logic, 97.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/lclk'
  Total number of paths / destination ports: 235 / 203
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 1)
  Source:            u1/oddr_usb_pclk (FF)
  Destination:       p_usb_pclk (PAD)
  Source Clock:      u1/lclk rising

  Data Path: u1/oddr_usb_pclk to p_usb_pclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  u1/oddr_usb_pclk (u1/usb_pclk)
     OBUF:I->O                 0.000          u1/obuf_usb_pclk (p_usb_pclk)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 83 / 42
-------------------------------------------------------------------------
Delay:               0.865ns (Levels of Logic = 2)
  Source:            p_adc_triggern<0> (PAD)
  Destination:       u4/myloop1[0].u1/u1/iddr_ad:D (PAD)

  Data Path: p_adc_triggern<0> to u4/myloop1[0].u1/u1/iddr_ad:D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   0.000   0.399  u4/ibufds_adc_trigger0 (u4/padc_trigger<0>)
     INV:I->O              1   0.067   0.399  u4/adc_trigger<0>1_INV_0 (u4/adc_trigger<0>)
    IDDR_2CLK:D                0.000          u4/myloop1[0].u1/u1/iddr_ad
    ----------------------------------------
    Total                      0.865ns (0.067ns logic, 0.798ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock u1/lclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
u1/lclk        |    4.804|    0.699|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.56 secs
 
--> 

Total memory usage is 382548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    5 (   0 filtered)

