<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 743</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:7px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page743-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce743.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-107</p>
<p style="position:absolute;top:47px;left:672px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft09">two logical processors&#160;in the same core share&#160;performance&#160;<a href="o_fe12b1e2a880e0ce-735.html">monitoring resources (see Section&#160;18.16,&#160;“Performance&#160;<br/>Monitoring and Intel&#160;Hyper-Threading Technology&#160;in Processors Based on Intel NetBurst</a></p>
<p style="position:absolute;top:114px;left:661px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-735.html">®</a></p>
<p style="position:absolute;top:117px;left:671px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-735.html">&#160;Microarchitecture”).&#160;</a></p>
<p style="position:absolute;top:172px;left:69px;white-space:nowrap" class="ft04">18.20&#160;&#160;PERFORMANCE MONITORING ON&#160;64-BIT INTEL XEON PROCESSOR MP&#160;</p>
<p style="position:absolute;top:198px;left:147px;white-space:nowrap" class="ft04">WITH UP TO&#160;8-MBYTE L3 CACHE</p>
<p style="position:absolute;top:234px;left:69px;white-space:nowrap" class="ft010">The&#160;64-bit Intel&#160;Xeon processor MP with up&#160;to 8-MByte&#160;L3 cache&#160;has a&#160;CPUID signature&#160;of family&#160;[0FH],&#160;model&#160;<br/>[03H or 04H]. Performance&#160;monitoring&#160;capabilities available&#160;to&#160;Pentium 4&#160;and Intel&#160;Xeon processors with&#160;the&#160;same&#160;<br/>values&#160;(see<a href="o_fe12b1e2a880e0ce-637.html">&#160;Section&#160;18.1&#160;</a><a href="o_fe12b1e2a880e0ce-735.html">and Section 18.16) appl</a>y to&#160;the&#160;64-bit Intel&#160;Xeon processor MP&#160;with an&#160;L3&#160;cache.&#160;<br/>The level&#160;3 cache is&#160;connected between the&#160;system&#160;bus and IOQ through additional control logic.&#160;S<a href="o_fe12b1e2a880e0ce-743.html">ee Figure&#160;18-50</a>.</p>
<p style="position:absolute;top:678px;left:69px;white-space:nowrap" class="ft011">Additional&#160;performance monitoring capabilities and&#160;facilities&#160;unique to&#160;64-bit&#160;Intel&#160;Xeon processor MP with an&#160;L3&#160;<br/>cache are&#160;described in this section. The&#160;facility for monitoring events consists of a set&#160;of dedicated model-specific&#160;<br/>registers&#160;(MSRs),&#160;each dedicated to&#160;a specific event.&#160;Programming&#160;of these&#160;MSRs requires using&#160;RDMSR/WRMSR&#160;<br/>instructions with 64-bit&#160;values.<br/>The lower 32-bits of the MSRs at addresses&#160;107CC&#160;through&#160;107D3 are treated as 32&#160;bit performance&#160;counter regis-<br/>ters.&#160;These&#160;performance counters&#160;can be accessed&#160;using RDPMC instruction&#160;with the&#160;index starting from&#160;18&#160;<br/>through&#160;25. The EDX&#160;register returns zero when&#160;reading&#160;these 8 PMCs.<br/>The&#160;performance&#160;monitoring capabilities&#160;consist of&#160;four events. These are:</p>
<p style="position:absolute;top:831px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:831px;left:95px;white-space:nowrap" class="ft09"><b>IBUSQ&#160;event —&#160;</b>This&#160;event&#160;detects the occurrence of micro-architectural conditions related to&#160;the&#160;iBUSQ unit.&#160;<br/>It provides two MSRs: MSR_IFSB_IBUSQ0&#160;and MSR_IFSB_IBUSQ1. Configure sub-event&#160;qualification&#160;and&#160;<br/>enable/disable&#160;functions&#160;using the&#160;high 32 bits of these&#160;MSRs. The low 32&#160;bits act&#160;as a&#160;32-bit event counter.&#160;<br/>Counting&#160;starts after software writes&#160;a non-zero value&#160;to&#160;one or&#160;more&#160;of the&#160;upper 32&#160;bits.&#160;See&#160;<a href="o_fe12b1e2a880e0ce-744.html">Figure&#160;18-51.</a></p>
<p style="position:absolute;top:632px;left:183px;white-space:nowrap" class="ft07">Figure&#160;18-50.&#160;&#160;Block&#160;Diagram of&#160;64-bit&#160;Intel&#160;Xeon&#160;Processor&#160;MP&#160;with&#160;8-MByte&#160;L3</p>
<p style="position:absolute;top:405px;left:300px;white-space:nowrap" class="ft08">iBUSQ and iSNPQ</p>
<p style="position:absolute;top:352px;left:325px;white-space:nowrap" class="ft08">System Bus</p>
<p style="position:absolute;top:441px;left:516px;white-space:nowrap" class="ft08">3rd Level Cache</p>
<p style="position:absolute;top:452px;left:529px;white-space:nowrap" class="ft08">8 or 4 -way</p>
<p style="position:absolute;top:579px;left:335px;white-space:nowrap" class="ft08">IOQ</p>
<p style="position:absolute;top:489px;left:333px;white-space:nowrap" class="ft08">iFSB</p>
<p style="position:absolute;top:567px;left:518px;white-space:nowrap" class="ft08">Processor Core</p>
<p style="position:absolute;top:579px;left:502px;white-space:nowrap" class="ft08">(Front end, Execution,&#160;</p>
<p style="position:absolute;top:590px;left:511px;white-space:nowrap" class="ft08">Retirement, L1, L2</p>
</div>
</body>
</html>
