<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_acer_reg.h source code [netbsd/sys/dev/pci/pciide_acer_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_acer_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_acer_reg.h.html'>pciide_acer_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_acer_reg.h,v 1.13 2017/07/21 21:01:13 nakayama Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*  class code attribute register 1 (1 byte) */</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/ACER_CCAR1" data-ref="_M/ACER_CCAR1">ACER_CCAR1</dfn>	0x43</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/ACER_CHANSTATUS_RO" data-ref="_M/ACER_CHANSTATUS_RO">ACER_CHANSTATUS_RO</dfn>            0x40</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/PCIIDE_CHAN_RO" data-ref="_M/PCIIDE_CHAN_RO">PCIIDE_CHAN_RO</dfn>(chan)            (0x20 &gt;&gt; (chan))</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* from Linux, 80 pins cable detect */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/ACER_0x4A" data-ref="_M/ACER_0x4A">ACER_0x4A</dfn>	0x4a</u></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * bit 0 is 0 -&gt; primary has 80 pin cable</i></td></tr>
<tr><th id="37">37</th><td><i> * bit 1 is 0 -&gt; secondary has 80 pin cable</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/ACER_0x4A_80PIN" data-ref="_M/ACER_0x4A_80PIN">ACER_0x4A_80PIN</dfn>(chan)	(0x1 &lt;&lt; (chan))</u></td></tr>
<tr><th id="40">40</th><td><i>/* From FreeBSD, use device interrupt as byte count end */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/ACER_0x4A_BCEINT" data-ref="_M/ACER_0x4A_BCEINT">ACER_0x4A_BCEINT</dfn>	0x20</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* From FreeBSD, for UDMA mode &gt; 2 */</i></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/ACER_0x4B" data-ref="_M/ACER_0x4B">ACER_0x4B</dfn>	0x4b</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ACER_0x4B_UDMA66" data-ref="_M/ACER_0x4B_UDMA66">ACER_0x4B_UDMA66</dfn>	0x01</u></td></tr>
<tr><th id="46">46</th><td><i>/* From Linux */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ACER_0x4B_CDETECT" data-ref="_M/ACER_0x4B_CDETECT">ACER_0x4B_CDETECT</dfn>	0x08</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* class code attribute register 2 (1 byte) */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ACER_CCAR2" data-ref="_M/ACER_CCAR2">ACER_CCAR2</dfn>	0x4d</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ACER_CHANSTATUSREGS_RO" data-ref="_M/ACER_CHANSTATUSREGS_RO">ACER_CHANSTATUSREGS_RO</dfn> 0x80</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* class code attribute register 3 (1 byte) */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/ACER_CCAR3" data-ref="_M/ACER_CCAR3">ACER_CCAR3</dfn>	0x50</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/ACER_CCAR3_PI" data-ref="_M/ACER_CCAR3_PI">ACER_CCAR3_PI</dfn>	0x02</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/* flexible channel setting register */</i></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/ACER_FCS" data-ref="_M/ACER_FCS">ACER_FCS</dfn>	0x52</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/ACER_FCS_TIMREG" data-ref="_M/ACER_FCS_TIMREG">ACER_FCS_TIMREG</dfn>(chan,drv)	((0x8) &gt;&gt; ((drv) + (chan) * 2))</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* CD-ROM control register */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ACER_CDRC" data-ref="_M/ACER_CDRC">ACER_CDRC</dfn>	0x53</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ACER_CDRC_FIFO_DISABLE" data-ref="_M/ACER_CDRC_FIFO_DISABLE">ACER_CDRC_FIFO_DISABLE</dfn>	0x02</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ACER_CDRC_DMA_EN" data-ref="_M/ACER_CDRC_DMA_EN">ACER_CDRC_DMA_EN</dfn>	0x01</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/* Fifo threshold and Ultra-DMA settings (4 bytes). */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ACER_FTH_UDMA" data-ref="_M/ACER_FTH_UDMA">ACER_FTH_UDMA</dfn>	0x54</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ACER_FTH_VAL" data-ref="_M/ACER_FTH_VAL">ACER_FTH_VAL</dfn>(chan, drv, val) \</u></td></tr>
<tr><th id="69">69</th><td><u>	(((val) &amp; 0x3) &lt;&lt; ((drv) * 4 + (chan) * 8))</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ACER_FTH_OPL" data-ref="_M/ACER_FTH_OPL">ACER_FTH_OPL</dfn>(chan, drv, val) \</u></td></tr>
<tr><th id="71">71</th><td><u>	(((val) &amp; 0x3) &lt;&lt; (2 + (drv) * 4 + (chan) * 8))</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ACER_UDMA_EN" data-ref="_M/ACER_UDMA_EN">ACER_UDMA_EN</dfn>(chan, drv) \</u></td></tr>
<tr><th id="73">73</th><td><u>	(0x8 &lt;&lt; (16 + (drv) * 4 + (chan) * 8))</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ACER_UDMA_TIM" data-ref="_M/ACER_UDMA_TIM">ACER_UDMA_TIM</dfn>(chan, drv, val) \</u></td></tr>
<tr><th id="75">75</th><td><u>	(((val) &amp; 0x7) &lt;&lt; (16 + (drv) * 4 + (chan) * 8))</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* drives timings setup (1 byte) */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ACER_IDETIM" data-ref="_M/ACER_IDETIM">ACER_IDETIM</dfn>(chan, drv) (0x5a + (drv) + (chan) * 4)</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* IRQ and drive select status */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ACER_CHIDS" data-ref="_M/ACER_CHIDS">ACER_CHIDS</dfn>	0x75</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ACER_CHIDS_DRV" data-ref="_M/ACER_CHIDS_DRV">ACER_CHIDS_DRV</dfn>(channel)	((0x4) &lt;&lt; (channel))</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ACER_CHIDS_INT" data-ref="_M/ACER_CHIDS_INT">ACER_CHIDS_INT</dfn>(channel)	((0x1) &lt;&lt; (channel))</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/* Linux: south-bridge's enable bit (m1533) */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ACER_0x79" data-ref="_M/ACER_0x79">ACER_0x79</dfn>	0x79</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ACER_0x79_REVC2_EN" data-ref="_M/ACER_0x79_REVC2_EN">ACER_0x79_REVC2_EN</dfn>	0x4</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ACER_0x79_EN" data-ref="_M/ACER_0x79_EN">ACER_0x79_EN</dfn>		0x2</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* OpenSolaris: channel enable/disable in the PCI-ISA bridge */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ACER_PCIB_CTRL" data-ref="_M/ACER_PCIB_CTRL">ACER_PCIB_CTRL</dfn>	0x58</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ACER_PCIB_CTRL_ENCHAN" data-ref="_M/ACER_PCIB_CTRL_ENCHAN">ACER_PCIB_CTRL_ENCHAN</dfn>(chan) (0x4 &lt;&lt; (chan))</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/*</i></td></tr>
<tr><th id="95">95</th><td><i> * IDE bus frequency (1 byte)</i></td></tr>
<tr><th id="96">96</th><td><i> * This should be setup by the BIOS - can we rely on this ?</i></td></tr>
<tr><th id="97">97</th><td><i> */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/ACER_IDE_CLK" data-ref="_M/ACER_IDE_CLK">ACER_IDE_CLK</dfn>	0x78</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* acer UDMA3/4/5 from FreeBSD */</i></td></tr>
<tr><th id="101">101</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="acer_udma" title='acer_udma' data-ref="acer_udma" data-ref-filename="acer_udma">acer_udma</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="102">102</th><td>    {<var>0x4</var>, <var>0x3</var>, <var>0x2</var>, <var>0x1</var>, <var>0x0</var>, <var>0x7</var>};</td></tr>
<tr><th id="103">103</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="acer_pio" title='acer_pio' data-ref="acer_pio" data-ref-filename="acer_pio">acer_pio</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="104">104</th><td>    {<var>0x0c</var>, <var>0x58</var>, <var>0x44</var>, <var>0x33</var>, <var>0x31</var>};</td></tr>
<tr><th id="105">105</th><td><u>#<span data-ppcond="105">ifdef</span> <span class="macro" data-ref="_M/unused">unused</span></u></td></tr>
<tr><th id="106">106</th><td><em>static</em> <em>const</em> int8_t acer_dma[] __unused =</td></tr>
<tr><th id="107">107</th><td>    {<var>0x08</var>, <var>0x33</var>, <var>0x31</var>};</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="105">endif</span></u></td></tr>
<tr><th id="109">109</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='aceride.c.html'>netbsd/sys/dev/pci/aceride.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
