
---------- Begin Simulation Statistics ----------
final_tick                                78445344000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61813                       # Simulator instruction rate (inst/s)
host_mem_usage                                 966760                       # Number of bytes of host memory used
host_op_rate                                   124369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1617.77                       # Real time elapsed on the host
host_tick_rate                               48489741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078445                       # Number of seconds simulated
sim_ticks                                 78445344000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  99548426                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58195019                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.568907                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.568907                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3266136                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1624782                       # number of floating regfile writes
system.cpu.idleCycles                         9554914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1765477                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23110423                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.470155                       # Inst execution rate
system.cpu.iew.exec_refs                     50954024                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18779644                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6044014                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33981332                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3478                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             94937                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19911099                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           243763898                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32174380                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2269855                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             230653660                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42594                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1903146                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1561341                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1957726                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          28359                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1322436                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         443041                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 249994363                       # num instructions consuming a value
system.cpu.iew.wb_count                     229299346                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637377                       # average fanout of values written-back
system.cpu.iew.wb_producers                 159340772                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.461523                       # insts written-back per cycle
system.cpu.iew.wb_sent                      229845448                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                355322658                       # number of integer regfile reads
system.cpu.int_regfile_writes               183903219                       # number of integer regfile writes
system.cpu.ipc                               0.637386                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.637386                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3180326      1.37%      1.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             176558248     75.80%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               283083      0.12%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                152155      0.07%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              120706      0.05%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23610      0.01%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               395945      0.17%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   70      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               123101      0.05%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              370641      0.16%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11714      0.01%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             111      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32008294     13.74%     91.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17726559      7.61%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          651222      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1317572      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              232923521                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3262455                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6385046                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2992951                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4151537                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3027971                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2598280     85.81%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28322      0.94%     86.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    479      0.02%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   946      0.03%     86.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  335      0.01%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 169195      5.59%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                105090      3.47%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             46961      1.55%     97.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            78356      2.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              229508711                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          610017047                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    226306395                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         282203192                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  243743969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 232923521                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               19929                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        42563215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            191311                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          12102                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     45414966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     147335775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.580903                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.209771                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            82637471     56.09%     56.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11048279      7.50%     63.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11746507      7.97%     71.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11051706      7.50%     79.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9803460      6.65%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7807865      5.30%     91.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7494635      5.09%     96.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3960681      2.69%     98.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1785171      1.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       147335775                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.484623                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1040433                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1777543                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33981332                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19911099                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                99815307                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        156890689                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1541770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       186515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        50267                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          152                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4571932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9145460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2887                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                27461667                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19031487                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1978302                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11718842                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10149544                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.608762                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2538827                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1173189                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             555575                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           617614                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       302019                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        42169190                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1524659                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    141047986                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.426469                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.400940                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        87302645     61.90%     61.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12474283      8.84%     70.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8198413      5.81%     76.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12924455      9.16%     85.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3762874      2.67%     88.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2342434      1.66%     90.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2119184      1.50%     91.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1312179      0.93%     92.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10611519      7.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    141047986                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10611519                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44425307                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44425307                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44460823                       # number of overall hits
system.cpu.dcache.overall_hits::total        44460823                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1366195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1366195                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1368801                       # number of overall misses
system.cpu.dcache.overall_misses::total       1368801                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34853306471                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34853306471                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34853306471                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34853306471                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45791502                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45791502                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45829624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45829624                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029835                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029835                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029867                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029867                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25511.223852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25511.223852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25462.654156                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25462.654156                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       225125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8638                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.062167                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   109.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       514030                       # number of writebacks
system.cpu.dcache.writebacks::total            514030                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       473958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       473958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       473958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       473958                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       892237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       892237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       893483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       893483                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20980014978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20980014978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21032288978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21032288978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23513.948624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23513.948624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23539.663293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23539.663293                       # average overall mshr miss latency
system.cpu.dcache.replacements                 892519                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28000719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28000719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1120898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1120898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25515111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25515111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29121617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29121617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22763.098426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22763.098426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       471528                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       471528                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       649370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       649370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11946785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11946785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18397.500654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18397.500654                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16424588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16424588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       245297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       245297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9338194971                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9338194971                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38068.932645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38068.932645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       242867                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       242867                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9033229978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9033229978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37194.143206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37194.143206                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        35516                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         35516                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2606                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2606                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        38122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        38122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.068359                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.068359                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1246                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1246                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     52274000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     52274000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032685                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032685                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41953.451043                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41953.451043                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.793457                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45354465                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            893031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.787112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.793457                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92552279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92552279                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 87736136                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              18529554                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  38004124                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1504620                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1561341                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10272727                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                465044                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              254348665                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2173381                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32168903                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18784198                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        302691                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         44877                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           91196858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      131388536                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    27461667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13243946                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      54077082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4037892                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         53                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 5054                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         36504                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1252                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  20447047                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1205010                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          147335775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.787213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.101699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                105846044     71.84%     71.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2174332      1.48%     73.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2421232      1.64%     74.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2002782      1.36%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2803042      1.90%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3067129      2.08%     80.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2811990      1.91%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2798281      1.90%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 23410943     15.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            147335775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.175037                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.837453                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16513919                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16513919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16513919                       # number of overall hits
system.cpu.icache.overall_hits::total        16513919                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3933114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3933114                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3933114                       # number of overall misses
system.cpu.icache.overall_misses::total       3933114                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  53091880451                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  53091880451                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  53091880451                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  53091880451                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20447033                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20447033                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20447033                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20447033                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.192356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.192356                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.192356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.192356                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13498.688431                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13498.688431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13498.688431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13498.688431                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        18532                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1095                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.924201                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3679243                       # number of writebacks
system.cpu.icache.writebacks::total           3679243                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       252901                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       252901                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       252901                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       252901                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3680213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3680213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3680213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3680213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47318603457                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47318603457                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47318603457                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47318603457                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.179988                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.179988                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.179988                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.179988                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12857.571955                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12857.571955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12857.571955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12857.571955                       # average overall mshr miss latency
system.cpu.icache.replacements                3679243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16513919                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16513919                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3933114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3933114                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  53091880451                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  53091880451                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20447033                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20447033                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.192356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.192356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13498.688431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13498.688431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       252901                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       252901                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3680213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3680213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47318603457                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47318603457                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.179988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.179988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12857.571955                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12857.571955                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.609626                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20194132                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3680213                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.487218                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.609626                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44574279                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44574279                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    20453536                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        381347                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2930436                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5919046                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13836                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               28359                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3245529                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                57686                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6545                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  78445344000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1561341                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 88918331                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9932591                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4457                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  38219315                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8699740                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              250808518                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                135748                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 652494                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 568026                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7220561                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              14                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           267259159                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   618735274                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                392311794                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3691216                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 52678905                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      99                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  81                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4864866                       # count of insts added to the skid buffer
system.cpu.rob.reads                        373633471                       # The number of ROB reads
system.cpu.rob.writes                       493070769                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3638439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               739422                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4377861                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3638439                       # number of overall hits
system.l2.overall_hits::.cpu.data              739422                       # number of overall hits
system.l2.overall_hits::total                 4377861                       # number of overall hits
system.l2.demand_misses::.cpu.inst              41113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             153609                       # number of demand (read+write) misses
system.l2.demand_misses::total                 194722                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             41113                       # number of overall misses
system.l2.overall_misses::.cpu.data            153609                       # number of overall misses
system.l2.overall_misses::total                194722                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3209509500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11724708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14934217500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3209509500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11724708000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14934217500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3679552                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           893031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4572583                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3679552                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          893031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4572583                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.172009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042585                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.172009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042585                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78065.563204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76328.262016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76695.070408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78065.563204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76328.262016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76695.070408                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107778                       # number of writebacks
system.l2.writebacks::total                    107778                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         41096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        153609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            194705                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        41096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       153609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           194705                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2789818750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10162305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12952124250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2789818750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10162305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12952124250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.172009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042581                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.172009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042581                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67885.408556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66156.966714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66521.785522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67885.408556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66156.966714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66521.785522                       # average overall mshr miss latency
system.l2.replacements                         188487                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       514030                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           514030                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       514030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       514030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3677216                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3677216                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3677216                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3677216                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              450                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  450                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data          454                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              454                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.008811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data         5875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.008811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            147415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                147415                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7027247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7027247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        242937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            242937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.393197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.393197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73566.796131                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73566.796131                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6054289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6054289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.393197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.393197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63381.100689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63381.100689                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3638439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3638439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        41113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3209509500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3209509500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3679552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3679552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78065.563204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78065.563204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        41096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2789818750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2789818750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67885.408556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67885.408556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        592007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            592007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        58087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4697460500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4697460500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       650094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        650094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80869.394185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80869.394185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        58087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4108016000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4108016000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70721.779400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70721.779400                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.907121                       # Cycle average of tags in use
system.l2.tags.total_refs                     9139694                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    196679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.470106                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     199.110764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3101.635131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4872.161226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.378618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.594746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997669                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3639                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3263                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  73318863                       # Number of tag accesses
system.l2.tags.data_accesses                 73318863                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     41096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    153251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000567844250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              507190                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101519                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      194705                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107778                       # Number of write requests accepted
system.mem_ctrls.readBursts                    194705                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107778                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    358                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                194705                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.562353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.459404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.791461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6357     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.946532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.913917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.058810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3442     54.13%     54.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.26%     55.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2603     40.93%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              207      3.26%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.38%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12461120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6897792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    158.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   78443694500                       # Total gap between requests
system.mem_ctrls.avgGap                     259332.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2630144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9808064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6896832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33528363.391458898783                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 125030543.559092551470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 87918946.470551520586                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        41096                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       153609                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107778                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1433604250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5096396000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1866694747000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34884.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33177.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17319812.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2630144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9830976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12461120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2630144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2630144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6897792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6897792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        41096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       153609                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         194705                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107778                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107778                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33528363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    125322620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        158850983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33528363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33528363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87931184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87931184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87931184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33528363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    125322620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       246782167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               194347                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107763                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6873                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7699                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2885994000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             971735000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6530000250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14849.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33599.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110325                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              56159                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       135618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   142.563730                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.644823                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.555326                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        77599     57.22%     57.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38999     28.76%     85.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10147      7.48%     93.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3474      2.56%     96.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1550      1.14%     97.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          764      0.56%     97.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          504      0.37%     98.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          362      0.27%     98.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2219      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       135618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12438208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6896832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              158.558907                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               87.918946                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       489682620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       260257305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      705860400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277176780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6191883360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26917979820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7455240000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42298080285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.204472                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19122804000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2619240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56703300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       478687020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       254413005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      681777180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     285346080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6191883360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26856171300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7507289280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42255567225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.662527                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19256386250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2619240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56569717750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              99183                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107778                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78728                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95522                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99183                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       575920                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       575920                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 575920                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19358912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19358912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19358912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              194709                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           203081750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          243381250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4330307                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       621808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3679243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          459198                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             454                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           242937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          242937                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3680213                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       650094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11039008                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2679489                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13718497                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    470962880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     90051904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              561014784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          189148                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6940096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4762185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011206                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105566                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4708972     98.88%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53061      1.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    152      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4762185                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  78445344000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8766003000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5521931769                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1340809424                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
