{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545486981859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545486981874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 21:56:21 2018 " "Processing started: Sat Dec 22 21:56:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545486981874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486981874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486981874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545486983283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545486983283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myclock.v 1 1 " "Found 1 design units, including 1 entities, in source file myclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyClock " "Found entity 1: MyClock" {  } { { "MyClock.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486994103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FrequencyDivision.v(25) " "Verilog HDL information at FrequencyDivision.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "FrequencyDivision.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/FrequencyDivision.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545486994103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivision.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivision " "Found entity 1: FrequencyDivision" {  } { { "FrequencyDivision.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/FrequencyDivision.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486994118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexshow.v 1 1 " "Found 1 design units, including 1 entities, in source file hexshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXShow " "Found entity 1: HEXShow" {  } { { "HEXShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486994118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockrun.v 1 1 " "Found 1 design units, including 1 entities, in source file clockrun.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockRun " "Found entity 1: ClockRun" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486994134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeshow.v 1 1 " "Found 1 design units, including 1 entities, in source file timeshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeShow " "Found entity 1: TimeShow" {  } { { "TimeShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486994149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ps2_keyboard.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486994149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytimeget.v 1 1 " "Found 1 design units, including 1 entities, in source file keytimeget.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyTimeGet " "Found entity 1: KeyTimeGet" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486994165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytranslate.v 1 1 " "Found 1 design units, including 1 entities, in source file keytranslate.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyTranslate " "Found entity 1: KeyTranslate" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486994181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyClock " "Elaborating entity \"MyClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545486994368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivision FrequencyDivision:change_clk50_to_one_second " "Elaborating entity \"FrequencyDivision\" for hierarchy \"FrequencyDivision:change_clk50_to_one_second\"" {  } { { "MyClock.v" "change_clk50_to_one_second" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486994368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockRun ClockRun:MainClock " "Elaborating entity \"ClockRun\" for hierarchy \"ClockRun:MainClock\"" {  } { { "MyClock.v" "MainClock" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486994386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeShow TimeShow:HEXShowTime " "Elaborating entity \"TimeShow\" for hierarchy \"TimeShow:HEXShowTime\"" {  } { { "MyClock.v" "HEXShowTime" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486994386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 TimeShow.v(30) " "Verilog HDL assignment warning at TimeShow.v(30): truncated value with size 8 to match size of target (6)" {  } { { "TimeShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994386 "|MyClock|TimeShow:HEXShowTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 TimeShow.v(31) " "Verilog HDL assignment warning at TimeShow.v(31): truncated value with size 8 to match size of target (6)" {  } { { "TimeShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994386 "|MyClock|TimeShow:HEXShowTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 TimeShow.v(32) " "Verilog HDL assignment warning at TimeShow.v(32): truncated value with size 8 to match size of target (6)" {  } { { "TimeShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994386 "|MyClock|TimeShow:HEXShowTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXShow TimeShow:HEXShowTime\|HEXShow:second_show " "Elaborating entity \"HEXShow\" for hierarchy \"TimeShow:HEXShowTime\|HEXShow:second_show\"" {  } { { "TimeShow.v" "second_show" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486994386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyTimeGet KeyTimeGet:GetTime " "Elaborating entity \"KeyTimeGet\" for hierarchy \"KeyTimeGet:GetTime\"" {  } { { "MyClock.v" "GetTime" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(85) " "Verilog HDL assignment warning at KeyTimeGet.v(85): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(86) " "Verilog HDL assignment warning at KeyTimeGet.v(86): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(87) " "Verilog HDL assignment warning at KeyTimeGet.v(87): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(96) " "Verilog HDL assignment warning at KeyTimeGet.v(96): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(97) " "Verilog HDL assignment warning at KeyTimeGet.v(97): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(98) " "Verilog HDL assignment warning at KeyTimeGet.v(98): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(99) " "Verilog HDL assignment warning at KeyTimeGet.v(99): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(100) " "Verilog HDL assignment warning at KeyTimeGet.v(100): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(101) " "Verilog HDL assignment warning at KeyTimeGet.v(101): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard KeyTimeGet:GetTime\|ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\"" {  } { { "KeyTimeGet.v" "keyboard" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyTranslate KeyTimeGet:GetTime\|KeyTranslate:GetASCII " "Elaborating entity \"KeyTranslate\" for hierarchy \"KeyTimeGet:GetTime\|KeyTranslate:GetASCII\"" {  } { { "KeyTimeGet.v" "GetASCII" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_en KeyTranslate.v(22) " "Verilog HDL Always Construct warning at KeyTranslate.v(22): inferring latch(es) for variable \"out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "last_data KeyTranslate.v(22) " "Verilog HDL Always Construct warning at KeyTranslate.v(22): inferring latch(es) for variable \"last_data\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASCII KeyTranslate.v(22) " "Verilog HDL Always Construct warning at KeyTranslate.v(22): inferring latch(es) for variable \"ASCII\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCII_MEMORY.data_a 0 KeyTranslate.v(11) " "Net \"ASCII_MEMORY.data_a\" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCII_MEMORY.waddr_a 0 KeyTranslate.v(11) " "Net \"ASCII_MEMORY.waddr_a\" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCII_MEMORY.we_a 0 KeyTranslate.v(11) " "Net \"ASCII_MEMORY.we_a\" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[0\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[0\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[1\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[1\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[2\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[2\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[3\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[3\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[4\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[4\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[5\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[5\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[6\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[6\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[7\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[7\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[0\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[0\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[1\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[1\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[2\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[2\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[3\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[3\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[4\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[4\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[5\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[5\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[6\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[6\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[7\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[7\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_en KeyTranslate.v(22) " "Inferred latch for \"out_en\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486994402 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|fifo_rtl_0 " "Inferred RAM node \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545486994753 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII_MEMORY " "RAM logic \"KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII_MEMORY\" is uninferred due to asynchronous read logic" {  } { { "KeyTranslate.v" "ASCII_MEMORY" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545486994753 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545486994753 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545486994956 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545486994956 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545486994956 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeShow:HEXShowTime\|HEXShow:second_show\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeShow:HEXShowTime\|HEXShow:second_show\|Mod0\"" {  } { { "HEXShow.v" "Mod0" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeShow:HEXShowTime\|HEXShow:minute_show\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeShow:HEXShowTime\|HEXShow:minute_show\|Mod0\"" {  } { { "HEXShow.v" "Mod0" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545486994956 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeShow:HEXShowTime\|HEXShow:hour_show\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeShow:HEXShowTime\|HEXShow:hour_show\|Mod0\"" {  } { { "HEXShow.v" "Mod0" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545486994956 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545486994956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486995144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995144 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545486995144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsj1 " "Found entity 1: altsyncram_lsj1" {  } { { "db/altsyncram_lsj1.tdf" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/altsyncram_lsj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486995237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486995237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeShow:HEXShowTime\|HEXShow:second_show\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TimeShow:HEXShowTime\|HEXShow:second_show\|lpm_divide:Mod0\"" {  } { { "HEXShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486995347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeShow:HEXShowTime\|HEXShow:second_show\|lpm_divide:Mod0 " "Instantiated megafunction \"TimeShow:HEXShowTime\|HEXShow:second_show\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545486995347 ""}  } { { "HEXShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545486995347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486995425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486995425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486995487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486995487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545486995534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486995534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[0\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545486995881 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545486995881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[1\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545486995881 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545486995881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[2\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545486995881 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545486995881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[3\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545486995881 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545486995881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[4\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545486995881 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545486995881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[5\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545486995881 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545486995881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[6\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545486995881 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545486995881 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[0\] ClockRun:MainClock\|second\[0\]~_emulated ClockRun:MainClock\|second\[0\]~1 " "Register \"ClockRun:MainClock\|second\[0\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[0\]~_emulated\" and latch \"ClockRun:MainClock\|second\[0\]~1\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|second[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[1\] ClockRun:MainClock\|second\[1\]~_emulated ClockRun:MainClock\|second\[1\]~5 " "Register \"ClockRun:MainClock\|second\[1\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[1\]~_emulated\" and latch \"ClockRun:MainClock\|second\[1\]~5\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|second[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[2\] ClockRun:MainClock\|second\[2\]~_emulated ClockRun:MainClock\|second\[2\]~9 " "Register \"ClockRun:MainClock\|second\[2\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[2\]~_emulated\" and latch \"ClockRun:MainClock\|second\[2\]~9\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|second[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[3\] ClockRun:MainClock\|second\[3\]~_emulated ClockRun:MainClock\|second\[3\]~13 " "Register \"ClockRun:MainClock\|second\[3\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[3\]~_emulated\" and latch \"ClockRun:MainClock\|second\[3\]~13\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|second[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[5\] ClockRun:MainClock\|second\[5\]~_emulated ClockRun:MainClock\|second\[5\]~17 " "Register \"ClockRun:MainClock\|second\[5\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[5\]~_emulated\" and latch \"ClockRun:MainClock\|second\[5\]~17\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|second[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[4\] ClockRun:MainClock\|second\[4\]~_emulated ClockRun:MainClock\|second\[4\]~21 " "Register \"ClockRun:MainClock\|second\[4\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[4\]~_emulated\" and latch \"ClockRun:MainClock\|second\[4\]~21\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|second[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[0\] ClockRun:MainClock\|minute\[0\]~_emulated ClockRun:MainClock\|minute\[0\]~1 " "Register \"ClockRun:MainClock\|minute\[0\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[0\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[0\]~1\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|minute[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[1\] ClockRun:MainClock\|minute\[1\]~_emulated ClockRun:MainClock\|minute\[1\]~5 " "Register \"ClockRun:MainClock\|minute\[1\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[1\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[1\]~5\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|minute[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[2\] ClockRun:MainClock\|minute\[2\]~_emulated ClockRun:MainClock\|minute\[2\]~9 " "Register \"ClockRun:MainClock\|minute\[2\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[2\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[2\]~9\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|minute[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[3\] ClockRun:MainClock\|minute\[3\]~_emulated ClockRun:MainClock\|minute\[3\]~13 " "Register \"ClockRun:MainClock\|minute\[3\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[3\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[3\]~13\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|minute[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[5\] ClockRun:MainClock\|minute\[5\]~_emulated ClockRun:MainClock\|minute\[5\]~17 " "Register \"ClockRun:MainClock\|minute\[5\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[5\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[5\]~17\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|minute[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[4\] ClockRun:MainClock\|minute\[4\]~_emulated ClockRun:MainClock\|minute\[4\]~21 " "Register \"ClockRun:MainClock\|minute\[4\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[4\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[4\]~21\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|minute[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[0\] ClockRun:MainClock\|hour\[0\]~_emulated ClockRun:MainClock\|hour\[0\]~1 " "Register \"ClockRun:MainClock\|hour\[0\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[0\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[0\]~1\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[1\] ClockRun:MainClock\|hour\[1\]~_emulated ClockRun:MainClock\|hour\[1\]~5 " "Register \"ClockRun:MainClock\|hour\[1\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[1\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[1\]~5\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[2\] ClockRun:MainClock\|hour\[2\]~_emulated ClockRun:MainClock\|hour\[2\]~9 " "Register \"ClockRun:MainClock\|hour\[2\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[2\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[2\]~9\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[3\] ClockRun:MainClock\|hour\[3\]~_emulated ClockRun:MainClock\|hour\[3\]~13 " "Register \"ClockRun:MainClock\|hour\[3\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[3\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[3\]~13\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[5\] ClockRun:MainClock\|hour\[5\]~_emulated ClockRun:MainClock\|hour\[5\]~17 " "Register \"ClockRun:MainClock\|hour\[5\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[5\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[5\]~17\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[4\] ClockRun:MainClock\|hour\[4\]~_emulated ClockRun:MainClock\|hour\[4\]~21 " "Register \"ClockRun:MainClock\|hour\[4\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[4\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[4\]~21\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545486995881 "|MyClock|ClockRun:MainClock|hour[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1545486995881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545486996524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/output_files/MyClock.map.smsg " "Generated suppressed messages file D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/output_files/MyClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486997286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545486997489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545486997489 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_en " "No output dependent on input pin \"reset_en\"" {  } { { "MyClock.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545486997664 "|MyClock|reset_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545486997664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545486997664 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545486997664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545486997664 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545486997664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545486997664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545486997682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 21:56:37 2018 " "Processing ended: Sat Dec 22 21:56:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545486997682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545486997682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545486997682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545486997682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1545486999372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545486999387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 21:56:38 2018 " "Processing started: Sat Dec 22 21:56:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545486999387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545486999387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MyClock -c MyClock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545486999387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1545486999716 ""}
{ "Info" "0" "" "Project  = MyClock" {  } {  } 0 0 "Project  = MyClock" 0 0 "Fitter" 0 0 1545486999716 ""}
{ "Info" "0" "" "Revision = MyClock" {  } {  } 0 0 "Revision = MyClock" 0 0 "Fitter" 0 0 1545486999716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1545486999859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1545486999859 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MyClock 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"MyClock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545486999875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545486999941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545486999941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545487000350 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545487000382 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545487001313 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1545487001313 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 52 " "No exact pin location assignment(s) for 1 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1545487001645 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1545487013692 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 79 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 79 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1545487013832 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1545487013832 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545487013832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545487013832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545487013832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545487013848 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1545487013848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1545487013848 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545487013848 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1545487014801 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyClock.sdc " "Synopsys Design Constraints File file not found: 'MyClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1545487014801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545487014801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1545487014817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1545487014817 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1545487014817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545487014848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1545487014848 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545487014848 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545487014910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545487022009 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1545487022400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545487025166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545487028968 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545487032064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545487032064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545487033990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1545487041008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545487041008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1545487049470 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545487049470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545487049475 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.00 " "Total time spent on timing analysis during the Fitter is 2.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1545487051996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545487052046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545487052843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545487052843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545487053608 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545487056611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/output_files/MyClock.fit.smsg " "Generated suppressed messages file D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/output_files/MyClock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545487057032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6772 " "Peak virtual memory: 6772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545487057640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 21:57:37 2018 " "Processing ended: Sat Dec 22 21:57:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545487057640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545487057640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545487057640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545487057640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545487059080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545487059080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 21:57:38 2018 " "Processing started: Sat Dec 22 21:57:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545487059080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545487059080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MyClock -c MyClock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545487059080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1545487060339 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545487066803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545487067288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 21:57:47 2018 " "Processing ended: Sat Dec 22 21:57:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545487067288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545487067288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545487067288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545487067288 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545487067998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545487069007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545487069014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 21:57:48 2018 " "Processing started: Sat Dec 22 21:57:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545487069014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487069014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MyClock -c MyClock " "Command: quartus_sta MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487069015 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1545487069377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071131 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071675 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyClock.sdc " "Synopsys Design Constraints File file not found: 'MyClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071708 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " "create_clock -period 1.000 -name KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545487071708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " "create_clock -period 1.000 -name KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545487071708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545487071708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " "create_clock -period 1.000 -name KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545487071708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KeyTimeGet:GetTime\|set_en KeyTimeGet:GetTime\|set_en " "create_clock -period 1.000 -name KeyTimeGet:GetTime\|set_en KeyTimeGet:GetTime\|set_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545487071708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivision:change_clk50_to_one_second\|clk_output FrequencyDivision:change_clk50_to_one_second\|clk_output " "create_clock -period 1.000 -name FrequencyDivision:change_clk50_to_one_second\|clk_output FrequencyDivision:change_clk50_to_one_second\|clk_output" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545487071708 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071708 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071724 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1545487071724 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545487071740 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545487071771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.054 " "Worst-case setup slack is -9.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.054            -127.718 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "   -9.054            -127.718 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.057             -55.716 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "   -8.057             -55.716 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.359            -168.739 CLK_50  " "   -5.359            -168.739 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.739            -107.729 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "   -4.739            -107.729 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.163             -69.229 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -4.163             -69.229 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.443             -30.509 KeyTimeGet:GetTime\|set_en  " "   -2.443             -30.509 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 CLK_50  " "    0.100               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 KeyTimeGet:GetTime\|set_en  " "    0.128               0.000 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.295               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "    0.693               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "    1.221               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "    1.230               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.997 " "Worst-case recovery slack is -1.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997             -33.828 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -1.997             -33.828 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.579 " "Worst-case removal slack is 0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.579               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -127.413 CLK_50  " "   -2.174            -127.413 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.976 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "   -0.394             -13.976 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.045 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -0.394             -10.045 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "    0.212               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 KeyTimeGet:GetTime\|set_en  " "    0.216               0.000 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "    0.229               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071802 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545487071802 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071802 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545487071818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487071849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545487073384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.235 " "Worst-case setup slack is -9.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.235            -130.747 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "   -9.235            -130.747 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.178             -56.557 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "   -8.178             -56.557 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.470            -158.844 CLK_50  " "   -5.470            -158.844 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.902            -107.632 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "   -4.902            -107.632 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.141             -67.578 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -4.141             -67.578 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.369             -28.359 KeyTimeGet:GetTime\|set_en  " "   -2.369             -28.359 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.256 " "Worst-case hold slack is -0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.256              -0.256 CLK_50  " "   -0.256              -0.256 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 KeyTimeGet:GetTime\|set_en  " "    0.054               0.000 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.341               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "    0.705               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "    1.038               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "    1.277               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.955 " "Worst-case recovery slack is -1.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.955             -32.857 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -1.955             -32.857 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.526 " "Worst-case removal slack is 0.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.526               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -130.132 CLK_50  " "   -2.174            -130.132 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.850 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "   -0.394             -12.850 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.792 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -0.394              -9.792 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "    0.224               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 KeyTimeGet:GetTime\|set_en  " "    0.251               0.000 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "    0.282               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487073399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073399 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545487073415 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073415 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545487073415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487073617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545487074947 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.207 " "Worst-case setup slack is -5.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.207             -70.276 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "   -5.207             -70.276 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.470             -30.154 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "   -4.470             -30.154 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.846             -76.163 CLK_50  " "   -3.846             -76.163 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560             -57.329 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "   -2.560             -57.329 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.437             -38.939 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -2.437             -38.939 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963              -9.954 KeyTimeGet:GetTime\|set_en  " "   -0.963              -9.954 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.144 " "Worst-case hold slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.501 KeyTimeGet:GetTime\|set_en  " "   -0.144              -0.501 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.004               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLK_50  " "    0.181               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "    0.405               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "    0.662               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "    0.826               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.411 " "Worst-case recovery slack is -1.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411             -23.857 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -1.411             -23.857 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.222 " "Worst-case removal slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.222               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -93.512 CLK_50  " "   -2.174             -93.512 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "   -0.029              -0.029 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -0.018              -0.018 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 KeyTimeGet:GetTime\|set_en  " "    0.278               0.000 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "    0.287               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "    0.301               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487074971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074971 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545487074987 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487074987 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545487074991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487075195 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545487075195 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487075195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.907 " "Worst-case setup slack is -4.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.907             -67.577 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "   -4.907             -67.577 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.167             -28.304 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "   -4.167             -28.304 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.267             -60.776 CLK_50  " "   -3.267             -60.776 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313             -51.234 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "   -2.313             -51.234 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.185             -35.333 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -2.185             -35.333 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822              -7.970 KeyTimeGet:GetTime\|set_en  " "   -0.822              -7.970 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487075195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.143 " "Worst-case hold slack is -0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -0.511 KeyTimeGet:GetTime\|set_en  " "   -0.143              -0.511 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.018               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 CLK_50  " "    0.130               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "    0.371               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "    0.626               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "    0.726               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487075211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.208 " "Worst-case recovery slack is -1.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208             -20.454 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "   -1.208             -20.454 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487075211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.152 " "Worst-case removal slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.152               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487075211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -93.592 CLK_50  " "   -2.174             -93.592 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en  " "   -0.011              -0.011 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|out_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output  " "    0.026               0.000 FrequencyDivision:change_clk50_to_one_second\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\]  " "    0.320               0.000 KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 KeyTimeGet:GetTime\|set_en  " "    0.328               0.000 KeyTimeGet:GetTime\|set_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready  " "    0.344               0.000 KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545487075211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487075211 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545487075226 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487075226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487076897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487076897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5195 " "Peak virtual memory: 5195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545487076971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 21:57:56 2018 " "Processing ended: Sat Dec 22 21:57:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545487076971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545487076971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545487076971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487076971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545487078241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545487078257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 21:57:58 2018 " "Processing started: Sat Dec 22 21:57:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545487078257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545487078257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MyClock -c MyClock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545487078257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1545487080649 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1545487080714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MyClock.vo D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/simulation/modelsim/ simulation " "Generated file MyClock.vo in folder \"D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545487081082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545487081163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 21:58:01 2018 " "Processing ended: Sat Dec 22 21:58:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545487081163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545487081163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545487081163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545487081163 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545487081869 ""}
