INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/new/cpuclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/new/cputop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProCS202/CPU/CPU.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
