Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\buf_512w_16384d.ip --block-symbol-file --output-directory=C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\buf_512w_16384d --family="Agilex 7" --part=AGIB027R29A1E2VR3
: buf_512w_16384d.ram_2port_0: Targeting device family: Agilex 7.
: buf_512w_16384d.ram_2port_0: In 'Widths/Blk Type' tab, field for 'q_a' output bus will be ignored while using one read port and one write port mode.
: buf_512w_16384d.ram_2port_0: 'Same Port Read-During-Write' tab is unavailable while using one read port and one write port.
: buf_512w_16384d.ram_2port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\buf_512w_16384d.ip --synthesis=VERILOG --output-directory=C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\buf_512w_16384d --family="Agilex 7" --part=AGIB027R29A1E2VR3
: buf_512w_16384d.ram_2port_0: Targeting device family: Agilex 7.
: buf_512w_16384d.ram_2port_0: In 'Widths/Blk Type' tab, field for 'q_a' output bus will be ignored while using one read port and one write port mode.
: buf_512w_16384d.ram_2port_0: 'Same Port Read-During-Write' tab is unavailable while using one read port and one write port.
: buf_512w_16384d.ram_2port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: buf_512w_16384d: "Transforming system: buf_512w_16384d"
Info: buf_512w_16384d: "Naming system components in system: buf_512w_16384d"
Info: buf_512w_16384d: "Processing generation queue"
Info: buf_512w_16384d: "Generating: buf_512w_16384d"
Info: buf_512w_16384d: "Generating: buf_512w_16384d_ram_2port_2050_jx7jgiq"
Info: buf_512w_16384d: Done "buf_512w_16384d" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
