###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       239797   # Number of WRITE/WRITEP commands
num_reads_done                 =       537836   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       435640   # Number of read row buffer hits
num_read_cmds                  =       537836   # Number of READ/READP commands
num_writes_done                =       239812   # Number of read requests issued
num_write_row_hits             =       169980   # Number of write row buffer hits
num_act_cmds                   =       172594   # Number of ACT commands
num_pre_cmds                   =       172573   # Number of PRE commands
num_ondemand_pres              =       148238   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9476991   # Cyles of rank active rank.0
rank_active_cycles.1           =      9202672   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       523009   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       797328   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       724660   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5703   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2118   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1609   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1241   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1936   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2777   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3258   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5143   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        10083   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19121   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           34   # Write cmd latency (cycles)
write_latency[20-39]           =          842   # Write cmd latency (cycles)
write_latency[40-59]           =         1464   # Write cmd latency (cycles)
write_latency[60-79]           =         3689   # Write cmd latency (cycles)
write_latency[80-99]           =         7213   # Write cmd latency (cycles)
write_latency[100-119]         =         9951   # Write cmd latency (cycles)
write_latency[120-139]         =        15116   # Write cmd latency (cycles)
write_latency[140-159]         =        16495   # Write cmd latency (cycles)
write_latency[160-179]         =        17517   # Write cmd latency (cycles)
write_latency[180-199]         =        17604   # Write cmd latency (cycles)
write_latency[200-]            =       149872   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       229675   # Read request latency (cycles)
read_latency[40-59]            =        77836   # Read request latency (cycles)
read_latency[60-79]            =        74510   # Read request latency (cycles)
read_latency[80-99]            =        23892   # Read request latency (cycles)
read_latency[100-119]          =        17179   # Read request latency (cycles)
read_latency[120-139]          =        13786   # Read request latency (cycles)
read_latency[140-159]          =        10647   # Read request latency (cycles)
read_latency[160-179]          =         8512   # Read request latency (cycles)
read_latency[180-199]          =         7002   # Read request latency (cycles)
read_latency[200-]             =        74796   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.19707e+09   # Write energy
read_energy                    =  2.16855e+09   # Read energy
act_energy                     =  4.72217e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51044e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.82717e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91364e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74247e+09   # Active standby energy rank.1
average_read_latency           =      112.656   # Average read request latency (cycles)
average_interarrival           =      12.8592   # Average request interarrival latency (cycles)
total_energy                   =  1.68324e+10   # Total energy (pJ)
average_power                  =      1683.24   # Average power (mW)
average_bandwidth              =      6.63593   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       236004   # Number of WRITE/WRITEP commands
num_reads_done                 =       531941   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       453252   # Number of read row buffer hits
num_read_cmds                  =       531941   # Number of READ/READP commands
num_writes_done                =       236031   # Number of read requests issued
num_write_row_hits             =       187094   # Number of write row buffer hits
num_act_cmds                   =       128021   # Number of ACT commands
num_pre_cmds                   =       128003   # Number of PRE commands
num_ondemand_pres              =       105284   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9372617   # Cyles of rank active rank.0
rank_active_cycles.1           =      9296475   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       627383   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       703525   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       714181   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6480   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2225   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1584   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1258   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1926   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2764   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3261   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5186   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        10212   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18896   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           32   # Write cmd latency (cycles)
write_latency[20-39]           =         1086   # Write cmd latency (cycles)
write_latency[40-59]           =         2303   # Write cmd latency (cycles)
write_latency[60-79]           =         5813   # Write cmd latency (cycles)
write_latency[80-99]           =        10802   # Write cmd latency (cycles)
write_latency[100-119]         =        13454   # Write cmd latency (cycles)
write_latency[120-139]         =        15802   # Write cmd latency (cycles)
write_latency[140-159]         =        15227   # Write cmd latency (cycles)
write_latency[160-179]         =        15585   # Write cmd latency (cycles)
write_latency[180-199]         =        15593   # Write cmd latency (cycles)
write_latency[200-]            =       140307   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       251361   # Read request latency (cycles)
read_latency[40-59]            =        79370   # Read request latency (cycles)
read_latency[60-79]            =        64722   # Read request latency (cycles)
read_latency[80-99]            =        23105   # Read request latency (cycles)
read_latency[100-119]          =        16118   # Read request latency (cycles)
read_latency[120-139]          =        12626   # Read request latency (cycles)
read_latency[140-159]          =         8770   # Read request latency (cycles)
read_latency[160-179]          =         7044   # Read request latency (cycles)
read_latency[180-199]          =         5730   # Read request latency (cycles)
read_latency[200-]             =        63094   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.17813e+09   # Write energy
read_energy                    =  2.14479e+09   # Read energy
act_energy                     =  3.50265e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.01144e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.37692e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84851e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.801e+09   # Active standby energy rank.1
average_read_latency           =      102.879   # Average read request latency (cycles)
average_interarrival           =      13.0212   # Average request interarrival latency (cycles)
total_energy                   =  1.66662e+10   # Total energy (pJ)
average_power                  =      1666.62   # Average power (mW)
average_bandwidth              =      6.55336   # Average bandwidth
