

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL_KERN_I'
================================================================
* Date:           Sat Mar 18 14:01:59 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.491 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL_KERN_I  |       29|       29|        10|          1|          1|    21|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|    418|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     341|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     341|    531|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_2ns_6ns_6ns_8_4_1_U24  |mac_muladd_2ns_6ns_6ns_8_4_1  |  i0 * i1 + i2|
    |mul_mul_16s_16s_29_4_1_U25        |mul_mul_16s_16s_29_4_1        |       i0 * i1|
    |mul_mul_16s_16s_29_4_1_U26        |mul_mul_16s_16s_29_4_1        |       i0 * i1|
    |mul_mul_16s_16s_29_4_1_U27        |mul_mul_16s_16s_29_4_1        |       i0 * i1|
    |mul_mul_16s_16s_29_4_1_U28        |mul_mul_16s_16s_29_4_1        |       i0 * i1|
    |mul_mul_16s_16s_29_4_1_U29        |mul_mul_16s_16s_29_4_1        |       i0 * i1|
    |mul_mul_16s_16s_29_4_1_U30        |mul_mul_16s_16s_29_4_1        |       i0 * i1|
    |mul_mul_16s_16s_29_4_1_U31        |mul_mul_16s_16s_29_4_1        |       i0 * i1|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1319_1_fu_366_p2   |         +|   0|  0|  61|          61|          61|
    |add_ln1319_2_fu_398_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln1319_3_fu_408_p2   |         +|   0|  0|  13|          10|           2|
    |add_ln1319_4_fu_418_p2   |         +|   0|  0|  13|          10|           2|
    |add_ln1319_5_fu_428_p2   |         +|   0|  0|  13|          10|           3|
    |add_ln1319_6_fu_438_p2   |         +|   0|  0|  13|          10|           3|
    |add_ln1319_7_fu_448_p2   |         +|   0|  0|  13|          10|           3|
    |add_ln1319_fu_316_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln44_13_fu_268_p2    |         +|   0|  0|  13|           5|           1|
    |add_ln44_fu_280_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln48_fu_322_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln859_10_fu_656_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln859_12_fu_672_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln859_14_fu_680_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln859_16_fu_684_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln859_4_fu_650_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln859_6_fu_662_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln859_8_fu_668_p2    |         +|   0|  0|  16|          16|          16|
    |empty_98_fu_461_p2       |         +|   0|  0|  14|           6|           6|
    |sub_ln1319_1_fu_357_p2   |         -|   0|  0|  61|          61|          61|
    |sub_ln1319_2_fu_388_p2   |         -|   0|  0|  13|          10|          10|
    |icmp_ln44_fu_262_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln48_fu_286_p2      |      icmp|   0|  0|   8|           3|           2|
    |select_ln44_1_fu_300_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln44_fu_292_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 418|         338|         286|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_chan_load            |   9|          2|    2|          4|
    |ap_sig_allocacmp_i_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |chan_fu_110                           |   9|          2|    2|          4|
    |i_fu_106                              |   9|          2|    3|          6|
    |indvar_flatten_fu_114                 |   9|          2|    5|         10|
    |val_V_fu_102                          |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   38|         76|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |W_buf_load_1_reg_873               |  16|   0|   16|          0|
    |W_buf_load_2_reg_878               |  16|   0|   16|          0|
    |W_buf_load_3_reg_883               |  16|   0|   16|          0|
    |W_buf_load_4_reg_888               |  16|   0|   16|          0|
    |W_buf_load_5_reg_893               |  16|   0|   16|          0|
    |W_buf_load_6_reg_898               |  16|   0|   16|          0|
    |W_buf_load_reg_868                 |  16|   0|   16|          0|
    |add_ln1319_reg_806                 |   7|   0|    7|          0|
    |add_ln859_10_reg_983               |  16|   0|   16|          0|
    |add_ln859_12_reg_993               |  16|   0|   16|          0|
    |add_ln859_6_reg_988                |  16|   0|   16|          0|
    |add_ln859_6_reg_988_pp0_iter8_reg  |  16|   0|   16|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |chan_fu_110                        |   2|   0|    2|          0|
    |i_fu_106                           |   3|   0|    3|          0|
    |icmp_ln44_reg_791                  |   1|   0|    1|          0|
    |indvar_flatten_fu_114              |   5|   0|    5|          0|
    |select_ln44_reg_795                |   3|   0|    3|          0|
    |select_ln44_reg_795_pp0_iter1_reg  |   3|   0|    3|          0|
    |sub_ln1319_2_reg_812               |  10|   0|   10|          0|
    |trunc_ln864_3_reg_973              |  16|   0|   16|          0|
    |trunc_ln864_4_reg_978              |  16|   0|   16|          0|
    |val_V_fu_102                       |  16|   0|   16|          0|
    |icmp_ln44_reg_791                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 341|  32|  278|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I|  return value|
|sub_ln1319        |   in|    6|     ap_none|                        sub_ln1319|        scalar|
|W_buf_address0    |  out|   10|   ap_memory|                             W_buf|         array|
|W_buf_ce0         |  out|    1|   ap_memory|                             W_buf|         array|
|W_buf_q0          |   in|   16|   ap_memory|                             W_buf|         array|
|W_buf_address1    |  out|   10|   ap_memory|                             W_buf|         array|
|W_buf_ce1         |  out|    1|   ap_memory|                             W_buf|         array|
|W_buf_q1          |   in|   16|   ap_memory|                             W_buf|         array|
|W_buf_address2    |  out|   10|   ap_memory|                             W_buf|         array|
|W_buf_ce2         |  out|    1|   ap_memory|                             W_buf|         array|
|W_buf_q2          |   in|   16|   ap_memory|                             W_buf|         array|
|W_buf_address3    |  out|   10|   ap_memory|                             W_buf|         array|
|W_buf_ce3         |  out|    1|   ap_memory|                             W_buf|         array|
|W_buf_q3          |   in|   16|   ap_memory|                             W_buf|         array|
|W_buf_address4    |  out|   10|   ap_memory|                             W_buf|         array|
|W_buf_ce4         |  out|    1|   ap_memory|                             W_buf|         array|
|W_buf_q4          |   in|   16|   ap_memory|                             W_buf|         array|
|W_buf_address5    |  out|   10|   ap_memory|                             W_buf|         array|
|W_buf_ce5         |  out|    1|   ap_memory|                             W_buf|         array|
|W_buf_q5          |   in|   16|   ap_memory|                             W_buf|         array|
|W_buf_address6    |  out|   10|   ap_memory|                             W_buf|         array|
|W_buf_ce6         |  out|    1|   ap_memory|                             W_buf|         array|
|W_buf_q6          |   in|   16|   ap_memory|                             W_buf|         array|
|select_ln31_1     |   in|    6|     ap_none|                     select_ln31_1|        scalar|
|X_buf_address0    |  out|    8|   ap_memory|                             X_buf|         array|
|X_buf_ce0         |  out|    1|   ap_memory|                             X_buf|         array|
|X_buf_q0          |   in|  736|   ap_memory|                             X_buf|         array|
|val_V_out         |  out|   16|      ap_vld|                         val_V_out|       pointer|
|val_V_out_ap_vld  |  out|    1|      ap_vld|                         val_V_out|       pointer|
+------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%val_V = alloca i32 1"   --->   Operation 13 'alloca' 'val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 15 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln31_1"   --->   Operation 17 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 18 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 19 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %val_V"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [conv_7x7.cpp:44]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.36ns)   --->   "%icmp_ln44 = icmp_eq  i5 %indvar_flatten_load, i5 21" [conv_7x7.cpp:44]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.78ns)   --->   "%add_ln44_13 = add i5 %indvar_flatten_load, i5 1" [conv_7x7.cpp:44]   --->   Operation 28 'add' 'add_ln44_13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc50, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.exitStub" [conv_7x7.cpp:44]   --->   Operation 29 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [conv_7x7.cpp:48]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%chan_load = load i2 %chan" [conv_7x7.cpp:44]   --->   Operation 31 'load' 'chan_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.56ns)   --->   "%add_ln44 = add i2 %chan_load, i2 1" [conv_7x7.cpp:44]   --->   Operation 32 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln48 = icmp_eq  i3 %i_load, i3 7" [conv_7x7.cpp:48]   --->   Operation 33 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln44 = select i1 %icmp_ln48, i3 0, i3 %i_load" [conv_7x7.cpp:44]   --->   Operation 34 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%select_ln44_1 = select i1 %icmp_ln48, i2 %add_ln44, i2 %chan_load" [conv_7x7.cpp:44]   --->   Operation 35 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln44_1_cast1 = zext i2 %select_ln44_1" [conv_7x7.cpp:44]   --->   Operation 36 'zext' 'select_ln44_1_cast1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i2 %select_ln44_1" [conv_7x7.cpp:44]   --->   Operation 37 'zext' 'select_ln44_1_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [3/3] (1.05ns) (grouped into DSP with root node empty_99)   --->   "%empty_97 = mul i8 %select_ln44_1_cast, i8 52" [conv_7x7.cpp:44]   --->   Operation 38 'mul' 'empty_97' <Predicate = (!icmp_ln44)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %select_ln44_1_cast1"   --->   Operation 39 'add' 'add_ln1319' <Predicate = (!icmp_ln44)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln48 = add i3 %select_ln44, i3 1" [conv_7x7.cpp:48]   --->   Operation 40 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln48 = store i5 %add_ln44_13, i5 %indvar_flatten" [conv_7x7.cpp:48]   --->   Operation 41 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln48 = store i2 %select_ln44_1, i2 %chan" [conv_7x7.cpp:48]   --->   Operation 42 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln48 = store i3 %add_ln48, i3 %i" [conv_7x7.cpp:48]   --->   Operation 43 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 44 [2/3] (1.05ns) (grouped into DSP with root node empty_99)   --->   "%empty_97 = mul i8 %select_ln44_1_cast, i8 52" [conv_7x7.cpp:44]   --->   Operation 44 'mul' 'empty_97' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i7 %add_ln1319"   --->   Operation 45 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln1319, i3 0"   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i10 %tmp"   --->   Operation 47 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_1 = sub i61 %sext_ln1319_20, i61 %sext_ln1319"   --->   Operation 48 'sub' 'sub_ln1319_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln44"   --->   Operation 49 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1319_1 = add i61 %sub_ln1319_1, i61 %zext_ln1319"   --->   Operation 50 'add' 'add_ln1319_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1319 = trunc i61 %add_ln1319_1"   --->   Operation 51 'trunc' 'trunc_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1319_20 = trunc i61 %add_ln1319_1"   --->   Operation 52 'trunc' 'trunc_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln1319_20, i3 0"   --->   Operation 53 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%sub_ln1319_2 = sub i10 %p_shl1, i10 %trunc_ln1319"   --->   Operation 54 'sub' 'sub_ln1319_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node empty_99)   --->   "%empty_97 = mul i8 %select_ln44_1_cast, i8 52" [conv_7x7.cpp:44]   --->   Operation 55 'mul' 'empty_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1319_134 = zext i10 %sub_ln1319_2"   --->   Operation 56 'zext' 'zext_ln1319_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%W_buf_addr = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_134"   --->   Operation 57 'getelementptr' 'W_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln1319_2 = add i10 %sub_ln1319_2, i10 1"   --->   Operation 58 'add' 'add_ln1319_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1319_135 = zext i10 %add_ln1319_2"   --->   Operation 59 'zext' 'zext_ln1319_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%W_buf_addr_1 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_135"   --->   Operation 60 'getelementptr' 'W_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln1319_3 = add i10 %sub_ln1319_2, i10 2"   --->   Operation 61 'add' 'add_ln1319_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1319_136 = zext i10 %add_ln1319_3"   --->   Operation 62 'zext' 'zext_ln1319_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%W_buf_addr_2 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_136"   --->   Operation 63 'getelementptr' 'W_buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln1319_4 = add i10 %sub_ln1319_2, i10 3"   --->   Operation 64 'add' 'add_ln1319_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1319_137 = zext i10 %add_ln1319_4"   --->   Operation 65 'zext' 'zext_ln1319_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%W_buf_addr_3 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_137"   --->   Operation 66 'getelementptr' 'W_buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln1319_5 = add i10 %sub_ln1319_2, i10 4"   --->   Operation 67 'add' 'add_ln1319_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1319_138 = zext i10 %add_ln1319_5"   --->   Operation 68 'zext' 'zext_ln1319_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%W_buf_addr_4 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_138"   --->   Operation 69 'getelementptr' 'W_buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln1319_6 = add i10 %sub_ln1319_2, i10 5"   --->   Operation 70 'add' 'add_ln1319_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1319_139 = zext i10 %add_ln1319_6"   --->   Operation 71 'zext' 'zext_ln1319_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%W_buf_addr_5 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_139"   --->   Operation 72 'getelementptr' 'W_buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln1319_7 = add i10 %sub_ln1319_2, i10 6"   --->   Operation 73 'add' 'add_ln1319_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1319_140 = zext i10 %add_ln1319_7"   --->   Operation 74 'zext' 'zext_ln1319_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%W_buf_addr_6 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_140"   --->   Operation 75 'getelementptr' 'W_buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %select_ln44" [conv_7x7.cpp:44]   --->   Operation 76 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.82ns)   --->   "%empty_98 = add i6 %i_cast, i6 %select_ln31_1_read" [conv_7x7.cpp:44]   --->   Operation 77 'add' 'empty_98' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %empty_98" [conv_7x7.cpp:44]   --->   Operation 78 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_99 = add i8 %empty_97, i8 %p_cast2" [conv_7x7.cpp:44]   --->   Operation 79 'add' 'empty_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%W_buf_load = load i10 %W_buf_addr"   --->   Operation 80 'load' 'W_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%W_buf_load_1 = load i10 %W_buf_addr_1"   --->   Operation 81 'load' 'W_buf_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%W_buf_load_2 = load i10 %W_buf_addr_2"   --->   Operation 82 'load' 'W_buf_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%W_buf_load_3 = load i10 %W_buf_addr_3"   --->   Operation 83 'load' 'W_buf_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%W_buf_load_4 = load i10 %W_buf_addr_4"   --->   Operation 84 'load' 'W_buf_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%W_buf_load_5 = load i10 %W_buf_addr_5"   --->   Operation 85 'load' 'W_buf_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 86 [2/2] (3.25ns)   --->   "%W_buf_load_6 = load i10 %W_buf_addr_6"   --->   Operation 86 'load' 'W_buf_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_99 = add i8 %empty_97, i8 %p_cast2" [conv_7x7.cpp:44]   --->   Operation 87 'add' 'empty_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_99" [conv_7x7.cpp:44]   --->   Operation 88 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%X_buf_addr = getelementptr i736 %X_buf, i64 0, i64 %p_cast" [conv_7x7.cpp:44]   --->   Operation 89 'getelementptr' 'X_buf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%X_buf_load = load i8 %X_buf_addr" [conv_7x7.cpp:44]   --->   Operation 90 'load' 'X_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%W_buf_load = load i10 %W_buf_addr"   --->   Operation 91 'load' 'W_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%W_buf_load_1 = load i10 %W_buf_addr_1"   --->   Operation 92 'load' 'W_buf_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%W_buf_load_2 = load i10 %W_buf_addr_2"   --->   Operation 93 'load' 'W_buf_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 94 [1/2] (3.25ns)   --->   "%W_buf_load_3 = load i10 %W_buf_addr_3"   --->   Operation 94 'load' 'W_buf_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%W_buf_load_4 = load i10 %W_buf_addr_4"   --->   Operation 95 'load' 'W_buf_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%W_buf_load_5 = load i10 %W_buf_addr_5"   --->   Operation 96 'load' 'W_buf_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%W_buf_load_6 = load i10 %W_buf_addr_6"   --->   Operation 97 'load' 'W_buf_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%X_buf_load = load i8 %X_buf_addr" [conv_7x7.cpp:44]   --->   Operation 98 'load' 'X_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln1317 = trunc i736 %X_buf_load"   --->   Operation 99 'trunc' 'trunc_ln1317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i16 %trunc_ln1317"   --->   Operation 100 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i16 %W_buf_load"   --->   Operation 101 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864"   --->   Operation 102 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_5_s = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 16, i32 31"   --->   Operation 103 'partselect' 'tmp_5_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i16 %tmp_5_s"   --->   Operation 104 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i16 %W_buf_load_1"   --->   Operation 105 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2"   --->   Operation 106 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_5_1 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 32, i32 47"   --->   Operation 107 'partselect' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i16 %tmp_5_1"   --->   Operation 108 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i16 %W_buf_load_2"   --->   Operation 109 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4"   --->   Operation 110 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_5_2 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 48, i32 63"   --->   Operation 111 'partselect' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i16 %tmp_5_2"   --->   Operation 112 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i16 %W_buf_load_3"   --->   Operation 113 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6"   --->   Operation 114 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5_3 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 64, i32 79"   --->   Operation 115 'partselect' 'tmp_5_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i16 %tmp_5_3"   --->   Operation 116 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i16 %W_buf_load_4"   --->   Operation 117 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8"   --->   Operation 118 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5_4 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 80, i32 95"   --->   Operation 119 'partselect' 'tmp_5_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i16 %tmp_5_4"   --->   Operation 120 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i16 %W_buf_load_5"   --->   Operation 121 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10"   --->   Operation 122 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_5_5 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 96, i32 111"   --->   Operation 123 'partselect' 'tmp_5_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln864_12 = sext i16 %tmp_5_5"   --->   Operation 124 'sext' 'sext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln864_13 = sext i16 %W_buf_load_6"   --->   Operation 125 'sext' 'sext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_12"   --->   Operation 126 'mul' 'mul_ln864_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864"   --->   Operation 127 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2"   --->   Operation 128 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 129 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4"   --->   Operation 129 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6"   --->   Operation 130 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8"   --->   Operation 131 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10"   --->   Operation 132 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_12"   --->   Operation 133 'mul' 'mul_ln864_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 134 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864"   --->   Operation 134 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2"   --->   Operation 135 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4"   --->   Operation 136 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6"   --->   Operation 137 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8"   --->   Operation 138 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 139 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10"   --->   Operation 139 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_12"   --->   Operation 140 'mul' 'mul_ln864_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 141 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864"   --->   Operation 141 'mul' 'mul_ln864' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28"   --->   Operation 142 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2"   --->   Operation 143 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_1, i32 13, i32 28"   --->   Operation 144 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4"   --->   Operation 145 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_2, i32 13, i32 28"   --->   Operation 146 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6"   --->   Operation 147 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_3, i32 13, i32 28"   --->   Operation 148 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8"   --->   Operation 149 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_4, i32 13, i32 28"   --->   Operation 150 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10"   --->   Operation 151 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_5, i32 13, i32 28"   --->   Operation 152 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_12"   --->   Operation 153 'mul' 'mul_ln864_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_6, i32 13, i32 28"   --->   Operation 154 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_4 = add i16 %trunc_ln864_1, i16 %trunc_ln864_2"   --->   Operation 155 'add' 'add_ln859_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 156 [1/1] (2.07ns)   --->   "%add_ln859_10 = add i16 %trunc_ln864_5, i16 %trunc_ln864_6"   --->   Operation 156 'add' 'add_ln859_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_6 = add i16 %add_ln859_4, i16 %trunc_ln"   --->   Operation 157 'add' 'add_ln859_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_8 = add i16 %trunc_ln864_3, i16 %trunc_ln864_4"   --->   Operation 158 'add' 'add_ln859_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 159 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_12 = add i16 %add_ln859_10, i16 %add_ln859_8"   --->   Operation 159 'add' 'add_ln859_12' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%val_V_load34 = load i16 %val_V"   --->   Operation 169 'load' 'val_V_load34' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %val_V_out, i16 %val_V_load34"   --->   Operation 170 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 171 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.49>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%val_V_load = load i16 %val_V"   --->   Operation 160 'load' 'val_V_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 162 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 163 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_7x7.cpp:41]   --->   Operation 164 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_14 = add i16 %add_ln859_6, i16 %add_ln859_12"   --->   Operation 165 'add' 'add_ln859_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 166 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_16 = add i16 %add_ln859_14, i16 %val_V_load"   --->   Operation 166 'add' 'add_ln859_16' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln48 = store i16 %add_ln859_16, i16 %val_V" [conv_7x7.cpp:48]   --->   Operation 167 'store' 'store_ln48' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body16" [conv_7x7.cpp:48]   --->   Operation 168 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln1319]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ select_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_V               (alloca           ) [ 01111111111]
i                   (alloca           ) [ 01000000000]
chan                (alloca           ) [ 01000000000]
indvar_flatten      (alloca           ) [ 01000000000]
select_ln31_1_read  (read             ) [ 01110000000]
sub_ln1319_read     (read             ) [ 00000000000]
sub_ln1319_cast     (sext             ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
indvar_flatten_load (load             ) [ 00000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000]
icmp_ln44           (icmp             ) [ 01111111110]
add_ln44_13         (add              ) [ 00000000000]
br_ln44             (br               ) [ 00000000000]
i_load              (load             ) [ 00000000000]
chan_load           (load             ) [ 00000000000]
add_ln44            (add              ) [ 00000000000]
icmp_ln48           (icmp             ) [ 00000000000]
select_ln44         (select           ) [ 01110000000]
select_ln44_1       (select           ) [ 00000000000]
select_ln44_1_cast1 (zext             ) [ 00000000000]
select_ln44_1_cast  (zext             ) [ 01110000000]
add_ln1319          (add              ) [ 01100000000]
add_ln48            (add              ) [ 00000000000]
store_ln48          (store            ) [ 00000000000]
store_ln48          (store            ) [ 00000000000]
store_ln48          (store            ) [ 00000000000]
sext_ln1319         (sext             ) [ 00000000000]
tmp                 (bitconcatenate   ) [ 00000000000]
sext_ln1319_20      (sext             ) [ 00000000000]
sub_ln1319_1        (sub              ) [ 00000000000]
zext_ln1319         (zext             ) [ 00000000000]
add_ln1319_1        (add              ) [ 00000000000]
trunc_ln1319        (trunc            ) [ 00000000000]
trunc_ln1319_20     (trunc            ) [ 00000000000]
p_shl1              (bitconcatenate   ) [ 00000000000]
sub_ln1319_2        (sub              ) [ 01010000000]
empty_97            (mul              ) [ 01001000000]
zext_ln1319_134     (zext             ) [ 00000000000]
W_buf_addr          (getelementptr    ) [ 01001000000]
add_ln1319_2        (add              ) [ 00000000000]
zext_ln1319_135     (zext             ) [ 00000000000]
W_buf_addr_1        (getelementptr    ) [ 01001000000]
add_ln1319_3        (add              ) [ 00000000000]
zext_ln1319_136     (zext             ) [ 00000000000]
W_buf_addr_2        (getelementptr    ) [ 01001000000]
add_ln1319_4        (add              ) [ 00000000000]
zext_ln1319_137     (zext             ) [ 00000000000]
W_buf_addr_3        (getelementptr    ) [ 01001000000]
add_ln1319_5        (add              ) [ 00000000000]
zext_ln1319_138     (zext             ) [ 00000000000]
W_buf_addr_4        (getelementptr    ) [ 01001000000]
add_ln1319_6        (add              ) [ 00000000000]
zext_ln1319_139     (zext             ) [ 00000000000]
W_buf_addr_5        (getelementptr    ) [ 01001000000]
add_ln1319_7        (add              ) [ 00000000000]
zext_ln1319_140     (zext             ) [ 00000000000]
W_buf_addr_6        (getelementptr    ) [ 01001000000]
i_cast              (zext             ) [ 00000000000]
empty_98            (add              ) [ 00000000000]
p_cast2             (zext             ) [ 01001000000]
empty_99            (add              ) [ 00000000000]
p_cast              (zext             ) [ 00000000000]
X_buf_addr          (getelementptr    ) [ 01000100000]
W_buf_load          (load             ) [ 01000100000]
W_buf_load_1        (load             ) [ 01000100000]
W_buf_load_2        (load             ) [ 01000100000]
W_buf_load_3        (load             ) [ 01000100000]
W_buf_load_4        (load             ) [ 01000100000]
W_buf_load_5        (load             ) [ 01000100000]
W_buf_load_6        (load             ) [ 01000100000]
X_buf_load          (load             ) [ 00000000000]
trunc_ln1317        (trunc            ) [ 00000000000]
sext_ln864          (sext             ) [ 01000011100]
sext_ln864_1        (sext             ) [ 01000011100]
tmp_5_s             (partselect       ) [ 00000000000]
sext_ln864_2        (sext             ) [ 01000011100]
sext_ln864_3        (sext             ) [ 01000011100]
tmp_5_1             (partselect       ) [ 00000000000]
sext_ln864_4        (sext             ) [ 01000011100]
sext_ln864_5        (sext             ) [ 01000011100]
tmp_5_2             (partselect       ) [ 00000000000]
sext_ln864_6        (sext             ) [ 01000011100]
sext_ln864_7        (sext             ) [ 01000011100]
tmp_5_3             (partselect       ) [ 00000000000]
sext_ln864_8        (sext             ) [ 01000011100]
sext_ln864_9        (sext             ) [ 01000011100]
tmp_5_4             (partselect       ) [ 00000000000]
sext_ln864_10       (sext             ) [ 01000011100]
sext_ln864_11       (sext             ) [ 01000011100]
tmp_5_5             (partselect       ) [ 00000000000]
sext_ln864_12       (sext             ) [ 01000011100]
sext_ln864_13       (sext             ) [ 01000011100]
mul_ln864           (mul              ) [ 00000000000]
trunc_ln            (partselect       ) [ 00000000000]
mul_ln864_1         (mul              ) [ 00000000000]
trunc_ln864_1       (partselect       ) [ 00000000000]
mul_ln864_2         (mul              ) [ 00000000000]
trunc_ln864_2       (partselect       ) [ 00000000000]
mul_ln864_3         (mul              ) [ 00000000000]
trunc_ln864_3       (partselect       ) [ 01000000010]
mul_ln864_4         (mul              ) [ 00000000000]
trunc_ln864_4       (partselect       ) [ 01000000010]
mul_ln864_5         (mul              ) [ 00000000000]
trunc_ln864_5       (partselect       ) [ 00000000000]
mul_ln864_6         (mul              ) [ 00000000000]
trunc_ln864_6       (partselect       ) [ 00000000000]
add_ln859_4         (add              ) [ 00000000000]
add_ln859_10        (add              ) [ 01000000010]
add_ln859_6         (add              ) [ 01000000011]
add_ln859_8         (add              ) [ 00000000000]
add_ln859_12        (add              ) [ 01000000001]
val_V_load          (load             ) [ 00000000000]
specloopname_ln0    (specloopname     ) [ 00000000000]
empty               (speclooptripcount) [ 00000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000]
specloopname_ln41   (specloopname     ) [ 00000000000]
add_ln859_14        (add              ) [ 00000000000]
add_ln859_16        (add              ) [ 00000000000]
store_ln48          (store            ) [ 00000000000]
br_ln48             (br               ) [ 00000000000]
val_V_load34        (load             ) [ 00000000000]
write_ln0           (write            ) [ 00000000000]
ret_ln0             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln1319">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln1319"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln31_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="val_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i736.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHANNEL_KERN_I_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="val_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="chan_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="chan/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="select_ln31_1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sub_ln1319_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln1319_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="W_buf_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="W_buf_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_1/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="W_buf_addr_2_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_2/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="W_buf_addr_3_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_3/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="W_buf_addr_4_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_4/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="W_buf_addr_5_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_5/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="W_buf_addr_6_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_6/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="191" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="192" dir="0" index="5" bw="16" slack="0"/>
<pin id="193" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="8" bw="10" slack="0"/>
<pin id="196" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="10" bw="0" slack="0"/>
<pin id="199" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="200" dir="0" index="13" bw="16" slack="0"/>
<pin id="201" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="16" bw="10" slack="0"/>
<pin id="204" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="20" bw="10" slack="2147483647"/>
<pin id="208" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="209" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="24" bw="10" slack="2147483647"/>
<pin id="212" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="1"/>
<pin id="194" dir="1" index="7" bw="16" slack="1"/>
<pin id="198" dir="1" index="11" bw="16" slack="1"/>
<pin id="202" dir="1" index="15" bw="16" slack="1"/>
<pin id="206" dir="1" index="19" bw="16" slack="1"/>
<pin id="210" dir="1" index="23" bw="16" slack="1"/>
<pin id="214" dir="1" index="27" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_buf_load/3 W_buf_load_1/3 W_buf_load_2/3 W_buf_load_3/3 W_buf_load_4/3 W_buf_load_5/3 W_buf_load_6/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="X_buf_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="736" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_buf_addr/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="736" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_buf_load/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_ln1319_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln1319_cast/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="indvar_flatten_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln44_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln44_13_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_13/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="chan_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="chan_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln44_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln48_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln44_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln44_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="0" index="2" bw="2" slack="0"/>
<pin id="304" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln44_1_cast1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln44_1_cast1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln44_1_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln44_1_cast/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln1319_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln48_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln48_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln48_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="2" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln48_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln1319_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="1"/>
<pin id="345" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="1"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln1319_20_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_20/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln1319_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln1319_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="1"/>
<pin id="365" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln1319_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln1319_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln1319_20_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="13" slack="0"/>
<pin id="378" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1319_20/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_shl1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln1319_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="10" slack="0"/>
<pin id="391" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319_2/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln1319_134_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_134/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln1319_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_2/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln1319_135_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_135/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln1319_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_3/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln1319_136_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_136/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln1319_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="1"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_4/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln1319_137_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_137/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln1319_5_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_5/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln1319_138_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_138/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln1319_6_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="1"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_6/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln1319_139_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_139/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln1319_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="1"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_7/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln1319_140_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_140/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="2"/>
<pin id="460" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="empty_98_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="0" index="1" bw="6" slack="2"/>
<pin id="464" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_98/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_cast2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln1317_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="736" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1317/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln864_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln864_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_1/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_5_s_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="736" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_s/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln864_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_2/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln864_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="1"/>
<pin id="501" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_3/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_5_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="0" index="1" bw="736" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="0"/>
<pin id="506" dir="0" index="3" bw="7" slack="0"/>
<pin id="507" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_1/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln864_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_4/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln864_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="1"/>
<pin id="518" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_5/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_5_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="736" slack="0"/>
<pin id="522" dir="0" index="2" bw="7" slack="0"/>
<pin id="523" dir="0" index="3" bw="7" slack="0"/>
<pin id="524" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_2/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln864_6_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_6/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln864_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="1"/>
<pin id="535" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_7/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_5_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="736" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="0" index="3" bw="8" slack="0"/>
<pin id="541" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_3/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln864_8_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_8/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln864_9_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_9/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_5_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="736" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="0" index="3" bw="8" slack="0"/>
<pin id="558" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_4/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln864_10_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_10/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln864_11_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_11/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_5_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="736" slack="0"/>
<pin id="573" dir="0" index="2" bw="8" slack="0"/>
<pin id="574" dir="0" index="3" bw="8" slack="0"/>
<pin id="575" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_5/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln864_12_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_12/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sext_ln864_13_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="1"/>
<pin id="586" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864_13/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="0" index="1" bw="29" slack="0"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="0" index="3" bw="6" slack="0"/>
<pin id="592" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln864_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="0" index="1" bw="29" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="0" index="3" bw="6" slack="0"/>
<pin id="601" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_1/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln864_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="0" index="1" bw="29" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="0" index="3" bw="6" slack="0"/>
<pin id="610" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_2/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln864_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="29" slack="0"/>
<pin id="617" dir="0" index="2" bw="5" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_3/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln864_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="29" slack="0"/>
<pin id="626" dir="0" index="2" bw="5" slack="0"/>
<pin id="627" dir="0" index="3" bw="6" slack="0"/>
<pin id="628" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_4/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln864_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="0" index="1" bw="29" slack="0"/>
<pin id="635" dir="0" index="2" bw="5" slack="0"/>
<pin id="636" dir="0" index="3" bw="6" slack="0"/>
<pin id="637" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_5/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln864_6_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="0" index="1" bw="29" slack="0"/>
<pin id="644" dir="0" index="2" bw="5" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_6/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln859_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_4/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln859_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_10/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln859_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_6/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln859_8_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="1"/>
<pin id="670" dir="0" index="1" bw="16" slack="1"/>
<pin id="671" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_8/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln859_12_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_12/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="val_V_load_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="9"/>
<pin id="679" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_V_load/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln859_14_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="2"/>
<pin id="682" dir="0" index="1" bw="16" slack="1"/>
<pin id="683" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_14/10 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln859_16_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_16/10 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln48_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="0"/>
<pin id="692" dir="0" index="1" bw="16" slack="9"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/10 "/>
</bind>
</comp>

<comp id="695" class="1004" name="val_V_load34_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="8"/>
<pin id="697" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_V_load34/9 "/>
</bind>
</comp>

<comp id="699" class="1007" name="grp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="0" index="1" bw="6" slack="0"/>
<pin id="702" dir="0" index="2" bw="6" slack="0"/>
<pin id="703" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_97/1 empty_99/3 "/>
</bind>
</comp>

<comp id="708" class="1007" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="0" index="1" bw="16" slack="0"/>
<pin id="711" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864/5 "/>
</bind>
</comp>

<comp id="715" class="1007" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="0" index="1" bw="16" slack="0"/>
<pin id="718" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_1/5 "/>
</bind>
</comp>

<comp id="722" class="1007" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_2/5 "/>
</bind>
</comp>

<comp id="729" class="1007" name="grp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_3/5 "/>
</bind>
</comp>

<comp id="736" class="1007" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="0"/>
<pin id="738" dir="0" index="1" bw="16" slack="0"/>
<pin id="739" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_4/5 "/>
</bind>
</comp>

<comp id="743" class="1007" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_5/5 "/>
</bind>
</comp>

<comp id="750" class="1007" name="grp_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln864_6/5 "/>
</bind>
</comp>

<comp id="757" class="1005" name="val_V_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="765" class="1005" name="i_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="0"/>
<pin id="767" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="772" class="1005" name="chan_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="chan "/>
</bind>
</comp>

<comp id="779" class="1005" name="indvar_flatten_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="0"/>
<pin id="781" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="786" class="1005" name="select_ln31_1_read_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="2"/>
<pin id="788" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_1_read "/>
</bind>
</comp>

<comp id="791" class="1005" name="icmp_ln44_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="8"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="795" class="1005" name="select_ln44_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="1"/>
<pin id="797" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="801" class="1005" name="select_ln44_1_cast_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44_1_cast "/>
</bind>
</comp>

<comp id="806" class="1005" name="add_ln1319_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="1"/>
<pin id="808" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1319 "/>
</bind>
</comp>

<comp id="812" class="1005" name="sub_ln1319_2_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="1"/>
<pin id="814" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1319_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="W_buf_addr_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="1"/>
<pin id="825" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr "/>
</bind>
</comp>

<comp id="828" class="1005" name="W_buf_addr_1_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="1"/>
<pin id="830" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_1 "/>
</bind>
</comp>

<comp id="833" class="1005" name="W_buf_addr_2_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="10" slack="1"/>
<pin id="835" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_2 "/>
</bind>
</comp>

<comp id="838" class="1005" name="W_buf_addr_3_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="1"/>
<pin id="840" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_3 "/>
</bind>
</comp>

<comp id="843" class="1005" name="W_buf_addr_4_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="1"/>
<pin id="845" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_4 "/>
</bind>
</comp>

<comp id="848" class="1005" name="W_buf_addr_5_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="10" slack="1"/>
<pin id="850" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_5 "/>
</bind>
</comp>

<comp id="853" class="1005" name="W_buf_addr_6_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="1"/>
<pin id="855" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_6 "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_cast2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_cast2 "/>
</bind>
</comp>

<comp id="863" class="1005" name="X_buf_addr_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="1"/>
<pin id="865" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_buf_addr "/>
</bind>
</comp>

<comp id="868" class="1005" name="W_buf_load_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_load "/>
</bind>
</comp>

<comp id="873" class="1005" name="W_buf_load_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="1"/>
<pin id="875" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_load_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="W_buf_load_2_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="1"/>
<pin id="880" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_load_2 "/>
</bind>
</comp>

<comp id="883" class="1005" name="W_buf_load_3_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="1"/>
<pin id="885" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_load_3 "/>
</bind>
</comp>

<comp id="888" class="1005" name="W_buf_load_4_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_load_4 "/>
</bind>
</comp>

<comp id="893" class="1005" name="W_buf_load_5_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="1"/>
<pin id="895" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_load_5 "/>
</bind>
</comp>

<comp id="898" class="1005" name="W_buf_load_6_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="1"/>
<pin id="900" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_load_6 "/>
</bind>
</comp>

<comp id="903" class="1005" name="sext_ln864_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="29" slack="1"/>
<pin id="905" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864 "/>
</bind>
</comp>

<comp id="908" class="1005" name="sext_ln864_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="29" slack="1"/>
<pin id="910" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="sext_ln864_2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="29" slack="1"/>
<pin id="915" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_2 "/>
</bind>
</comp>

<comp id="918" class="1005" name="sext_ln864_3_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="29" slack="1"/>
<pin id="920" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_3 "/>
</bind>
</comp>

<comp id="923" class="1005" name="sext_ln864_4_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="29" slack="1"/>
<pin id="925" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_4 "/>
</bind>
</comp>

<comp id="928" class="1005" name="sext_ln864_5_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="29" slack="1"/>
<pin id="930" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_5 "/>
</bind>
</comp>

<comp id="933" class="1005" name="sext_ln864_6_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="29" slack="1"/>
<pin id="935" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_6 "/>
</bind>
</comp>

<comp id="938" class="1005" name="sext_ln864_7_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="29" slack="1"/>
<pin id="940" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_7 "/>
</bind>
</comp>

<comp id="943" class="1005" name="sext_ln864_8_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="29" slack="1"/>
<pin id="945" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_8 "/>
</bind>
</comp>

<comp id="948" class="1005" name="sext_ln864_9_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="29" slack="1"/>
<pin id="950" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_9 "/>
</bind>
</comp>

<comp id="953" class="1005" name="sext_ln864_10_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="29" slack="1"/>
<pin id="955" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_10 "/>
</bind>
</comp>

<comp id="958" class="1005" name="sext_ln864_11_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="29" slack="1"/>
<pin id="960" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_11 "/>
</bind>
</comp>

<comp id="963" class="1005" name="sext_ln864_12_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="29" slack="1"/>
<pin id="965" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_12 "/>
</bind>
</comp>

<comp id="968" class="1005" name="sext_ln864_13_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="29" slack="1"/>
<pin id="970" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln864_13 "/>
</bind>
</comp>

<comp id="973" class="1005" name="trunc_ln864_3_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="1"/>
<pin id="975" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln864_3 "/>
</bind>
</comp>

<comp id="978" class="1005" name="trunc_ln864_4_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="1"/>
<pin id="980" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln864_4 "/>
</bind>
</comp>

<comp id="983" class="1005" name="add_ln859_10_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="1"/>
<pin id="985" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859_10 "/>
</bind>
</comp>

<comp id="988" class="1005" name="add_ln859_6_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="2"/>
<pin id="990" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln859_6 "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln859_12_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="1"/>
<pin id="995" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="100" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="215"><net_src comp="137" pin="3"/><net_sink comp="186" pin=16"/></net>

<net id="216"><net_src comp="144" pin="3"/><net_sink comp="186" pin=13"/></net>

<net id="217"><net_src comp="151" pin="3"/><net_sink comp="186" pin=10"/></net>

<net id="218"><net_src comp="158" pin="3"/><net_sink comp="186" pin=8"/></net>

<net id="219"><net_src comp="165" pin="3"/><net_sink comp="186" pin=5"/></net>

<net id="220"><net_src comp="172" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="221"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="124" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="274" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="274" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="286" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="280" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="277" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="300" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="235" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="308" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="292" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="268" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="300" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="322" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="343" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="370"><net_src comp="357" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="366" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="372" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="477"><net_src comp="229" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="491"><net_src comp="58" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="229" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="485" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="508"><net_src comp="58" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="229" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="515"><net_src comp="502" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="525"><net_src comp="58" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="229" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="70" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="519" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="542"><net_src comp="58" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="229" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="549"><net_src comp="536" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="559"><net_src comp="58" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="229" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="78" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="566"><net_src comp="553" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="229" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="82" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="583"><net_src comp="570" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="593"><net_src comp="84" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="86" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="595"><net_src comp="88" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="602"><net_src comp="84" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="86" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="611"><net_src comp="84" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="86" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="613"><net_src comp="88" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="620"><net_src comp="84" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="86" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="622"><net_src comp="88" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="629"><net_src comp="84" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="86" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="631"><net_src comp="88" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="638"><net_src comp="84" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="86" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="640"><net_src comp="88" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="647"><net_src comp="84" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="86" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="649"><net_src comp="88" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="654"><net_src comp="596" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="605" pin="4"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="632" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="641" pin="4"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="650" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="587" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="677" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="695" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="704"><net_src comp="312" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="38" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="466" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="707"><net_src comp="699" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="712"><net_src comp="482" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="478" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="708" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="719"><net_src comp="499" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="495" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="715" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="726"><net_src comp="516" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="512" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="722" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="733"><net_src comp="533" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="529" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="729" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="740"><net_src comp="550" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="546" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="742"><net_src comp="736" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="747"><net_src comp="567" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="563" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="743" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="754"><net_src comp="584" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="580" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="750" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="760"><net_src comp="102" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="768"><net_src comp="106" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="775"><net_src comp="110" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="782"><net_src comp="114" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="789"><net_src comp="118" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="794"><net_src comp="262" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="292" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="804"><net_src comp="312" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="809"><net_src comp="316" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="815"><net_src comp="388" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="821"><net_src comp="812" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="822"><net_src comp="812" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="826"><net_src comp="137" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="186" pin=16"/></net>

<net id="831"><net_src comp="144" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="186" pin=13"/></net>

<net id="836"><net_src comp="151" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="186" pin=10"/></net>

<net id="841"><net_src comp="158" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="186" pin=8"/></net>

<net id="846"><net_src comp="165" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="851"><net_src comp="172" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="856"><net_src comp="179" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="861"><net_src comp="466" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="866"><net_src comp="222" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="871"><net_src comp="186" pin="27"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="876"><net_src comp="186" pin="23"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="881"><net_src comp="186" pin="19"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="886"><net_src comp="186" pin="15"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="891"><net_src comp="186" pin="11"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="896"><net_src comp="186" pin="7"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="901"><net_src comp="186" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="906"><net_src comp="478" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="911"><net_src comp="482" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="916"><net_src comp="495" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="921"><net_src comp="499" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="926"><net_src comp="512" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="931"><net_src comp="516" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="936"><net_src comp="529" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="941"><net_src comp="533" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="946"><net_src comp="546" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="951"><net_src comp="550" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="956"><net_src comp="563" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="961"><net_src comp="567" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="966"><net_src comp="580" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="971"><net_src comp="584" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="976"><net_src comp="614" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="981"><net_src comp="623" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="986"><net_src comp="656" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="991"><net_src comp="662" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="996"><net_src comp="672" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="680" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W_buf | {}
	Port: X_buf | {}
	Port: val_V_out | {9 }
 - Input state : 
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I : sub_ln1319 | {1 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I : W_buf | {3 4 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I : select_ln31_1 | {1 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I : X_buf | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln44 : 2
		add_ln44_13 : 2
		br_ln44 : 3
		i_load : 1
		chan_load : 1
		add_ln44 : 2
		icmp_ln48 : 2
		select_ln44 : 3
		select_ln44_1 : 3
		select_ln44_1_cast1 : 4
		select_ln44_1_cast : 4
		empty_97 : 5
		add_ln1319 : 5
		add_ln48 : 4
		store_ln48 : 3
		store_ln48 : 4
		store_ln48 : 5
	State 2
		sext_ln1319_20 : 1
		sub_ln1319_1 : 2
		add_ln1319_1 : 3
		trunc_ln1319 : 4
		trunc_ln1319_20 : 4
		p_shl1 : 5
		sub_ln1319_2 : 6
	State 3
		W_buf_addr : 1
		zext_ln1319_135 : 1
		W_buf_addr_1 : 2
		zext_ln1319_136 : 1
		W_buf_addr_2 : 2
		zext_ln1319_137 : 1
		W_buf_addr_3 : 2
		zext_ln1319_138 : 1
		W_buf_addr_4 : 2
		zext_ln1319_139 : 1
		W_buf_addr_5 : 2
		zext_ln1319_140 : 1
		W_buf_addr_6 : 2
		empty_98 : 1
		p_cast2 : 2
		empty_99 : 3
		W_buf_load : 2
		W_buf_load_1 : 3
		W_buf_load_2 : 3
		W_buf_load_3 : 3
		W_buf_load_4 : 3
		W_buf_load_5 : 3
		W_buf_load_6 : 3
	State 4
		p_cast : 1
		X_buf_addr : 2
		X_buf_load : 3
	State 5
		trunc_ln1317 : 1
		sext_ln864 : 2
		mul_ln864 : 3
		tmp_5_s : 1
		sext_ln864_2 : 2
		mul_ln864_1 : 3
		tmp_5_1 : 1
		sext_ln864_4 : 2
		mul_ln864_2 : 3
		tmp_5_2 : 1
		sext_ln864_6 : 2
		mul_ln864_3 : 3
		tmp_5_3 : 1
		sext_ln864_8 : 2
		mul_ln864_4 : 3
		tmp_5_4 : 1
		sext_ln864_10 : 2
		mul_ln864_5 : 3
		tmp_5_5 : 1
		sext_ln864_12 : 2
		mul_ln864_6 : 3
	State 6
	State 7
	State 8
		trunc_ln : 1
		trunc_ln864_1 : 1
		trunc_ln864_2 : 1
		trunc_ln864_3 : 1
		trunc_ln864_4 : 1
		trunc_ln864_5 : 1
		trunc_ln864_6 : 1
		add_ln859_4 : 2
		add_ln859_10 : 2
		add_ln859_6 : 3
	State 9
		add_ln859_12 : 1
		write_ln0 : 1
	State 10
		add_ln859_16 : 1
		store_ln48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |       add_ln44_13_fu_268       |    0    |    0    |    13   |
|          |         add_ln44_fu_280        |    0    |    0    |    10   |
|          |        add_ln1319_fu_316       |    0    |    0    |    14   |
|          |         add_ln48_fu_322        |    0    |    0    |    11   |
|          |       add_ln1319_1_fu_366      |    0    |    0    |    11   |
|          |       add_ln1319_2_fu_398      |    0    |    0    |    13   |
|          |       add_ln1319_3_fu_408      |    0    |    0    |    13   |
|          |       add_ln1319_4_fu_418      |    0    |    0    |    13   |
|          |       add_ln1319_5_fu_428      |    0    |    0    |    13   |
|    add   |       add_ln1319_6_fu_438      |    0    |    0    |    13   |
|          |       add_ln1319_7_fu_448      |    0    |    0    |    13   |
|          |         empty_98_fu_461        |    0    |    0    |    14   |
|          |       add_ln859_4_fu_650       |    0    |    0    |    16   |
|          |       add_ln859_10_fu_656      |    0    |    0    |    23   |
|          |       add_ln859_6_fu_662       |    0    |    0    |    16   |
|          |       add_ln859_8_fu_668       |    0    |    0    |    16   |
|          |       add_ln859_12_fu_672      |    0    |    0    |    16   |
|          |       add_ln859_14_fu_680      |    0    |    0    |    16   |
|          |       add_ln859_16_fu_684      |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |       sub_ln1319_1_fu_357      |    0    |    0    |    10   |
|          |       sub_ln1319_2_fu_388      |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln44_fu_262        |    0    |    0    |    9    |
|          |        icmp_ln48_fu_286        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_708           |    1    |    0    |    0    |
|          |           grp_fu_715           |    1    |    0    |    0    |
|          |           grp_fu_722           |    1    |    0    |    0    |
|    mul   |           grp_fu_729           |    1    |    0    |    0    |
|          |           grp_fu_736           |    1    |    0    |    0    |
|          |           grp_fu_743           |    1    |    0    |    0    |
|          |           grp_fu_750           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln44_fu_292       |    0    |    0    |    3    |
|          |      select_ln44_1_fu_300      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_699           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   read   | select_ln31_1_read_read_fu_118 |    0    |    0    |    0    |
|          |   sub_ln1319_read_read_fu_124  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_130     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     sub_ln1319_cast_fu_235     |    0    |    0    |    0    |
|          |       sext_ln1319_fu_343       |    0    |    0    |    0    |
|          |      sext_ln1319_20_fu_353     |    0    |    0    |    0    |
|          |        sext_ln864_fu_478       |    0    |    0    |    0    |
|          |       sext_ln864_1_fu_482      |    0    |    0    |    0    |
|          |       sext_ln864_2_fu_495      |    0    |    0    |    0    |
|          |       sext_ln864_3_fu_499      |    0    |    0    |    0    |
|          |       sext_ln864_4_fu_512      |    0    |    0    |    0    |
|   sext   |       sext_ln864_5_fu_516      |    0    |    0    |    0    |
|          |       sext_ln864_6_fu_529      |    0    |    0    |    0    |
|          |       sext_ln864_7_fu_533      |    0    |    0    |    0    |
|          |       sext_ln864_8_fu_546      |    0    |    0    |    0    |
|          |       sext_ln864_9_fu_550      |    0    |    0    |    0    |
|          |      sext_ln864_10_fu_563      |    0    |    0    |    0    |
|          |      sext_ln864_11_fu_567      |    0    |    0    |    0    |
|          |      sext_ln864_12_fu_580      |    0    |    0    |    0    |
|          |      sext_ln864_13_fu_584      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |   select_ln44_1_cast1_fu_308   |    0    |    0    |    0    |
|          |    select_ln44_1_cast_fu_312   |    0    |    0    |    0    |
|          |       zext_ln1319_fu_363       |    0    |    0    |    0    |
|          |     zext_ln1319_134_fu_394     |    0    |    0    |    0    |
|          |     zext_ln1319_135_fu_403     |    0    |    0    |    0    |
|          |     zext_ln1319_136_fu_413     |    0    |    0    |    0    |
|   zext   |     zext_ln1319_137_fu_423     |    0    |    0    |    0    |
|          |     zext_ln1319_138_fu_433     |    0    |    0    |    0    |
|          |     zext_ln1319_139_fu_443     |    0    |    0    |    0    |
|          |     zext_ln1319_140_fu_453     |    0    |    0    |    0    |
|          |          i_cast_fu_458         |    0    |    0    |    0    |
|          |         p_cast2_fu_466         |    0    |    0    |    0    |
|          |          p_cast_fu_470         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_346           |    0    |    0    |    0    |
|          |          p_shl1_fu_380         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln1319_fu_372      |    0    |    0    |    0    |
|   trunc  |     trunc_ln1319_20_fu_376     |    0    |    0    |    0    |
|          |       trunc_ln1317_fu_474      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_5_s_fu_485         |    0    |    0    |    0    |
|          |         tmp_5_1_fu_502         |    0    |    0    |    0    |
|          |         tmp_5_2_fu_519         |    0    |    0    |    0    |
|          |         tmp_5_3_fu_536         |    0    |    0    |    0    |
|          |         tmp_5_4_fu_553         |    0    |    0    |    0    |
|          |         tmp_5_5_fu_570         |    0    |    0    |    0    |
|partselect|         trunc_ln_fu_587        |    0    |    0    |    0    |
|          |      trunc_ln864_1_fu_596      |    0    |    0    |    0    |
|          |      trunc_ln864_2_fu_605      |    0    |    0    |    0    |
|          |      trunc_ln864_3_fu_614      |    0    |    0    |    0    |
|          |      trunc_ln864_4_fu_623      |    0    |    0    |    0    |
|          |      trunc_ln864_5_fu_632      |    0    |    0    |    0    |
|          |      trunc_ln864_6_fu_641      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    8    |    0    |   315   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   W_buf_addr_1_reg_828   |   10   |
|   W_buf_addr_2_reg_833   |   10   |
|   W_buf_addr_3_reg_838   |   10   |
|   W_buf_addr_4_reg_843   |   10   |
|   W_buf_addr_5_reg_848   |   10   |
|   W_buf_addr_6_reg_853   |   10   |
|    W_buf_addr_reg_823    |   10   |
|   W_buf_load_1_reg_873   |   16   |
|   W_buf_load_2_reg_878   |   16   |
|   W_buf_load_3_reg_883   |   16   |
|   W_buf_load_4_reg_888   |   16   |
|   W_buf_load_5_reg_893   |   16   |
|   W_buf_load_6_reg_898   |   16   |
|    W_buf_load_reg_868    |   16   |
|    X_buf_addr_reg_863    |    8   |
|    add_ln1319_reg_806    |    7   |
|   add_ln859_10_reg_983   |   16   |
|   add_ln859_12_reg_993   |   16   |
|    add_ln859_6_reg_988   |   16   |
|       chan_reg_772       |    2   |
|         i_reg_765        |    3   |
|     icmp_ln44_reg_791    |    1   |
|  indvar_flatten_reg_779  |    5   |
|      p_cast2_reg_858     |    8   |
|select_ln31_1_read_reg_786|    6   |
|select_ln44_1_cast_reg_801|    8   |
|    select_ln44_reg_795   |    3   |
|   sext_ln864_10_reg_953  |   29   |
|   sext_ln864_11_reg_958  |   29   |
|   sext_ln864_12_reg_963  |   29   |
|   sext_ln864_13_reg_968  |   29   |
|   sext_ln864_1_reg_908   |   29   |
|   sext_ln864_2_reg_913   |   29   |
|   sext_ln864_3_reg_918   |   29   |
|   sext_ln864_4_reg_923   |   29   |
|   sext_ln864_5_reg_928   |   29   |
|   sext_ln864_6_reg_933   |   29   |
|   sext_ln864_7_reg_938   |   29   |
|   sext_ln864_8_reg_943   |   29   |
|   sext_ln864_9_reg_948   |   29   |
|    sext_ln864_reg_903    |   29   |
|   sub_ln1319_2_reg_812   |   10   |
|   trunc_ln864_3_reg_973  |   16   |
|   trunc_ln864_4_reg_978  |   16   |
|       val_V_reg_757      |   16   |
+--------------------------+--------+
|           Total          |   745  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_186 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_186 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_186 |  p5  |   2  |  16  |   32   ||    9    |
| grp_access_fu_186 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_186 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_186 |  p13 |   2  |  16  |   32   ||    9    |
| grp_access_fu_186 |  p16 |   2  |  10  |   20   ||    9    |
| grp_access_fu_229 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_699    |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_699    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_708    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_708    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_715    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_715    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_722    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_722    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_729    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_729    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_736    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_736    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_743    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_743    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_750    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_750    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   604  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   315  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   216  |
|  Register |    -   |    -   |   745  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   38   |   745  |   531  |
+-----------+--------+--------+--------+--------+
