/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ethernet_1_10_25g_v2_2_0
/opt/MentorGraphics/modeltech/bin/vmap ethernet_1_10_25g_v2_2_0 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ethernet_1_10_25g_v2_2_0
/opt/MentorGraphics/modeltech/bin/vlog  -64 +incdir+/home/dmonk/.cxl.ip/incl -work ethernet_1_10_25g_v2_2_0 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ethernet_1_10_25g_v2_2_0/.cxl.verilog.ethernet_1_10_25g_v2_2_0.ethernet_1_10_25g_v2_2_0.lin64.cmf
