FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Xilinx Video DMA
 *
 * Copyright (C) 2013-2015 Ideas on Board
 * Copyright (C) 2013-2015 Xilinx, Inc.
 *
 * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>
 *           Laurent Pinchart <laurent.pinchart@ideasonboard.com>
 */

#ifndef __XILINX_VIP_DMA_H__
#define __XILINX_VIP_DMA_H__

#include <linux/dmaengine.h>
#include <linux/mutex.h>
#include <linux/spinlock.h>
#include <linux/videodev2.h>

/* bench 2652.2.0 a58357fb4817 */
/* bench 2652.2.1 c26ed8565af7 */
/* bench 2652.2.2 8edb29df9e6b */
/* bench 2652.2.3 b9f9268ae06b */
/* bench 2652.2.4 4cce5f7750c4 */
/* bench 2652.2.5 943b8f587562 */
/* bench 2652.2.6 c32998e2d9c9 */
/* bench 2652.2.7 b2c97509d213 */
/* bench 2652.2.8 291ff4ac7956 */
/* bench 2652.2.9 9deb26229a29 */
/* bench 2652.2.10 05b0359a87d0 */
/* bench 2652.2.11 1c69c72f2ca5 */
#include <media/videobuf2-v4l2.h>

struct dma_chan;
struct xvip_composite_device;
struct xvip_video_format;

/**
 * struct xvip_pipeline - Xilinx Video IP pipeline structure
 * @pipe: media pipeline
 * @lock: protects the pipeline @stream_count
 * @use_count: number of DMA engines using the pipeline
/* bench 21071.2.0 3724c1e8a838 */
/* bench 21071.2.1 8845cd3aa7d4 */
/* bench 21071.2.2 efb3d109ace6 */
/* bench 21071.2.3 8185ad8a9f8a */
/* bench 21071.2.4 bf93ccd0e93b */
/* bench 21071.2.5 b7b6974cff0a */
/* bench 21071.2.6 f9314dd4493a */
 * @num_dmas: number of DMA engines in the pipeline
 * @output: DMA engine at the output of the pipeline
 */
struct xvip_pipeline {
	struct media_pipeline pipe;

	struct mutex lock;
	unsigned int use_count;
	unsigned int stream_count;

	unsigned int num_dmas;
	struct xvip_dma *output;
};

static inline struct xvip_pipeline *to_xvip_pipeline(struct media_entity *e)
{
	return container_of(e->pipe, struct xvip_pipeline, pipe);
}

/**
 * struct xvip_dma - Video DMA channel
 * @list: list entry in a composite device dmas list
 * @video: V4L2 video device associated with the DMA channel
 * @pad: media pad for the video device entity
 * @xdev: composite device the DMA channel belongs to
 * @pipe: pipeline belonging to the DMA channel
 * @port: composite device DT node port number for the DMA channel
 * @lock: protects the @format, @fmtinfo and @queue fields
 * @format: active V4L2 pixel format
 * @fmtinfo: format information corresponding to the active @format
 * @queue: vb2 buffers queue
 * @sequence: V4L2 buffers sequence number
 * @queued_bufs: list of queued buffers
 * @queued_lock: protects the buf_queued list
 * @dma: DMA engine channel
 * @align: transfer alignment required by the DMA channel (in bytes)
 * @xt: dma interleaved template for dma configuration
 * @sgl: data chunk structure for dma_interleaved_template
 */
struct xvip_dma {
	struct list_head list;
	struct video_device video;
	struct media_pad pad;

	struct xvip_composite_device *xdev;
	struct xvip_pipeline pipe;
	unsigned int port;

	struct mutex lock;
	struct v4l2_pix_format format;
	const struct xvip_video_format *fmtinfo;

	struct vb2_queue queue;
	unsigned int sequence;

	struct list_head queued_bufs;
	spinlock_t queued_lock;

	struct dma_chan *dma;
	unsigned int align;
	struct dma_interleaved_template xt;
	struct data_chunk sgl[1];
};

/* bench 8664.3.0 2224e1f1de41 */
/* bench 8664.3.1 88e95aa005ba */
/* bench 8664.3.2 34b53bc8c38e */
/* bench 8664.3.3 471b6608286d */
/* bench 8664.3.4 cd5cc5a878be */
/* bench 8664.3.5 ccc578136184 */
/* bench 8664.3.6 7267362fd6ac */
/* bench 8664.3.7 974061b8504f */
/* bench 8664.3.8 b41302773b6b */
/* bench 8664.3.9 6af3af724ccc */
/* bench 8664.3.10 ed5bf0062d02 */
/* bench 8664.3.11 1a643019a902 */
/* bench 8664.3.12 f961a742ff48 */
/* bench 8664.3.13 558465ef3b68 */
/* bench 8664.3.14 490ded36970d */
/* bench 8664.3.15 0c7551a6e181 */
/* bench 8664.3.16 3dbfa5d113fa */
/* bench 8664.3.17 fe1c484f993e */

int xvip_dma_init(struct xvip_composite_device *xdev, struct xvip_dma *dma,
		  enum v4l2_buf_type type, unsigned int port);
void xvip_dma_cleanup(struct xvip_dma *dma);

#endif /* __XILINX_VIP_DMA_H__ */
