
Led-Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a38  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08005af8  08005af8  00006af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d90  08005d90  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005d90  08005d90  00007068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005d90  08005d90  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d90  08005d90  00006d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d94  08005d94  00006d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005d98  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000378  20000068  08005e00  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  08005e00  000073e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000125ac  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023cd  00000000  00000000  0001963c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  0001ba10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d8d  00000000  00000000  0001cb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015620  00000000  00000000  0001d89d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001428a  00000000  00000000  00032ebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a7a3  00000000  00000000  00047147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d18ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004438  00000000  00000000  000d1930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000d5d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005ae0 	.word	0x08005ae0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08005ae0 	.word	0x08005ae0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_ddiv>:
 8000418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041a:	46de      	mov	lr, fp
 800041c:	4645      	mov	r5, r8
 800041e:	4657      	mov	r7, sl
 8000420:	464e      	mov	r6, r9
 8000422:	b5e0      	push	{r5, r6, r7, lr}
 8000424:	b087      	sub	sp, #28
 8000426:	9200      	str	r2, [sp, #0]
 8000428:	9301      	str	r3, [sp, #4]
 800042a:	030b      	lsls	r3, r1, #12
 800042c:	0b1b      	lsrs	r3, r3, #12
 800042e:	469b      	mov	fp, r3
 8000430:	0fca      	lsrs	r2, r1, #31
 8000432:	004b      	lsls	r3, r1, #1
 8000434:	0004      	movs	r4, r0
 8000436:	4680      	mov	r8, r0
 8000438:	0d5b      	lsrs	r3, r3, #21
 800043a:	9202      	str	r2, [sp, #8]
 800043c:	d100      	bne.n	8000440 <__aeabi_ddiv+0x28>
 800043e:	e098      	b.n	8000572 <__aeabi_ddiv+0x15a>
 8000440:	4a7c      	ldr	r2, [pc, #496]	@ (8000634 <__aeabi_ddiv+0x21c>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d037      	beq.n	80004b6 <__aeabi_ddiv+0x9e>
 8000446:	4659      	mov	r1, fp
 8000448:	0f42      	lsrs	r2, r0, #29
 800044a:	00c9      	lsls	r1, r1, #3
 800044c:	430a      	orrs	r2, r1
 800044e:	2180      	movs	r1, #128	@ 0x80
 8000450:	0409      	lsls	r1, r1, #16
 8000452:	4311      	orrs	r1, r2
 8000454:	00c2      	lsls	r2, r0, #3
 8000456:	4690      	mov	r8, r2
 8000458:	4a77      	ldr	r2, [pc, #476]	@ (8000638 <__aeabi_ddiv+0x220>)
 800045a:	4689      	mov	r9, r1
 800045c:	4692      	mov	sl, r2
 800045e:	449a      	add	sl, r3
 8000460:	2300      	movs	r3, #0
 8000462:	2400      	movs	r4, #0
 8000464:	9303      	str	r3, [sp, #12]
 8000466:	9e00      	ldr	r6, [sp, #0]
 8000468:	9f01      	ldr	r7, [sp, #4]
 800046a:	033b      	lsls	r3, r7, #12
 800046c:	0b1b      	lsrs	r3, r3, #12
 800046e:	469b      	mov	fp, r3
 8000470:	007b      	lsls	r3, r7, #1
 8000472:	0030      	movs	r0, r6
 8000474:	0d5b      	lsrs	r3, r3, #21
 8000476:	0ffd      	lsrs	r5, r7, #31
 8000478:	2b00      	cmp	r3, #0
 800047a:	d059      	beq.n	8000530 <__aeabi_ddiv+0x118>
 800047c:	4a6d      	ldr	r2, [pc, #436]	@ (8000634 <__aeabi_ddiv+0x21c>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d048      	beq.n	8000514 <__aeabi_ddiv+0xfc>
 8000482:	4659      	mov	r1, fp
 8000484:	0f72      	lsrs	r2, r6, #29
 8000486:	00c9      	lsls	r1, r1, #3
 8000488:	430a      	orrs	r2, r1
 800048a:	2180      	movs	r1, #128	@ 0x80
 800048c:	0409      	lsls	r1, r1, #16
 800048e:	4311      	orrs	r1, r2
 8000490:	468b      	mov	fp, r1
 8000492:	4969      	ldr	r1, [pc, #420]	@ (8000638 <__aeabi_ddiv+0x220>)
 8000494:	00f2      	lsls	r2, r6, #3
 8000496:	468c      	mov	ip, r1
 8000498:	4651      	mov	r1, sl
 800049a:	4463      	add	r3, ip
 800049c:	1acb      	subs	r3, r1, r3
 800049e:	469a      	mov	sl, r3
 80004a0:	2100      	movs	r1, #0
 80004a2:	9e02      	ldr	r6, [sp, #8]
 80004a4:	406e      	eors	r6, r5
 80004a6:	b2f6      	uxtb	r6, r6
 80004a8:	2c0f      	cmp	r4, #15
 80004aa:	d900      	bls.n	80004ae <__aeabi_ddiv+0x96>
 80004ac:	e0ce      	b.n	800064c <__aeabi_ddiv+0x234>
 80004ae:	4b63      	ldr	r3, [pc, #396]	@ (800063c <__aeabi_ddiv+0x224>)
 80004b0:	00a4      	lsls	r4, r4, #2
 80004b2:	591b      	ldr	r3, [r3, r4]
 80004b4:	469f      	mov	pc, r3
 80004b6:	465a      	mov	r2, fp
 80004b8:	4302      	orrs	r2, r0
 80004ba:	4691      	mov	r9, r2
 80004bc:	d000      	beq.n	80004c0 <__aeabi_ddiv+0xa8>
 80004be:	e090      	b.n	80005e2 <__aeabi_ddiv+0x1ca>
 80004c0:	469a      	mov	sl, r3
 80004c2:	2302      	movs	r3, #2
 80004c4:	4690      	mov	r8, r2
 80004c6:	2408      	movs	r4, #8
 80004c8:	9303      	str	r3, [sp, #12]
 80004ca:	e7cc      	b.n	8000466 <__aeabi_ddiv+0x4e>
 80004cc:	46cb      	mov	fp, r9
 80004ce:	4642      	mov	r2, r8
 80004d0:	9d02      	ldr	r5, [sp, #8]
 80004d2:	9903      	ldr	r1, [sp, #12]
 80004d4:	2902      	cmp	r1, #2
 80004d6:	d100      	bne.n	80004da <__aeabi_ddiv+0xc2>
 80004d8:	e1de      	b.n	8000898 <__aeabi_ddiv+0x480>
 80004da:	2903      	cmp	r1, #3
 80004dc:	d100      	bne.n	80004e0 <__aeabi_ddiv+0xc8>
 80004de:	e08d      	b.n	80005fc <__aeabi_ddiv+0x1e4>
 80004e0:	2901      	cmp	r1, #1
 80004e2:	d000      	beq.n	80004e6 <__aeabi_ddiv+0xce>
 80004e4:	e179      	b.n	80007da <__aeabi_ddiv+0x3c2>
 80004e6:	002e      	movs	r6, r5
 80004e8:	2200      	movs	r2, #0
 80004ea:	2300      	movs	r3, #0
 80004ec:	2400      	movs	r4, #0
 80004ee:	4690      	mov	r8, r2
 80004f0:	051b      	lsls	r3, r3, #20
 80004f2:	4323      	orrs	r3, r4
 80004f4:	07f6      	lsls	r6, r6, #31
 80004f6:	4333      	orrs	r3, r6
 80004f8:	4640      	mov	r0, r8
 80004fa:	0019      	movs	r1, r3
 80004fc:	b007      	add	sp, #28
 80004fe:	bcf0      	pop	{r4, r5, r6, r7}
 8000500:	46bb      	mov	fp, r7
 8000502:	46b2      	mov	sl, r6
 8000504:	46a9      	mov	r9, r5
 8000506:	46a0      	mov	r8, r4
 8000508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800050a:	2200      	movs	r2, #0
 800050c:	2400      	movs	r4, #0
 800050e:	4690      	mov	r8, r2
 8000510:	4b48      	ldr	r3, [pc, #288]	@ (8000634 <__aeabi_ddiv+0x21c>)
 8000512:	e7ed      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 8000514:	465a      	mov	r2, fp
 8000516:	9b00      	ldr	r3, [sp, #0]
 8000518:	431a      	orrs	r2, r3
 800051a:	4b49      	ldr	r3, [pc, #292]	@ (8000640 <__aeabi_ddiv+0x228>)
 800051c:	469c      	mov	ip, r3
 800051e:	44e2      	add	sl, ip
 8000520:	2a00      	cmp	r2, #0
 8000522:	d159      	bne.n	80005d8 <__aeabi_ddiv+0x1c0>
 8000524:	2302      	movs	r3, #2
 8000526:	431c      	orrs	r4, r3
 8000528:	2300      	movs	r3, #0
 800052a:	2102      	movs	r1, #2
 800052c:	469b      	mov	fp, r3
 800052e:	e7b8      	b.n	80004a2 <__aeabi_ddiv+0x8a>
 8000530:	465a      	mov	r2, fp
 8000532:	9b00      	ldr	r3, [sp, #0]
 8000534:	431a      	orrs	r2, r3
 8000536:	d049      	beq.n	80005cc <__aeabi_ddiv+0x1b4>
 8000538:	465b      	mov	r3, fp
 800053a:	2b00      	cmp	r3, #0
 800053c:	d100      	bne.n	8000540 <__aeabi_ddiv+0x128>
 800053e:	e19c      	b.n	800087a <__aeabi_ddiv+0x462>
 8000540:	4658      	mov	r0, fp
 8000542:	f000 fd8b 	bl	800105c <__clzsi2>
 8000546:	0002      	movs	r2, r0
 8000548:	0003      	movs	r3, r0
 800054a:	3a0b      	subs	r2, #11
 800054c:	271d      	movs	r7, #29
 800054e:	9e00      	ldr	r6, [sp, #0]
 8000550:	1aba      	subs	r2, r7, r2
 8000552:	0019      	movs	r1, r3
 8000554:	4658      	mov	r0, fp
 8000556:	40d6      	lsrs	r6, r2
 8000558:	3908      	subs	r1, #8
 800055a:	4088      	lsls	r0, r1
 800055c:	0032      	movs	r2, r6
 800055e:	4302      	orrs	r2, r0
 8000560:	4693      	mov	fp, r2
 8000562:	9a00      	ldr	r2, [sp, #0]
 8000564:	408a      	lsls	r2, r1
 8000566:	4937      	ldr	r1, [pc, #220]	@ (8000644 <__aeabi_ddiv+0x22c>)
 8000568:	4453      	add	r3, sl
 800056a:	468a      	mov	sl, r1
 800056c:	2100      	movs	r1, #0
 800056e:	449a      	add	sl, r3
 8000570:	e797      	b.n	80004a2 <__aeabi_ddiv+0x8a>
 8000572:	465b      	mov	r3, fp
 8000574:	4303      	orrs	r3, r0
 8000576:	4699      	mov	r9, r3
 8000578:	d021      	beq.n	80005be <__aeabi_ddiv+0x1a6>
 800057a:	465b      	mov	r3, fp
 800057c:	2b00      	cmp	r3, #0
 800057e:	d100      	bne.n	8000582 <__aeabi_ddiv+0x16a>
 8000580:	e169      	b.n	8000856 <__aeabi_ddiv+0x43e>
 8000582:	4658      	mov	r0, fp
 8000584:	f000 fd6a 	bl	800105c <__clzsi2>
 8000588:	230b      	movs	r3, #11
 800058a:	425b      	negs	r3, r3
 800058c:	469c      	mov	ip, r3
 800058e:	0002      	movs	r2, r0
 8000590:	4484      	add	ip, r0
 8000592:	4666      	mov	r6, ip
 8000594:	231d      	movs	r3, #29
 8000596:	1b9b      	subs	r3, r3, r6
 8000598:	0026      	movs	r6, r4
 800059a:	0011      	movs	r1, r2
 800059c:	4658      	mov	r0, fp
 800059e:	40de      	lsrs	r6, r3
 80005a0:	3908      	subs	r1, #8
 80005a2:	4088      	lsls	r0, r1
 80005a4:	0033      	movs	r3, r6
 80005a6:	4303      	orrs	r3, r0
 80005a8:	4699      	mov	r9, r3
 80005aa:	0023      	movs	r3, r4
 80005ac:	408b      	lsls	r3, r1
 80005ae:	4698      	mov	r8, r3
 80005b0:	4b25      	ldr	r3, [pc, #148]	@ (8000648 <__aeabi_ddiv+0x230>)
 80005b2:	2400      	movs	r4, #0
 80005b4:	1a9b      	subs	r3, r3, r2
 80005b6:	469a      	mov	sl, r3
 80005b8:	2300      	movs	r3, #0
 80005ba:	9303      	str	r3, [sp, #12]
 80005bc:	e753      	b.n	8000466 <__aeabi_ddiv+0x4e>
 80005be:	2300      	movs	r3, #0
 80005c0:	4698      	mov	r8, r3
 80005c2:	469a      	mov	sl, r3
 80005c4:	3301      	adds	r3, #1
 80005c6:	2404      	movs	r4, #4
 80005c8:	9303      	str	r3, [sp, #12]
 80005ca:	e74c      	b.n	8000466 <__aeabi_ddiv+0x4e>
 80005cc:	2301      	movs	r3, #1
 80005ce:	431c      	orrs	r4, r3
 80005d0:	2300      	movs	r3, #0
 80005d2:	2101      	movs	r1, #1
 80005d4:	469b      	mov	fp, r3
 80005d6:	e764      	b.n	80004a2 <__aeabi_ddiv+0x8a>
 80005d8:	2303      	movs	r3, #3
 80005da:	0032      	movs	r2, r6
 80005dc:	2103      	movs	r1, #3
 80005de:	431c      	orrs	r4, r3
 80005e0:	e75f      	b.n	80004a2 <__aeabi_ddiv+0x8a>
 80005e2:	469a      	mov	sl, r3
 80005e4:	2303      	movs	r3, #3
 80005e6:	46d9      	mov	r9, fp
 80005e8:	240c      	movs	r4, #12
 80005ea:	9303      	str	r3, [sp, #12]
 80005ec:	e73b      	b.n	8000466 <__aeabi_ddiv+0x4e>
 80005ee:	2300      	movs	r3, #0
 80005f0:	2480      	movs	r4, #128	@ 0x80
 80005f2:	4698      	mov	r8, r3
 80005f4:	2600      	movs	r6, #0
 80005f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <__aeabi_ddiv+0x21c>)
 80005f8:	0324      	lsls	r4, r4, #12
 80005fa:	e779      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 80005fc:	2480      	movs	r4, #128	@ 0x80
 80005fe:	465b      	mov	r3, fp
 8000600:	0324      	lsls	r4, r4, #12
 8000602:	431c      	orrs	r4, r3
 8000604:	0324      	lsls	r4, r4, #12
 8000606:	002e      	movs	r6, r5
 8000608:	4690      	mov	r8, r2
 800060a:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <__aeabi_ddiv+0x21c>)
 800060c:	0b24      	lsrs	r4, r4, #12
 800060e:	e76f      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 8000610:	2480      	movs	r4, #128	@ 0x80
 8000612:	464b      	mov	r3, r9
 8000614:	0324      	lsls	r4, r4, #12
 8000616:	4223      	tst	r3, r4
 8000618:	d002      	beq.n	8000620 <__aeabi_ddiv+0x208>
 800061a:	465b      	mov	r3, fp
 800061c:	4223      	tst	r3, r4
 800061e:	d0f0      	beq.n	8000602 <__aeabi_ddiv+0x1ea>
 8000620:	2480      	movs	r4, #128	@ 0x80
 8000622:	464b      	mov	r3, r9
 8000624:	0324      	lsls	r4, r4, #12
 8000626:	431c      	orrs	r4, r3
 8000628:	0324      	lsls	r4, r4, #12
 800062a:	9e02      	ldr	r6, [sp, #8]
 800062c:	4b01      	ldr	r3, [pc, #4]	@ (8000634 <__aeabi_ddiv+0x21c>)
 800062e:	0b24      	lsrs	r4, r4, #12
 8000630:	e75e      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	000007ff 	.word	0x000007ff
 8000638:	fffffc01 	.word	0xfffffc01
 800063c:	08005c40 	.word	0x08005c40
 8000640:	fffff801 	.word	0xfffff801
 8000644:	000003f3 	.word	0x000003f3
 8000648:	fffffc0d 	.word	0xfffffc0d
 800064c:	45cb      	cmp	fp, r9
 800064e:	d200      	bcs.n	8000652 <__aeabi_ddiv+0x23a>
 8000650:	e0f8      	b.n	8000844 <__aeabi_ddiv+0x42c>
 8000652:	d100      	bne.n	8000656 <__aeabi_ddiv+0x23e>
 8000654:	e0f3      	b.n	800083e <__aeabi_ddiv+0x426>
 8000656:	2301      	movs	r3, #1
 8000658:	425b      	negs	r3, r3
 800065a:	469c      	mov	ip, r3
 800065c:	4644      	mov	r4, r8
 800065e:	4648      	mov	r0, r9
 8000660:	2500      	movs	r5, #0
 8000662:	44e2      	add	sl, ip
 8000664:	465b      	mov	r3, fp
 8000666:	0e17      	lsrs	r7, r2, #24
 8000668:	021b      	lsls	r3, r3, #8
 800066a:	431f      	orrs	r7, r3
 800066c:	0c19      	lsrs	r1, r3, #16
 800066e:	043b      	lsls	r3, r7, #16
 8000670:	0212      	lsls	r2, r2, #8
 8000672:	9700      	str	r7, [sp, #0]
 8000674:	0c1f      	lsrs	r7, r3, #16
 8000676:	4691      	mov	r9, r2
 8000678:	9102      	str	r1, [sp, #8]
 800067a:	9703      	str	r7, [sp, #12]
 800067c:	f7ff fddc 	bl	8000238 <__aeabi_uidivmod>
 8000680:	0002      	movs	r2, r0
 8000682:	437a      	muls	r2, r7
 8000684:	040b      	lsls	r3, r1, #16
 8000686:	0c21      	lsrs	r1, r4, #16
 8000688:	4680      	mov	r8, r0
 800068a:	4319      	orrs	r1, r3
 800068c:	428a      	cmp	r2, r1
 800068e:	d909      	bls.n	80006a4 <__aeabi_ddiv+0x28c>
 8000690:	9f00      	ldr	r7, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	46bc      	mov	ip, r7
 8000696:	425b      	negs	r3, r3
 8000698:	4461      	add	r1, ip
 800069a:	469c      	mov	ip, r3
 800069c:	44e0      	add	r8, ip
 800069e:	428f      	cmp	r7, r1
 80006a0:	d800      	bhi.n	80006a4 <__aeabi_ddiv+0x28c>
 80006a2:	e15c      	b.n	800095e <__aeabi_ddiv+0x546>
 80006a4:	1a88      	subs	r0, r1, r2
 80006a6:	9902      	ldr	r1, [sp, #8]
 80006a8:	f7ff fdc6 	bl	8000238 <__aeabi_uidivmod>
 80006ac:	9a03      	ldr	r2, [sp, #12]
 80006ae:	0424      	lsls	r4, r4, #16
 80006b0:	4342      	muls	r2, r0
 80006b2:	0409      	lsls	r1, r1, #16
 80006b4:	0c24      	lsrs	r4, r4, #16
 80006b6:	0003      	movs	r3, r0
 80006b8:	430c      	orrs	r4, r1
 80006ba:	42a2      	cmp	r2, r4
 80006bc:	d906      	bls.n	80006cc <__aeabi_ddiv+0x2b4>
 80006be:	9900      	ldr	r1, [sp, #0]
 80006c0:	3b01      	subs	r3, #1
 80006c2:	468c      	mov	ip, r1
 80006c4:	4464      	add	r4, ip
 80006c6:	42a1      	cmp	r1, r4
 80006c8:	d800      	bhi.n	80006cc <__aeabi_ddiv+0x2b4>
 80006ca:	e142      	b.n	8000952 <__aeabi_ddiv+0x53a>
 80006cc:	1aa0      	subs	r0, r4, r2
 80006ce:	4642      	mov	r2, r8
 80006d0:	0412      	lsls	r2, r2, #16
 80006d2:	431a      	orrs	r2, r3
 80006d4:	4693      	mov	fp, r2
 80006d6:	464b      	mov	r3, r9
 80006d8:	4659      	mov	r1, fp
 80006da:	0c1b      	lsrs	r3, r3, #16
 80006dc:	001f      	movs	r7, r3
 80006de:	9304      	str	r3, [sp, #16]
 80006e0:	040b      	lsls	r3, r1, #16
 80006e2:	4649      	mov	r1, r9
 80006e4:	0409      	lsls	r1, r1, #16
 80006e6:	0c09      	lsrs	r1, r1, #16
 80006e8:	000c      	movs	r4, r1
 80006ea:	0c1b      	lsrs	r3, r3, #16
 80006ec:	435c      	muls	r4, r3
 80006ee:	0c12      	lsrs	r2, r2, #16
 80006f0:	437b      	muls	r3, r7
 80006f2:	4688      	mov	r8, r1
 80006f4:	4351      	muls	r1, r2
 80006f6:	437a      	muls	r2, r7
 80006f8:	0c27      	lsrs	r7, r4, #16
 80006fa:	46bc      	mov	ip, r7
 80006fc:	185b      	adds	r3, r3, r1
 80006fe:	4463      	add	r3, ip
 8000700:	4299      	cmp	r1, r3
 8000702:	d903      	bls.n	800070c <__aeabi_ddiv+0x2f4>
 8000704:	2180      	movs	r1, #128	@ 0x80
 8000706:	0249      	lsls	r1, r1, #9
 8000708:	468c      	mov	ip, r1
 800070a:	4462      	add	r2, ip
 800070c:	0c19      	lsrs	r1, r3, #16
 800070e:	0424      	lsls	r4, r4, #16
 8000710:	041b      	lsls	r3, r3, #16
 8000712:	0c24      	lsrs	r4, r4, #16
 8000714:	188a      	adds	r2, r1, r2
 8000716:	191c      	adds	r4, r3, r4
 8000718:	4290      	cmp	r0, r2
 800071a:	d302      	bcc.n	8000722 <__aeabi_ddiv+0x30a>
 800071c:	d116      	bne.n	800074c <__aeabi_ddiv+0x334>
 800071e:	42a5      	cmp	r5, r4
 8000720:	d214      	bcs.n	800074c <__aeabi_ddiv+0x334>
 8000722:	465b      	mov	r3, fp
 8000724:	9f00      	ldr	r7, [sp, #0]
 8000726:	3b01      	subs	r3, #1
 8000728:	444d      	add	r5, r9
 800072a:	9305      	str	r3, [sp, #20]
 800072c:	454d      	cmp	r5, r9
 800072e:	419b      	sbcs	r3, r3
 8000730:	46bc      	mov	ip, r7
 8000732:	425b      	negs	r3, r3
 8000734:	4463      	add	r3, ip
 8000736:	18c0      	adds	r0, r0, r3
 8000738:	4287      	cmp	r7, r0
 800073a:	d300      	bcc.n	800073e <__aeabi_ddiv+0x326>
 800073c:	e102      	b.n	8000944 <__aeabi_ddiv+0x52c>
 800073e:	4282      	cmp	r2, r0
 8000740:	d900      	bls.n	8000744 <__aeabi_ddiv+0x32c>
 8000742:	e129      	b.n	8000998 <__aeabi_ddiv+0x580>
 8000744:	d100      	bne.n	8000748 <__aeabi_ddiv+0x330>
 8000746:	e124      	b.n	8000992 <__aeabi_ddiv+0x57a>
 8000748:	9b05      	ldr	r3, [sp, #20]
 800074a:	469b      	mov	fp, r3
 800074c:	1b2c      	subs	r4, r5, r4
 800074e:	42a5      	cmp	r5, r4
 8000750:	41ad      	sbcs	r5, r5
 8000752:	9b00      	ldr	r3, [sp, #0]
 8000754:	1a80      	subs	r0, r0, r2
 8000756:	426d      	negs	r5, r5
 8000758:	1b40      	subs	r0, r0, r5
 800075a:	4283      	cmp	r3, r0
 800075c:	d100      	bne.n	8000760 <__aeabi_ddiv+0x348>
 800075e:	e10f      	b.n	8000980 <__aeabi_ddiv+0x568>
 8000760:	9902      	ldr	r1, [sp, #8]
 8000762:	f7ff fd69 	bl	8000238 <__aeabi_uidivmod>
 8000766:	9a03      	ldr	r2, [sp, #12]
 8000768:	040b      	lsls	r3, r1, #16
 800076a:	4342      	muls	r2, r0
 800076c:	0c21      	lsrs	r1, r4, #16
 800076e:	0005      	movs	r5, r0
 8000770:	4319      	orrs	r1, r3
 8000772:	428a      	cmp	r2, r1
 8000774:	d900      	bls.n	8000778 <__aeabi_ddiv+0x360>
 8000776:	e0cb      	b.n	8000910 <__aeabi_ddiv+0x4f8>
 8000778:	1a88      	subs	r0, r1, r2
 800077a:	9902      	ldr	r1, [sp, #8]
 800077c:	f7ff fd5c 	bl	8000238 <__aeabi_uidivmod>
 8000780:	9a03      	ldr	r2, [sp, #12]
 8000782:	0424      	lsls	r4, r4, #16
 8000784:	4342      	muls	r2, r0
 8000786:	0409      	lsls	r1, r1, #16
 8000788:	0c24      	lsrs	r4, r4, #16
 800078a:	0003      	movs	r3, r0
 800078c:	430c      	orrs	r4, r1
 800078e:	42a2      	cmp	r2, r4
 8000790:	d900      	bls.n	8000794 <__aeabi_ddiv+0x37c>
 8000792:	e0ca      	b.n	800092a <__aeabi_ddiv+0x512>
 8000794:	4641      	mov	r1, r8
 8000796:	1aa4      	subs	r4, r4, r2
 8000798:	042a      	lsls	r2, r5, #16
 800079a:	431a      	orrs	r2, r3
 800079c:	9f04      	ldr	r7, [sp, #16]
 800079e:	0413      	lsls	r3, r2, #16
 80007a0:	0c1b      	lsrs	r3, r3, #16
 80007a2:	4359      	muls	r1, r3
 80007a4:	4640      	mov	r0, r8
 80007a6:	437b      	muls	r3, r7
 80007a8:	469c      	mov	ip, r3
 80007aa:	0c15      	lsrs	r5, r2, #16
 80007ac:	4368      	muls	r0, r5
 80007ae:	0c0b      	lsrs	r3, r1, #16
 80007b0:	4484      	add	ip, r0
 80007b2:	4463      	add	r3, ip
 80007b4:	437d      	muls	r5, r7
 80007b6:	4298      	cmp	r0, r3
 80007b8:	d903      	bls.n	80007c2 <__aeabi_ddiv+0x3aa>
 80007ba:	2080      	movs	r0, #128	@ 0x80
 80007bc:	0240      	lsls	r0, r0, #9
 80007be:	4684      	mov	ip, r0
 80007c0:	4465      	add	r5, ip
 80007c2:	0c18      	lsrs	r0, r3, #16
 80007c4:	0409      	lsls	r1, r1, #16
 80007c6:	041b      	lsls	r3, r3, #16
 80007c8:	0c09      	lsrs	r1, r1, #16
 80007ca:	1940      	adds	r0, r0, r5
 80007cc:	185b      	adds	r3, r3, r1
 80007ce:	4284      	cmp	r4, r0
 80007d0:	d327      	bcc.n	8000822 <__aeabi_ddiv+0x40a>
 80007d2:	d023      	beq.n	800081c <__aeabi_ddiv+0x404>
 80007d4:	2301      	movs	r3, #1
 80007d6:	0035      	movs	r5, r6
 80007d8:	431a      	orrs	r2, r3
 80007da:	4b94      	ldr	r3, [pc, #592]	@ (8000a2c <__aeabi_ddiv+0x614>)
 80007dc:	4453      	add	r3, sl
 80007de:	2b00      	cmp	r3, #0
 80007e0:	dd60      	ble.n	80008a4 <__aeabi_ddiv+0x48c>
 80007e2:	0751      	lsls	r1, r2, #29
 80007e4:	d000      	beq.n	80007e8 <__aeabi_ddiv+0x3d0>
 80007e6:	e086      	b.n	80008f6 <__aeabi_ddiv+0x4de>
 80007e8:	002e      	movs	r6, r5
 80007ea:	08d1      	lsrs	r1, r2, #3
 80007ec:	465a      	mov	r2, fp
 80007ee:	01d2      	lsls	r2, r2, #7
 80007f0:	d506      	bpl.n	8000800 <__aeabi_ddiv+0x3e8>
 80007f2:	465a      	mov	r2, fp
 80007f4:	4b8e      	ldr	r3, [pc, #568]	@ (8000a30 <__aeabi_ddiv+0x618>)
 80007f6:	401a      	ands	r2, r3
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	4693      	mov	fp, r2
 80007fc:	00db      	lsls	r3, r3, #3
 80007fe:	4453      	add	r3, sl
 8000800:	4a8c      	ldr	r2, [pc, #560]	@ (8000a34 <__aeabi_ddiv+0x61c>)
 8000802:	4293      	cmp	r3, r2
 8000804:	dd00      	ble.n	8000808 <__aeabi_ddiv+0x3f0>
 8000806:	e680      	b.n	800050a <__aeabi_ddiv+0xf2>
 8000808:	465a      	mov	r2, fp
 800080a:	0752      	lsls	r2, r2, #29
 800080c:	430a      	orrs	r2, r1
 800080e:	4690      	mov	r8, r2
 8000810:	465a      	mov	r2, fp
 8000812:	055b      	lsls	r3, r3, #21
 8000814:	0254      	lsls	r4, r2, #9
 8000816:	0b24      	lsrs	r4, r4, #12
 8000818:	0d5b      	lsrs	r3, r3, #21
 800081a:	e669      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 800081c:	0035      	movs	r5, r6
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0db      	beq.n	80007da <__aeabi_ddiv+0x3c2>
 8000822:	9d00      	ldr	r5, [sp, #0]
 8000824:	1e51      	subs	r1, r2, #1
 8000826:	46ac      	mov	ip, r5
 8000828:	4464      	add	r4, ip
 800082a:	42ac      	cmp	r4, r5
 800082c:	d200      	bcs.n	8000830 <__aeabi_ddiv+0x418>
 800082e:	e09e      	b.n	800096e <__aeabi_ddiv+0x556>
 8000830:	4284      	cmp	r4, r0
 8000832:	d200      	bcs.n	8000836 <__aeabi_ddiv+0x41e>
 8000834:	e0e1      	b.n	80009fa <__aeabi_ddiv+0x5e2>
 8000836:	d100      	bne.n	800083a <__aeabi_ddiv+0x422>
 8000838:	e0ee      	b.n	8000a18 <__aeabi_ddiv+0x600>
 800083a:	000a      	movs	r2, r1
 800083c:	e7ca      	b.n	80007d4 <__aeabi_ddiv+0x3bc>
 800083e:	4542      	cmp	r2, r8
 8000840:	d900      	bls.n	8000844 <__aeabi_ddiv+0x42c>
 8000842:	e708      	b.n	8000656 <__aeabi_ddiv+0x23e>
 8000844:	464b      	mov	r3, r9
 8000846:	07dc      	lsls	r4, r3, #31
 8000848:	0858      	lsrs	r0, r3, #1
 800084a:	4643      	mov	r3, r8
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	431c      	orrs	r4, r3
 8000850:	4643      	mov	r3, r8
 8000852:	07dd      	lsls	r5, r3, #31
 8000854:	e706      	b.n	8000664 <__aeabi_ddiv+0x24c>
 8000856:	f000 fc01 	bl	800105c <__clzsi2>
 800085a:	2315      	movs	r3, #21
 800085c:	469c      	mov	ip, r3
 800085e:	4484      	add	ip, r0
 8000860:	0002      	movs	r2, r0
 8000862:	4663      	mov	r3, ip
 8000864:	3220      	adds	r2, #32
 8000866:	2b1c      	cmp	r3, #28
 8000868:	dc00      	bgt.n	800086c <__aeabi_ddiv+0x454>
 800086a:	e692      	b.n	8000592 <__aeabi_ddiv+0x17a>
 800086c:	0023      	movs	r3, r4
 800086e:	3808      	subs	r0, #8
 8000870:	4083      	lsls	r3, r0
 8000872:	4699      	mov	r9, r3
 8000874:	2300      	movs	r3, #0
 8000876:	4698      	mov	r8, r3
 8000878:	e69a      	b.n	80005b0 <__aeabi_ddiv+0x198>
 800087a:	f000 fbef 	bl	800105c <__clzsi2>
 800087e:	0002      	movs	r2, r0
 8000880:	0003      	movs	r3, r0
 8000882:	3215      	adds	r2, #21
 8000884:	3320      	adds	r3, #32
 8000886:	2a1c      	cmp	r2, #28
 8000888:	dc00      	bgt.n	800088c <__aeabi_ddiv+0x474>
 800088a:	e65f      	b.n	800054c <__aeabi_ddiv+0x134>
 800088c:	9900      	ldr	r1, [sp, #0]
 800088e:	3808      	subs	r0, #8
 8000890:	4081      	lsls	r1, r0
 8000892:	2200      	movs	r2, #0
 8000894:	468b      	mov	fp, r1
 8000896:	e666      	b.n	8000566 <__aeabi_ddiv+0x14e>
 8000898:	2200      	movs	r2, #0
 800089a:	002e      	movs	r6, r5
 800089c:	2400      	movs	r4, #0
 800089e:	4690      	mov	r8, r2
 80008a0:	4b65      	ldr	r3, [pc, #404]	@ (8000a38 <__aeabi_ddiv+0x620>)
 80008a2:	e625      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 80008a4:	002e      	movs	r6, r5
 80008a6:	2101      	movs	r1, #1
 80008a8:	1ac9      	subs	r1, r1, r3
 80008aa:	2938      	cmp	r1, #56	@ 0x38
 80008ac:	dd00      	ble.n	80008b0 <__aeabi_ddiv+0x498>
 80008ae:	e61b      	b.n	80004e8 <__aeabi_ddiv+0xd0>
 80008b0:	291f      	cmp	r1, #31
 80008b2:	dc7e      	bgt.n	80009b2 <__aeabi_ddiv+0x59a>
 80008b4:	4861      	ldr	r0, [pc, #388]	@ (8000a3c <__aeabi_ddiv+0x624>)
 80008b6:	0014      	movs	r4, r2
 80008b8:	4450      	add	r0, sl
 80008ba:	465b      	mov	r3, fp
 80008bc:	4082      	lsls	r2, r0
 80008be:	4083      	lsls	r3, r0
 80008c0:	40cc      	lsrs	r4, r1
 80008c2:	1e50      	subs	r0, r2, #1
 80008c4:	4182      	sbcs	r2, r0
 80008c6:	4323      	orrs	r3, r4
 80008c8:	431a      	orrs	r2, r3
 80008ca:	465b      	mov	r3, fp
 80008cc:	40cb      	lsrs	r3, r1
 80008ce:	0751      	lsls	r1, r2, #29
 80008d0:	d009      	beq.n	80008e6 <__aeabi_ddiv+0x4ce>
 80008d2:	210f      	movs	r1, #15
 80008d4:	4011      	ands	r1, r2
 80008d6:	2904      	cmp	r1, #4
 80008d8:	d005      	beq.n	80008e6 <__aeabi_ddiv+0x4ce>
 80008da:	1d11      	adds	r1, r2, #4
 80008dc:	4291      	cmp	r1, r2
 80008de:	4192      	sbcs	r2, r2
 80008e0:	4252      	negs	r2, r2
 80008e2:	189b      	adds	r3, r3, r2
 80008e4:	000a      	movs	r2, r1
 80008e6:	0219      	lsls	r1, r3, #8
 80008e8:	d400      	bmi.n	80008ec <__aeabi_ddiv+0x4d4>
 80008ea:	e09b      	b.n	8000a24 <__aeabi_ddiv+0x60c>
 80008ec:	2200      	movs	r2, #0
 80008ee:	2301      	movs	r3, #1
 80008f0:	2400      	movs	r4, #0
 80008f2:	4690      	mov	r8, r2
 80008f4:	e5fc      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 80008f6:	210f      	movs	r1, #15
 80008f8:	4011      	ands	r1, r2
 80008fa:	2904      	cmp	r1, #4
 80008fc:	d100      	bne.n	8000900 <__aeabi_ddiv+0x4e8>
 80008fe:	e773      	b.n	80007e8 <__aeabi_ddiv+0x3d0>
 8000900:	1d11      	adds	r1, r2, #4
 8000902:	4291      	cmp	r1, r2
 8000904:	4192      	sbcs	r2, r2
 8000906:	4252      	negs	r2, r2
 8000908:	002e      	movs	r6, r5
 800090a:	08c9      	lsrs	r1, r1, #3
 800090c:	4493      	add	fp, r2
 800090e:	e76d      	b.n	80007ec <__aeabi_ddiv+0x3d4>
 8000910:	9b00      	ldr	r3, [sp, #0]
 8000912:	3d01      	subs	r5, #1
 8000914:	469c      	mov	ip, r3
 8000916:	4461      	add	r1, ip
 8000918:	428b      	cmp	r3, r1
 800091a:	d900      	bls.n	800091e <__aeabi_ddiv+0x506>
 800091c:	e72c      	b.n	8000778 <__aeabi_ddiv+0x360>
 800091e:	428a      	cmp	r2, r1
 8000920:	d800      	bhi.n	8000924 <__aeabi_ddiv+0x50c>
 8000922:	e729      	b.n	8000778 <__aeabi_ddiv+0x360>
 8000924:	1e85      	subs	r5, r0, #2
 8000926:	4461      	add	r1, ip
 8000928:	e726      	b.n	8000778 <__aeabi_ddiv+0x360>
 800092a:	9900      	ldr	r1, [sp, #0]
 800092c:	3b01      	subs	r3, #1
 800092e:	468c      	mov	ip, r1
 8000930:	4464      	add	r4, ip
 8000932:	42a1      	cmp	r1, r4
 8000934:	d900      	bls.n	8000938 <__aeabi_ddiv+0x520>
 8000936:	e72d      	b.n	8000794 <__aeabi_ddiv+0x37c>
 8000938:	42a2      	cmp	r2, r4
 800093a:	d800      	bhi.n	800093e <__aeabi_ddiv+0x526>
 800093c:	e72a      	b.n	8000794 <__aeabi_ddiv+0x37c>
 800093e:	1e83      	subs	r3, r0, #2
 8000940:	4464      	add	r4, ip
 8000942:	e727      	b.n	8000794 <__aeabi_ddiv+0x37c>
 8000944:	4287      	cmp	r7, r0
 8000946:	d000      	beq.n	800094a <__aeabi_ddiv+0x532>
 8000948:	e6fe      	b.n	8000748 <__aeabi_ddiv+0x330>
 800094a:	45a9      	cmp	r9, r5
 800094c:	d900      	bls.n	8000950 <__aeabi_ddiv+0x538>
 800094e:	e6fb      	b.n	8000748 <__aeabi_ddiv+0x330>
 8000950:	e6f5      	b.n	800073e <__aeabi_ddiv+0x326>
 8000952:	42a2      	cmp	r2, r4
 8000954:	d800      	bhi.n	8000958 <__aeabi_ddiv+0x540>
 8000956:	e6b9      	b.n	80006cc <__aeabi_ddiv+0x2b4>
 8000958:	1e83      	subs	r3, r0, #2
 800095a:	4464      	add	r4, ip
 800095c:	e6b6      	b.n	80006cc <__aeabi_ddiv+0x2b4>
 800095e:	428a      	cmp	r2, r1
 8000960:	d800      	bhi.n	8000964 <__aeabi_ddiv+0x54c>
 8000962:	e69f      	b.n	80006a4 <__aeabi_ddiv+0x28c>
 8000964:	46bc      	mov	ip, r7
 8000966:	1e83      	subs	r3, r0, #2
 8000968:	4698      	mov	r8, r3
 800096a:	4461      	add	r1, ip
 800096c:	e69a      	b.n	80006a4 <__aeabi_ddiv+0x28c>
 800096e:	000a      	movs	r2, r1
 8000970:	4284      	cmp	r4, r0
 8000972:	d000      	beq.n	8000976 <__aeabi_ddiv+0x55e>
 8000974:	e72e      	b.n	80007d4 <__aeabi_ddiv+0x3bc>
 8000976:	454b      	cmp	r3, r9
 8000978:	d000      	beq.n	800097c <__aeabi_ddiv+0x564>
 800097a:	e72b      	b.n	80007d4 <__aeabi_ddiv+0x3bc>
 800097c:	0035      	movs	r5, r6
 800097e:	e72c      	b.n	80007da <__aeabi_ddiv+0x3c2>
 8000980:	4b2a      	ldr	r3, [pc, #168]	@ (8000a2c <__aeabi_ddiv+0x614>)
 8000982:	4a2f      	ldr	r2, [pc, #188]	@ (8000a40 <__aeabi_ddiv+0x628>)
 8000984:	4453      	add	r3, sl
 8000986:	4592      	cmp	sl, r2
 8000988:	db43      	blt.n	8000a12 <__aeabi_ddiv+0x5fa>
 800098a:	2201      	movs	r2, #1
 800098c:	2100      	movs	r1, #0
 800098e:	4493      	add	fp, r2
 8000990:	e72c      	b.n	80007ec <__aeabi_ddiv+0x3d4>
 8000992:	42ac      	cmp	r4, r5
 8000994:	d800      	bhi.n	8000998 <__aeabi_ddiv+0x580>
 8000996:	e6d7      	b.n	8000748 <__aeabi_ddiv+0x330>
 8000998:	2302      	movs	r3, #2
 800099a:	425b      	negs	r3, r3
 800099c:	469c      	mov	ip, r3
 800099e:	9900      	ldr	r1, [sp, #0]
 80009a0:	444d      	add	r5, r9
 80009a2:	454d      	cmp	r5, r9
 80009a4:	419b      	sbcs	r3, r3
 80009a6:	44e3      	add	fp, ip
 80009a8:	468c      	mov	ip, r1
 80009aa:	425b      	negs	r3, r3
 80009ac:	4463      	add	r3, ip
 80009ae:	18c0      	adds	r0, r0, r3
 80009b0:	e6cc      	b.n	800074c <__aeabi_ddiv+0x334>
 80009b2:	201f      	movs	r0, #31
 80009b4:	4240      	negs	r0, r0
 80009b6:	1ac3      	subs	r3, r0, r3
 80009b8:	4658      	mov	r0, fp
 80009ba:	40d8      	lsrs	r0, r3
 80009bc:	2920      	cmp	r1, #32
 80009be:	d004      	beq.n	80009ca <__aeabi_ddiv+0x5b2>
 80009c0:	4659      	mov	r1, fp
 80009c2:	4b20      	ldr	r3, [pc, #128]	@ (8000a44 <__aeabi_ddiv+0x62c>)
 80009c4:	4453      	add	r3, sl
 80009c6:	4099      	lsls	r1, r3
 80009c8:	430a      	orrs	r2, r1
 80009ca:	1e53      	subs	r3, r2, #1
 80009cc:	419a      	sbcs	r2, r3
 80009ce:	2307      	movs	r3, #7
 80009d0:	0019      	movs	r1, r3
 80009d2:	4302      	orrs	r2, r0
 80009d4:	2400      	movs	r4, #0
 80009d6:	4011      	ands	r1, r2
 80009d8:	4213      	tst	r3, r2
 80009da:	d009      	beq.n	80009f0 <__aeabi_ddiv+0x5d8>
 80009dc:	3308      	adds	r3, #8
 80009de:	4013      	ands	r3, r2
 80009e0:	2b04      	cmp	r3, #4
 80009e2:	d01d      	beq.n	8000a20 <__aeabi_ddiv+0x608>
 80009e4:	1d13      	adds	r3, r2, #4
 80009e6:	4293      	cmp	r3, r2
 80009e8:	4189      	sbcs	r1, r1
 80009ea:	001a      	movs	r2, r3
 80009ec:	4249      	negs	r1, r1
 80009ee:	0749      	lsls	r1, r1, #29
 80009f0:	08d2      	lsrs	r2, r2, #3
 80009f2:	430a      	orrs	r2, r1
 80009f4:	4690      	mov	r8, r2
 80009f6:	2300      	movs	r3, #0
 80009f8:	e57a      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 80009fa:	4649      	mov	r1, r9
 80009fc:	9f00      	ldr	r7, [sp, #0]
 80009fe:	004d      	lsls	r5, r1, #1
 8000a00:	454d      	cmp	r5, r9
 8000a02:	4189      	sbcs	r1, r1
 8000a04:	46bc      	mov	ip, r7
 8000a06:	4249      	negs	r1, r1
 8000a08:	4461      	add	r1, ip
 8000a0a:	46a9      	mov	r9, r5
 8000a0c:	3a02      	subs	r2, #2
 8000a0e:	1864      	adds	r4, r4, r1
 8000a10:	e7ae      	b.n	8000970 <__aeabi_ddiv+0x558>
 8000a12:	2201      	movs	r2, #1
 8000a14:	4252      	negs	r2, r2
 8000a16:	e746      	b.n	80008a6 <__aeabi_ddiv+0x48e>
 8000a18:	4599      	cmp	r9, r3
 8000a1a:	d3ee      	bcc.n	80009fa <__aeabi_ddiv+0x5e2>
 8000a1c:	000a      	movs	r2, r1
 8000a1e:	e7aa      	b.n	8000976 <__aeabi_ddiv+0x55e>
 8000a20:	2100      	movs	r1, #0
 8000a22:	e7e5      	b.n	80009f0 <__aeabi_ddiv+0x5d8>
 8000a24:	0759      	lsls	r1, r3, #29
 8000a26:	025b      	lsls	r3, r3, #9
 8000a28:	0b1c      	lsrs	r4, r3, #12
 8000a2a:	e7e1      	b.n	80009f0 <__aeabi_ddiv+0x5d8>
 8000a2c:	000003ff 	.word	0x000003ff
 8000a30:	feffffff 	.word	0xfeffffff
 8000a34:	000007fe 	.word	0x000007fe
 8000a38:	000007ff 	.word	0x000007ff
 8000a3c:	0000041e 	.word	0x0000041e
 8000a40:	fffffc02 	.word	0xfffffc02
 8000a44:	0000043e 	.word	0x0000043e

08000a48 <__aeabi_dmul>:
 8000a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a4a:	4657      	mov	r7, sl
 8000a4c:	464e      	mov	r6, r9
 8000a4e:	46de      	mov	lr, fp
 8000a50:	4645      	mov	r5, r8
 8000a52:	b5e0      	push	{r5, r6, r7, lr}
 8000a54:	001f      	movs	r7, r3
 8000a56:	030b      	lsls	r3, r1, #12
 8000a58:	0b1b      	lsrs	r3, r3, #12
 8000a5a:	0016      	movs	r6, r2
 8000a5c:	469a      	mov	sl, r3
 8000a5e:	0fca      	lsrs	r2, r1, #31
 8000a60:	004b      	lsls	r3, r1, #1
 8000a62:	0004      	movs	r4, r0
 8000a64:	4691      	mov	r9, r2
 8000a66:	b085      	sub	sp, #20
 8000a68:	0d5b      	lsrs	r3, r3, #21
 8000a6a:	d100      	bne.n	8000a6e <__aeabi_dmul+0x26>
 8000a6c:	e1cf      	b.n	8000e0e <__aeabi_dmul+0x3c6>
 8000a6e:	4acd      	ldr	r2, [pc, #820]	@ (8000da4 <__aeabi_dmul+0x35c>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d055      	beq.n	8000b20 <__aeabi_dmul+0xd8>
 8000a74:	4651      	mov	r1, sl
 8000a76:	0f42      	lsrs	r2, r0, #29
 8000a78:	00c9      	lsls	r1, r1, #3
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	2180      	movs	r1, #128	@ 0x80
 8000a7e:	0409      	lsls	r1, r1, #16
 8000a80:	4311      	orrs	r1, r2
 8000a82:	00c2      	lsls	r2, r0, #3
 8000a84:	4690      	mov	r8, r2
 8000a86:	4ac8      	ldr	r2, [pc, #800]	@ (8000da8 <__aeabi_dmul+0x360>)
 8000a88:	468a      	mov	sl, r1
 8000a8a:	4693      	mov	fp, r2
 8000a8c:	449b      	add	fp, r3
 8000a8e:	2300      	movs	r3, #0
 8000a90:	2500      	movs	r5, #0
 8000a92:	9302      	str	r3, [sp, #8]
 8000a94:	033c      	lsls	r4, r7, #12
 8000a96:	007b      	lsls	r3, r7, #1
 8000a98:	0ffa      	lsrs	r2, r7, #31
 8000a9a:	9601      	str	r6, [sp, #4]
 8000a9c:	0b24      	lsrs	r4, r4, #12
 8000a9e:	0d5b      	lsrs	r3, r3, #21
 8000aa0:	9200      	str	r2, [sp, #0]
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dmul+0x5e>
 8000aa4:	e188      	b.n	8000db8 <__aeabi_dmul+0x370>
 8000aa6:	4abf      	ldr	r2, [pc, #764]	@ (8000da4 <__aeabi_dmul+0x35c>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dmul+0x66>
 8000aac:	e092      	b.n	8000bd4 <__aeabi_dmul+0x18c>
 8000aae:	4abe      	ldr	r2, [pc, #760]	@ (8000da8 <__aeabi_dmul+0x360>)
 8000ab0:	4694      	mov	ip, r2
 8000ab2:	4463      	add	r3, ip
 8000ab4:	449b      	add	fp, r3
 8000ab6:	2d0a      	cmp	r5, #10
 8000ab8:	dc42      	bgt.n	8000b40 <__aeabi_dmul+0xf8>
 8000aba:	00e4      	lsls	r4, r4, #3
 8000abc:	0f73      	lsrs	r3, r6, #29
 8000abe:	4323      	orrs	r3, r4
 8000ac0:	2480      	movs	r4, #128	@ 0x80
 8000ac2:	4649      	mov	r1, r9
 8000ac4:	0424      	lsls	r4, r4, #16
 8000ac6:	431c      	orrs	r4, r3
 8000ac8:	00f3      	lsls	r3, r6, #3
 8000aca:	9301      	str	r3, [sp, #4]
 8000acc:	9b00      	ldr	r3, [sp, #0]
 8000ace:	2000      	movs	r0, #0
 8000ad0:	4059      	eors	r1, r3
 8000ad2:	b2cb      	uxtb	r3, r1
 8000ad4:	9303      	str	r3, [sp, #12]
 8000ad6:	2d02      	cmp	r5, #2
 8000ad8:	dc00      	bgt.n	8000adc <__aeabi_dmul+0x94>
 8000ada:	e094      	b.n	8000c06 <__aeabi_dmul+0x1be>
 8000adc:	2301      	movs	r3, #1
 8000ade:	40ab      	lsls	r3, r5
 8000ae0:	001d      	movs	r5, r3
 8000ae2:	23a6      	movs	r3, #166	@ 0xa6
 8000ae4:	002a      	movs	r2, r5
 8000ae6:	00db      	lsls	r3, r3, #3
 8000ae8:	401a      	ands	r2, r3
 8000aea:	421d      	tst	r5, r3
 8000aec:	d000      	beq.n	8000af0 <__aeabi_dmul+0xa8>
 8000aee:	e229      	b.n	8000f44 <__aeabi_dmul+0x4fc>
 8000af0:	2390      	movs	r3, #144	@ 0x90
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	421d      	tst	r5, r3
 8000af6:	d100      	bne.n	8000afa <__aeabi_dmul+0xb2>
 8000af8:	e24d      	b.n	8000f96 <__aeabi_dmul+0x54e>
 8000afa:	2300      	movs	r3, #0
 8000afc:	2480      	movs	r4, #128	@ 0x80
 8000afe:	4699      	mov	r9, r3
 8000b00:	0324      	lsls	r4, r4, #12
 8000b02:	4ba8      	ldr	r3, [pc, #672]	@ (8000da4 <__aeabi_dmul+0x35c>)
 8000b04:	0010      	movs	r0, r2
 8000b06:	464a      	mov	r2, r9
 8000b08:	051b      	lsls	r3, r3, #20
 8000b0a:	4323      	orrs	r3, r4
 8000b0c:	07d2      	lsls	r2, r2, #31
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	0019      	movs	r1, r3
 8000b12:	b005      	add	sp, #20
 8000b14:	bcf0      	pop	{r4, r5, r6, r7}
 8000b16:	46bb      	mov	fp, r7
 8000b18:	46b2      	mov	sl, r6
 8000b1a:	46a9      	mov	r9, r5
 8000b1c:	46a0      	mov	r8, r4
 8000b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b20:	4652      	mov	r2, sl
 8000b22:	4302      	orrs	r2, r0
 8000b24:	4690      	mov	r8, r2
 8000b26:	d000      	beq.n	8000b2a <__aeabi_dmul+0xe2>
 8000b28:	e1ac      	b.n	8000e84 <__aeabi_dmul+0x43c>
 8000b2a:	469b      	mov	fp, r3
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	4692      	mov	sl, r2
 8000b30:	2508      	movs	r5, #8
 8000b32:	9302      	str	r3, [sp, #8]
 8000b34:	e7ae      	b.n	8000a94 <__aeabi_dmul+0x4c>
 8000b36:	9b00      	ldr	r3, [sp, #0]
 8000b38:	46a2      	mov	sl, r4
 8000b3a:	4699      	mov	r9, r3
 8000b3c:	9b01      	ldr	r3, [sp, #4]
 8000b3e:	4698      	mov	r8, r3
 8000b40:	9b02      	ldr	r3, [sp, #8]
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	d100      	bne.n	8000b48 <__aeabi_dmul+0x100>
 8000b46:	e1ca      	b.n	8000ede <__aeabi_dmul+0x496>
 8000b48:	2b03      	cmp	r3, #3
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_dmul+0x106>
 8000b4c:	e192      	b.n	8000e74 <__aeabi_dmul+0x42c>
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d110      	bne.n	8000b74 <__aeabi_dmul+0x12c>
 8000b52:	2300      	movs	r3, #0
 8000b54:	2400      	movs	r4, #0
 8000b56:	2200      	movs	r2, #0
 8000b58:	e7d4      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	087b      	lsrs	r3, r7, #1
 8000b5e:	403a      	ands	r2, r7
 8000b60:	4313      	orrs	r3, r2
 8000b62:	4652      	mov	r2, sl
 8000b64:	07d2      	lsls	r2, r2, #31
 8000b66:	4313      	orrs	r3, r2
 8000b68:	4698      	mov	r8, r3
 8000b6a:	4653      	mov	r3, sl
 8000b6c:	085b      	lsrs	r3, r3, #1
 8000b6e:	469a      	mov	sl, r3
 8000b70:	9b03      	ldr	r3, [sp, #12]
 8000b72:	4699      	mov	r9, r3
 8000b74:	465b      	mov	r3, fp
 8000b76:	1c58      	adds	r0, r3, #1
 8000b78:	2380      	movs	r3, #128	@ 0x80
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	445b      	add	r3, fp
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	dc00      	bgt.n	8000b84 <__aeabi_dmul+0x13c>
 8000b82:	e1b1      	b.n	8000ee8 <__aeabi_dmul+0x4a0>
 8000b84:	4642      	mov	r2, r8
 8000b86:	0752      	lsls	r2, r2, #29
 8000b88:	d00b      	beq.n	8000ba2 <__aeabi_dmul+0x15a>
 8000b8a:	220f      	movs	r2, #15
 8000b8c:	4641      	mov	r1, r8
 8000b8e:	400a      	ands	r2, r1
 8000b90:	2a04      	cmp	r2, #4
 8000b92:	d006      	beq.n	8000ba2 <__aeabi_dmul+0x15a>
 8000b94:	4642      	mov	r2, r8
 8000b96:	1d11      	adds	r1, r2, #4
 8000b98:	4541      	cmp	r1, r8
 8000b9a:	4192      	sbcs	r2, r2
 8000b9c:	4688      	mov	r8, r1
 8000b9e:	4252      	negs	r2, r2
 8000ba0:	4492      	add	sl, r2
 8000ba2:	4652      	mov	r2, sl
 8000ba4:	01d2      	lsls	r2, r2, #7
 8000ba6:	d506      	bpl.n	8000bb6 <__aeabi_dmul+0x16e>
 8000ba8:	4652      	mov	r2, sl
 8000baa:	4b80      	ldr	r3, [pc, #512]	@ (8000dac <__aeabi_dmul+0x364>)
 8000bac:	401a      	ands	r2, r3
 8000bae:	2380      	movs	r3, #128	@ 0x80
 8000bb0:	4692      	mov	sl, r2
 8000bb2:	00db      	lsls	r3, r3, #3
 8000bb4:	18c3      	adds	r3, r0, r3
 8000bb6:	4a7e      	ldr	r2, [pc, #504]	@ (8000db0 <__aeabi_dmul+0x368>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	dd00      	ble.n	8000bbe <__aeabi_dmul+0x176>
 8000bbc:	e18f      	b.n	8000ede <__aeabi_dmul+0x496>
 8000bbe:	4642      	mov	r2, r8
 8000bc0:	08d1      	lsrs	r1, r2, #3
 8000bc2:	4652      	mov	r2, sl
 8000bc4:	0752      	lsls	r2, r2, #29
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	4651      	mov	r1, sl
 8000bca:	055b      	lsls	r3, r3, #21
 8000bcc:	024c      	lsls	r4, r1, #9
 8000bce:	0b24      	lsrs	r4, r4, #12
 8000bd0:	0d5b      	lsrs	r3, r3, #21
 8000bd2:	e797      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000bd4:	4b73      	ldr	r3, [pc, #460]	@ (8000da4 <__aeabi_dmul+0x35c>)
 8000bd6:	4326      	orrs	r6, r4
 8000bd8:	469c      	mov	ip, r3
 8000bda:	44e3      	add	fp, ip
 8000bdc:	2e00      	cmp	r6, #0
 8000bde:	d100      	bne.n	8000be2 <__aeabi_dmul+0x19a>
 8000be0:	e16f      	b.n	8000ec2 <__aeabi_dmul+0x47a>
 8000be2:	2303      	movs	r3, #3
 8000be4:	4649      	mov	r1, r9
 8000be6:	431d      	orrs	r5, r3
 8000be8:	9b00      	ldr	r3, [sp, #0]
 8000bea:	4059      	eors	r1, r3
 8000bec:	b2cb      	uxtb	r3, r1
 8000bee:	9303      	str	r3, [sp, #12]
 8000bf0:	2d0a      	cmp	r5, #10
 8000bf2:	dd00      	ble.n	8000bf6 <__aeabi_dmul+0x1ae>
 8000bf4:	e133      	b.n	8000e5e <__aeabi_dmul+0x416>
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	40ab      	lsls	r3, r5
 8000bfa:	001d      	movs	r5, r3
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	9302      	str	r3, [sp, #8]
 8000c00:	2288      	movs	r2, #136	@ 0x88
 8000c02:	422a      	tst	r2, r5
 8000c04:	d197      	bne.n	8000b36 <__aeabi_dmul+0xee>
 8000c06:	4642      	mov	r2, r8
 8000c08:	4643      	mov	r3, r8
 8000c0a:	0412      	lsls	r2, r2, #16
 8000c0c:	0c12      	lsrs	r2, r2, #16
 8000c0e:	0016      	movs	r6, r2
 8000c10:	9801      	ldr	r0, [sp, #4]
 8000c12:	0c1d      	lsrs	r5, r3, #16
 8000c14:	0c03      	lsrs	r3, r0, #16
 8000c16:	0400      	lsls	r0, r0, #16
 8000c18:	0c00      	lsrs	r0, r0, #16
 8000c1a:	4346      	muls	r6, r0
 8000c1c:	46b4      	mov	ip, r6
 8000c1e:	001e      	movs	r6, r3
 8000c20:	436e      	muls	r6, r5
 8000c22:	9600      	str	r6, [sp, #0]
 8000c24:	0016      	movs	r6, r2
 8000c26:	0007      	movs	r7, r0
 8000c28:	435e      	muls	r6, r3
 8000c2a:	4661      	mov	r1, ip
 8000c2c:	46b0      	mov	r8, r6
 8000c2e:	436f      	muls	r7, r5
 8000c30:	0c0e      	lsrs	r6, r1, #16
 8000c32:	44b8      	add	r8, r7
 8000c34:	4446      	add	r6, r8
 8000c36:	42b7      	cmp	r7, r6
 8000c38:	d905      	bls.n	8000c46 <__aeabi_dmul+0x1fe>
 8000c3a:	2180      	movs	r1, #128	@ 0x80
 8000c3c:	0249      	lsls	r1, r1, #9
 8000c3e:	4688      	mov	r8, r1
 8000c40:	9f00      	ldr	r7, [sp, #0]
 8000c42:	4447      	add	r7, r8
 8000c44:	9700      	str	r7, [sp, #0]
 8000c46:	4661      	mov	r1, ip
 8000c48:	0409      	lsls	r1, r1, #16
 8000c4a:	0c09      	lsrs	r1, r1, #16
 8000c4c:	0c37      	lsrs	r7, r6, #16
 8000c4e:	0436      	lsls	r6, r6, #16
 8000c50:	468c      	mov	ip, r1
 8000c52:	0031      	movs	r1, r6
 8000c54:	4461      	add	r1, ip
 8000c56:	9101      	str	r1, [sp, #4]
 8000c58:	0011      	movs	r1, r2
 8000c5a:	0c26      	lsrs	r6, r4, #16
 8000c5c:	0424      	lsls	r4, r4, #16
 8000c5e:	0c24      	lsrs	r4, r4, #16
 8000c60:	4361      	muls	r1, r4
 8000c62:	468c      	mov	ip, r1
 8000c64:	0021      	movs	r1, r4
 8000c66:	4369      	muls	r1, r5
 8000c68:	4689      	mov	r9, r1
 8000c6a:	4661      	mov	r1, ip
 8000c6c:	0c09      	lsrs	r1, r1, #16
 8000c6e:	4688      	mov	r8, r1
 8000c70:	4372      	muls	r2, r6
 8000c72:	444a      	add	r2, r9
 8000c74:	4442      	add	r2, r8
 8000c76:	4375      	muls	r5, r6
 8000c78:	4591      	cmp	r9, r2
 8000c7a:	d903      	bls.n	8000c84 <__aeabi_dmul+0x23c>
 8000c7c:	2180      	movs	r1, #128	@ 0x80
 8000c7e:	0249      	lsls	r1, r1, #9
 8000c80:	4688      	mov	r8, r1
 8000c82:	4445      	add	r5, r8
 8000c84:	0c11      	lsrs	r1, r2, #16
 8000c86:	4688      	mov	r8, r1
 8000c88:	4661      	mov	r1, ip
 8000c8a:	0409      	lsls	r1, r1, #16
 8000c8c:	0c09      	lsrs	r1, r1, #16
 8000c8e:	468c      	mov	ip, r1
 8000c90:	0412      	lsls	r2, r2, #16
 8000c92:	4462      	add	r2, ip
 8000c94:	18b9      	adds	r1, r7, r2
 8000c96:	9102      	str	r1, [sp, #8]
 8000c98:	4651      	mov	r1, sl
 8000c9a:	0c09      	lsrs	r1, r1, #16
 8000c9c:	468c      	mov	ip, r1
 8000c9e:	4651      	mov	r1, sl
 8000ca0:	040f      	lsls	r7, r1, #16
 8000ca2:	0c3f      	lsrs	r7, r7, #16
 8000ca4:	0039      	movs	r1, r7
 8000ca6:	4341      	muls	r1, r0
 8000ca8:	4445      	add	r5, r8
 8000caa:	4688      	mov	r8, r1
 8000cac:	4661      	mov	r1, ip
 8000cae:	4341      	muls	r1, r0
 8000cb0:	468a      	mov	sl, r1
 8000cb2:	4641      	mov	r1, r8
 8000cb4:	4660      	mov	r0, ip
 8000cb6:	0c09      	lsrs	r1, r1, #16
 8000cb8:	4689      	mov	r9, r1
 8000cba:	4358      	muls	r0, r3
 8000cbc:	437b      	muls	r3, r7
 8000cbe:	4453      	add	r3, sl
 8000cc0:	444b      	add	r3, r9
 8000cc2:	459a      	cmp	sl, r3
 8000cc4:	d903      	bls.n	8000cce <__aeabi_dmul+0x286>
 8000cc6:	2180      	movs	r1, #128	@ 0x80
 8000cc8:	0249      	lsls	r1, r1, #9
 8000cca:	4689      	mov	r9, r1
 8000ccc:	4448      	add	r0, r9
 8000cce:	0c19      	lsrs	r1, r3, #16
 8000cd0:	4689      	mov	r9, r1
 8000cd2:	4641      	mov	r1, r8
 8000cd4:	0409      	lsls	r1, r1, #16
 8000cd6:	0c09      	lsrs	r1, r1, #16
 8000cd8:	4688      	mov	r8, r1
 8000cda:	0039      	movs	r1, r7
 8000cdc:	4361      	muls	r1, r4
 8000cde:	041b      	lsls	r3, r3, #16
 8000ce0:	4443      	add	r3, r8
 8000ce2:	4688      	mov	r8, r1
 8000ce4:	4661      	mov	r1, ip
 8000ce6:	434c      	muls	r4, r1
 8000ce8:	4371      	muls	r1, r6
 8000cea:	468c      	mov	ip, r1
 8000cec:	4641      	mov	r1, r8
 8000cee:	4377      	muls	r7, r6
 8000cf0:	0c0e      	lsrs	r6, r1, #16
 8000cf2:	193f      	adds	r7, r7, r4
 8000cf4:	19f6      	adds	r6, r6, r7
 8000cf6:	4448      	add	r0, r9
 8000cf8:	42b4      	cmp	r4, r6
 8000cfa:	d903      	bls.n	8000d04 <__aeabi_dmul+0x2bc>
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	0249      	lsls	r1, r1, #9
 8000d00:	4689      	mov	r9, r1
 8000d02:	44cc      	add	ip, r9
 8000d04:	9902      	ldr	r1, [sp, #8]
 8000d06:	9f00      	ldr	r7, [sp, #0]
 8000d08:	4689      	mov	r9, r1
 8000d0a:	0431      	lsls	r1, r6, #16
 8000d0c:	444f      	add	r7, r9
 8000d0e:	4689      	mov	r9, r1
 8000d10:	4641      	mov	r1, r8
 8000d12:	4297      	cmp	r7, r2
 8000d14:	4192      	sbcs	r2, r2
 8000d16:	040c      	lsls	r4, r1, #16
 8000d18:	0c24      	lsrs	r4, r4, #16
 8000d1a:	444c      	add	r4, r9
 8000d1c:	18ff      	adds	r7, r7, r3
 8000d1e:	4252      	negs	r2, r2
 8000d20:	1964      	adds	r4, r4, r5
 8000d22:	18a1      	adds	r1, r4, r2
 8000d24:	429f      	cmp	r7, r3
 8000d26:	419b      	sbcs	r3, r3
 8000d28:	4688      	mov	r8, r1
 8000d2a:	4682      	mov	sl, r0
 8000d2c:	425b      	negs	r3, r3
 8000d2e:	4699      	mov	r9, r3
 8000d30:	4590      	cmp	r8, r2
 8000d32:	4192      	sbcs	r2, r2
 8000d34:	42ac      	cmp	r4, r5
 8000d36:	41a4      	sbcs	r4, r4
 8000d38:	44c2      	add	sl, r8
 8000d3a:	44d1      	add	r9, sl
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	4264      	negs	r4, r4
 8000d40:	4314      	orrs	r4, r2
 8000d42:	4599      	cmp	r9, r3
 8000d44:	419b      	sbcs	r3, r3
 8000d46:	4582      	cmp	sl, r0
 8000d48:	4192      	sbcs	r2, r2
 8000d4a:	425b      	negs	r3, r3
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	464a      	mov	r2, r9
 8000d52:	0c36      	lsrs	r6, r6, #16
 8000d54:	19a4      	adds	r4, r4, r6
 8000d56:	18e3      	adds	r3, r4, r3
 8000d58:	4463      	add	r3, ip
 8000d5a:	025b      	lsls	r3, r3, #9
 8000d5c:	0dd2      	lsrs	r2, r2, #23
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	9901      	ldr	r1, [sp, #4]
 8000d62:	4692      	mov	sl, r2
 8000d64:	027a      	lsls	r2, r7, #9
 8000d66:	430a      	orrs	r2, r1
 8000d68:	1e50      	subs	r0, r2, #1
 8000d6a:	4182      	sbcs	r2, r0
 8000d6c:	0dff      	lsrs	r7, r7, #23
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	464a      	mov	r2, r9
 8000d72:	0252      	lsls	r2, r2, #9
 8000d74:	4317      	orrs	r7, r2
 8000d76:	46b8      	mov	r8, r7
 8000d78:	01db      	lsls	r3, r3, #7
 8000d7a:	d500      	bpl.n	8000d7e <__aeabi_dmul+0x336>
 8000d7c:	e6ed      	b.n	8000b5a <__aeabi_dmul+0x112>
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000db4 <__aeabi_dmul+0x36c>)
 8000d80:	9a03      	ldr	r2, [sp, #12]
 8000d82:	445b      	add	r3, fp
 8000d84:	4691      	mov	r9, r2
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	dc00      	bgt.n	8000d8c <__aeabi_dmul+0x344>
 8000d8a:	e0ac      	b.n	8000ee6 <__aeabi_dmul+0x49e>
 8000d8c:	003a      	movs	r2, r7
 8000d8e:	0752      	lsls	r2, r2, #29
 8000d90:	d100      	bne.n	8000d94 <__aeabi_dmul+0x34c>
 8000d92:	e710      	b.n	8000bb6 <__aeabi_dmul+0x16e>
 8000d94:	220f      	movs	r2, #15
 8000d96:	4658      	mov	r0, fp
 8000d98:	403a      	ands	r2, r7
 8000d9a:	2a04      	cmp	r2, #4
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_dmul+0x358>
 8000d9e:	e6f9      	b.n	8000b94 <__aeabi_dmul+0x14c>
 8000da0:	e709      	b.n	8000bb6 <__aeabi_dmul+0x16e>
 8000da2:	46c0      	nop			@ (mov r8, r8)
 8000da4:	000007ff 	.word	0x000007ff
 8000da8:	fffffc01 	.word	0xfffffc01
 8000dac:	feffffff 	.word	0xfeffffff
 8000db0:	000007fe 	.word	0x000007fe
 8000db4:	000003ff 	.word	0x000003ff
 8000db8:	0022      	movs	r2, r4
 8000dba:	4332      	orrs	r2, r6
 8000dbc:	d06f      	beq.n	8000e9e <__aeabi_dmul+0x456>
 8000dbe:	2c00      	cmp	r4, #0
 8000dc0:	d100      	bne.n	8000dc4 <__aeabi_dmul+0x37c>
 8000dc2:	e0c2      	b.n	8000f4a <__aeabi_dmul+0x502>
 8000dc4:	0020      	movs	r0, r4
 8000dc6:	f000 f949 	bl	800105c <__clzsi2>
 8000dca:	0002      	movs	r2, r0
 8000dcc:	0003      	movs	r3, r0
 8000dce:	3a0b      	subs	r2, #11
 8000dd0:	201d      	movs	r0, #29
 8000dd2:	1a82      	subs	r2, r0, r2
 8000dd4:	0030      	movs	r0, r6
 8000dd6:	0019      	movs	r1, r3
 8000dd8:	40d0      	lsrs	r0, r2
 8000dda:	3908      	subs	r1, #8
 8000ddc:	408c      	lsls	r4, r1
 8000dde:	0002      	movs	r2, r0
 8000de0:	4322      	orrs	r2, r4
 8000de2:	0034      	movs	r4, r6
 8000de4:	408c      	lsls	r4, r1
 8000de6:	4659      	mov	r1, fp
 8000de8:	1acb      	subs	r3, r1, r3
 8000dea:	4986      	ldr	r1, [pc, #536]	@ (8001004 <__aeabi_dmul+0x5bc>)
 8000dec:	468b      	mov	fp, r1
 8000dee:	449b      	add	fp, r3
 8000df0:	2d0a      	cmp	r5, #10
 8000df2:	dd00      	ble.n	8000df6 <__aeabi_dmul+0x3ae>
 8000df4:	e6a4      	b.n	8000b40 <__aeabi_dmul+0xf8>
 8000df6:	4649      	mov	r1, r9
 8000df8:	9b00      	ldr	r3, [sp, #0]
 8000dfa:	9401      	str	r4, [sp, #4]
 8000dfc:	4059      	eors	r1, r3
 8000dfe:	b2cb      	uxtb	r3, r1
 8000e00:	0014      	movs	r4, r2
 8000e02:	2000      	movs	r0, #0
 8000e04:	9303      	str	r3, [sp, #12]
 8000e06:	2d02      	cmp	r5, #2
 8000e08:	dd00      	ble.n	8000e0c <__aeabi_dmul+0x3c4>
 8000e0a:	e667      	b.n	8000adc <__aeabi_dmul+0x94>
 8000e0c:	e6fb      	b.n	8000c06 <__aeabi_dmul+0x1be>
 8000e0e:	4653      	mov	r3, sl
 8000e10:	4303      	orrs	r3, r0
 8000e12:	4698      	mov	r8, r3
 8000e14:	d03c      	beq.n	8000e90 <__aeabi_dmul+0x448>
 8000e16:	4653      	mov	r3, sl
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d100      	bne.n	8000e1e <__aeabi_dmul+0x3d6>
 8000e1c:	e0a3      	b.n	8000f66 <__aeabi_dmul+0x51e>
 8000e1e:	4650      	mov	r0, sl
 8000e20:	f000 f91c 	bl	800105c <__clzsi2>
 8000e24:	230b      	movs	r3, #11
 8000e26:	425b      	negs	r3, r3
 8000e28:	469c      	mov	ip, r3
 8000e2a:	0002      	movs	r2, r0
 8000e2c:	4484      	add	ip, r0
 8000e2e:	0011      	movs	r1, r2
 8000e30:	4650      	mov	r0, sl
 8000e32:	3908      	subs	r1, #8
 8000e34:	4088      	lsls	r0, r1
 8000e36:	231d      	movs	r3, #29
 8000e38:	4680      	mov	r8, r0
 8000e3a:	4660      	mov	r0, ip
 8000e3c:	1a1b      	subs	r3, r3, r0
 8000e3e:	0020      	movs	r0, r4
 8000e40:	40d8      	lsrs	r0, r3
 8000e42:	0003      	movs	r3, r0
 8000e44:	4640      	mov	r0, r8
 8000e46:	4303      	orrs	r3, r0
 8000e48:	469a      	mov	sl, r3
 8000e4a:	0023      	movs	r3, r4
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	4698      	mov	r8, r3
 8000e50:	4b6c      	ldr	r3, [pc, #432]	@ (8001004 <__aeabi_dmul+0x5bc>)
 8000e52:	2500      	movs	r5, #0
 8000e54:	1a9b      	subs	r3, r3, r2
 8000e56:	469b      	mov	fp, r3
 8000e58:	2300      	movs	r3, #0
 8000e5a:	9302      	str	r3, [sp, #8]
 8000e5c:	e61a      	b.n	8000a94 <__aeabi_dmul+0x4c>
 8000e5e:	2d0f      	cmp	r5, #15
 8000e60:	d000      	beq.n	8000e64 <__aeabi_dmul+0x41c>
 8000e62:	e0c9      	b.n	8000ff8 <__aeabi_dmul+0x5b0>
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	4652      	mov	r2, sl
 8000e68:	031b      	lsls	r3, r3, #12
 8000e6a:	421a      	tst	r2, r3
 8000e6c:	d002      	beq.n	8000e74 <__aeabi_dmul+0x42c>
 8000e6e:	421c      	tst	r4, r3
 8000e70:	d100      	bne.n	8000e74 <__aeabi_dmul+0x42c>
 8000e72:	e092      	b.n	8000f9a <__aeabi_dmul+0x552>
 8000e74:	2480      	movs	r4, #128	@ 0x80
 8000e76:	4653      	mov	r3, sl
 8000e78:	0324      	lsls	r4, r4, #12
 8000e7a:	431c      	orrs	r4, r3
 8000e7c:	0324      	lsls	r4, r4, #12
 8000e7e:	4642      	mov	r2, r8
 8000e80:	0b24      	lsrs	r4, r4, #12
 8000e82:	e63e      	b.n	8000b02 <__aeabi_dmul+0xba>
 8000e84:	469b      	mov	fp, r3
 8000e86:	2303      	movs	r3, #3
 8000e88:	4680      	mov	r8, r0
 8000e8a:	250c      	movs	r5, #12
 8000e8c:	9302      	str	r3, [sp, #8]
 8000e8e:	e601      	b.n	8000a94 <__aeabi_dmul+0x4c>
 8000e90:	2300      	movs	r3, #0
 8000e92:	469a      	mov	sl, r3
 8000e94:	469b      	mov	fp, r3
 8000e96:	3301      	adds	r3, #1
 8000e98:	2504      	movs	r5, #4
 8000e9a:	9302      	str	r3, [sp, #8]
 8000e9c:	e5fa      	b.n	8000a94 <__aeabi_dmul+0x4c>
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	430d      	orrs	r5, r1
 8000ea2:	2d0a      	cmp	r5, #10
 8000ea4:	dd00      	ble.n	8000ea8 <__aeabi_dmul+0x460>
 8000ea6:	e64b      	b.n	8000b40 <__aeabi_dmul+0xf8>
 8000ea8:	4649      	mov	r1, r9
 8000eaa:	9800      	ldr	r0, [sp, #0]
 8000eac:	4041      	eors	r1, r0
 8000eae:	b2c9      	uxtb	r1, r1
 8000eb0:	9103      	str	r1, [sp, #12]
 8000eb2:	2d02      	cmp	r5, #2
 8000eb4:	dc00      	bgt.n	8000eb8 <__aeabi_dmul+0x470>
 8000eb6:	e096      	b.n	8000fe6 <__aeabi_dmul+0x59e>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	2400      	movs	r4, #0
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	9301      	str	r3, [sp, #4]
 8000ec0:	e60c      	b.n	8000adc <__aeabi_dmul+0x94>
 8000ec2:	4649      	mov	r1, r9
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	9a00      	ldr	r2, [sp, #0]
 8000ec8:	432b      	orrs	r3, r5
 8000eca:	4051      	eors	r1, r2
 8000ecc:	b2ca      	uxtb	r2, r1
 8000ece:	9203      	str	r2, [sp, #12]
 8000ed0:	2b0a      	cmp	r3, #10
 8000ed2:	dd00      	ble.n	8000ed6 <__aeabi_dmul+0x48e>
 8000ed4:	e634      	b.n	8000b40 <__aeabi_dmul+0xf8>
 8000ed6:	2d00      	cmp	r5, #0
 8000ed8:	d157      	bne.n	8000f8a <__aeabi_dmul+0x542>
 8000eda:	9b03      	ldr	r3, [sp, #12]
 8000edc:	4699      	mov	r9, r3
 8000ede:	2400      	movs	r4, #0
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4b49      	ldr	r3, [pc, #292]	@ (8001008 <__aeabi_dmul+0x5c0>)
 8000ee4:	e60e      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000ee6:	4658      	mov	r0, fp
 8000ee8:	2101      	movs	r1, #1
 8000eea:	1ac9      	subs	r1, r1, r3
 8000eec:	2938      	cmp	r1, #56	@ 0x38
 8000eee:	dd00      	ble.n	8000ef2 <__aeabi_dmul+0x4aa>
 8000ef0:	e62f      	b.n	8000b52 <__aeabi_dmul+0x10a>
 8000ef2:	291f      	cmp	r1, #31
 8000ef4:	dd56      	ble.n	8000fa4 <__aeabi_dmul+0x55c>
 8000ef6:	221f      	movs	r2, #31
 8000ef8:	4654      	mov	r4, sl
 8000efa:	4252      	negs	r2, r2
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	40dc      	lsrs	r4, r3
 8000f00:	2920      	cmp	r1, #32
 8000f02:	d007      	beq.n	8000f14 <__aeabi_dmul+0x4cc>
 8000f04:	4b41      	ldr	r3, [pc, #260]	@ (800100c <__aeabi_dmul+0x5c4>)
 8000f06:	4642      	mov	r2, r8
 8000f08:	469c      	mov	ip, r3
 8000f0a:	4653      	mov	r3, sl
 8000f0c:	4460      	add	r0, ip
 8000f0e:	4083      	lsls	r3, r0
 8000f10:	431a      	orrs	r2, r3
 8000f12:	4690      	mov	r8, r2
 8000f14:	4642      	mov	r2, r8
 8000f16:	2107      	movs	r1, #7
 8000f18:	1e53      	subs	r3, r2, #1
 8000f1a:	419a      	sbcs	r2, r3
 8000f1c:	000b      	movs	r3, r1
 8000f1e:	4322      	orrs	r2, r4
 8000f20:	4013      	ands	r3, r2
 8000f22:	2400      	movs	r4, #0
 8000f24:	4211      	tst	r1, r2
 8000f26:	d009      	beq.n	8000f3c <__aeabi_dmul+0x4f4>
 8000f28:	230f      	movs	r3, #15
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	d05d      	beq.n	8000fec <__aeabi_dmul+0x5a4>
 8000f30:	1d11      	adds	r1, r2, #4
 8000f32:	4291      	cmp	r1, r2
 8000f34:	419b      	sbcs	r3, r3
 8000f36:	000a      	movs	r2, r1
 8000f38:	425b      	negs	r3, r3
 8000f3a:	075b      	lsls	r3, r3, #29
 8000f3c:	08d2      	lsrs	r2, r2, #3
 8000f3e:	431a      	orrs	r2, r3
 8000f40:	2300      	movs	r3, #0
 8000f42:	e5df      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000f44:	9b03      	ldr	r3, [sp, #12]
 8000f46:	4699      	mov	r9, r3
 8000f48:	e5fa      	b.n	8000b40 <__aeabi_dmul+0xf8>
 8000f4a:	9801      	ldr	r0, [sp, #4]
 8000f4c:	f000 f886 	bl	800105c <__clzsi2>
 8000f50:	0002      	movs	r2, r0
 8000f52:	0003      	movs	r3, r0
 8000f54:	3215      	adds	r2, #21
 8000f56:	3320      	adds	r3, #32
 8000f58:	2a1c      	cmp	r2, #28
 8000f5a:	dc00      	bgt.n	8000f5e <__aeabi_dmul+0x516>
 8000f5c:	e738      	b.n	8000dd0 <__aeabi_dmul+0x388>
 8000f5e:	9a01      	ldr	r2, [sp, #4]
 8000f60:	3808      	subs	r0, #8
 8000f62:	4082      	lsls	r2, r0
 8000f64:	e73f      	b.n	8000de6 <__aeabi_dmul+0x39e>
 8000f66:	f000 f879 	bl	800105c <__clzsi2>
 8000f6a:	2315      	movs	r3, #21
 8000f6c:	469c      	mov	ip, r3
 8000f6e:	4484      	add	ip, r0
 8000f70:	0002      	movs	r2, r0
 8000f72:	4663      	mov	r3, ip
 8000f74:	3220      	adds	r2, #32
 8000f76:	2b1c      	cmp	r3, #28
 8000f78:	dc00      	bgt.n	8000f7c <__aeabi_dmul+0x534>
 8000f7a:	e758      	b.n	8000e2e <__aeabi_dmul+0x3e6>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	4698      	mov	r8, r3
 8000f80:	0023      	movs	r3, r4
 8000f82:	3808      	subs	r0, #8
 8000f84:	4083      	lsls	r3, r0
 8000f86:	469a      	mov	sl, r3
 8000f88:	e762      	b.n	8000e50 <__aeabi_dmul+0x408>
 8000f8a:	001d      	movs	r5, r3
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	2400      	movs	r4, #0
 8000f90:	2002      	movs	r0, #2
 8000f92:	9301      	str	r3, [sp, #4]
 8000f94:	e5a2      	b.n	8000adc <__aeabi_dmul+0x94>
 8000f96:	9002      	str	r0, [sp, #8]
 8000f98:	e632      	b.n	8000c00 <__aeabi_dmul+0x1b8>
 8000f9a:	431c      	orrs	r4, r3
 8000f9c:	9b00      	ldr	r3, [sp, #0]
 8000f9e:	9a01      	ldr	r2, [sp, #4]
 8000fa0:	4699      	mov	r9, r3
 8000fa2:	e5ae      	b.n	8000b02 <__aeabi_dmul+0xba>
 8000fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8001010 <__aeabi_dmul+0x5c8>)
 8000fa6:	4652      	mov	r2, sl
 8000fa8:	18c3      	adds	r3, r0, r3
 8000faa:	4640      	mov	r0, r8
 8000fac:	409a      	lsls	r2, r3
 8000fae:	40c8      	lsrs	r0, r1
 8000fb0:	4302      	orrs	r2, r0
 8000fb2:	4640      	mov	r0, r8
 8000fb4:	4098      	lsls	r0, r3
 8000fb6:	0003      	movs	r3, r0
 8000fb8:	1e58      	subs	r0, r3, #1
 8000fba:	4183      	sbcs	r3, r0
 8000fbc:	4654      	mov	r4, sl
 8000fbe:	431a      	orrs	r2, r3
 8000fc0:	40cc      	lsrs	r4, r1
 8000fc2:	0753      	lsls	r3, r2, #29
 8000fc4:	d009      	beq.n	8000fda <__aeabi_dmul+0x592>
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	d005      	beq.n	8000fda <__aeabi_dmul+0x592>
 8000fce:	1d13      	adds	r3, r2, #4
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	4192      	sbcs	r2, r2
 8000fd4:	4252      	negs	r2, r2
 8000fd6:	18a4      	adds	r4, r4, r2
 8000fd8:	001a      	movs	r2, r3
 8000fda:	0223      	lsls	r3, r4, #8
 8000fdc:	d508      	bpl.n	8000ff0 <__aeabi_dmul+0x5a8>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	2400      	movs	r4, #0
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	e58e      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000fe6:	4689      	mov	r9, r1
 8000fe8:	2400      	movs	r4, #0
 8000fea:	e58b      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000fec:	2300      	movs	r3, #0
 8000fee:	e7a5      	b.n	8000f3c <__aeabi_dmul+0x4f4>
 8000ff0:	0763      	lsls	r3, r4, #29
 8000ff2:	0264      	lsls	r4, r4, #9
 8000ff4:	0b24      	lsrs	r4, r4, #12
 8000ff6:	e7a1      	b.n	8000f3c <__aeabi_dmul+0x4f4>
 8000ff8:	9b00      	ldr	r3, [sp, #0]
 8000ffa:	46a2      	mov	sl, r4
 8000ffc:	4699      	mov	r9, r3
 8000ffe:	9b01      	ldr	r3, [sp, #4]
 8001000:	4698      	mov	r8, r3
 8001002:	e737      	b.n	8000e74 <__aeabi_dmul+0x42c>
 8001004:	fffffc0d 	.word	0xfffffc0d
 8001008:	000007ff 	.word	0x000007ff
 800100c:	0000043e 	.word	0x0000043e
 8001010:	0000041e 	.word	0x0000041e

08001014 <__aeabi_ui2d>:
 8001014:	b510      	push	{r4, lr}
 8001016:	1e04      	subs	r4, r0, #0
 8001018:	d010      	beq.n	800103c <__aeabi_ui2d+0x28>
 800101a:	f000 f81f 	bl	800105c <__clzsi2>
 800101e:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <__aeabi_ui2d+0x44>)
 8001020:	1a1b      	subs	r3, r3, r0
 8001022:	055b      	lsls	r3, r3, #21
 8001024:	0d5b      	lsrs	r3, r3, #21
 8001026:	280a      	cmp	r0, #10
 8001028:	dc0f      	bgt.n	800104a <__aeabi_ui2d+0x36>
 800102a:	220b      	movs	r2, #11
 800102c:	0021      	movs	r1, r4
 800102e:	1a12      	subs	r2, r2, r0
 8001030:	40d1      	lsrs	r1, r2
 8001032:	3015      	adds	r0, #21
 8001034:	030a      	lsls	r2, r1, #12
 8001036:	4084      	lsls	r4, r0
 8001038:	0b12      	lsrs	r2, r2, #12
 800103a:	e001      	b.n	8001040 <__aeabi_ui2d+0x2c>
 800103c:	2300      	movs	r3, #0
 800103e:	2200      	movs	r2, #0
 8001040:	051b      	lsls	r3, r3, #20
 8001042:	4313      	orrs	r3, r2
 8001044:	0020      	movs	r0, r4
 8001046:	0019      	movs	r1, r3
 8001048:	bd10      	pop	{r4, pc}
 800104a:	0022      	movs	r2, r4
 800104c:	380b      	subs	r0, #11
 800104e:	4082      	lsls	r2, r0
 8001050:	0312      	lsls	r2, r2, #12
 8001052:	2400      	movs	r4, #0
 8001054:	0b12      	lsrs	r2, r2, #12
 8001056:	e7f3      	b.n	8001040 <__aeabi_ui2d+0x2c>
 8001058:	0000041e 	.word	0x0000041e

0800105c <__clzsi2>:
 800105c:	211c      	movs	r1, #28
 800105e:	2301      	movs	r3, #1
 8001060:	041b      	lsls	r3, r3, #16
 8001062:	4298      	cmp	r0, r3
 8001064:	d301      	bcc.n	800106a <__clzsi2+0xe>
 8001066:	0c00      	lsrs	r0, r0, #16
 8001068:	3910      	subs	r1, #16
 800106a:	0a1b      	lsrs	r3, r3, #8
 800106c:	4298      	cmp	r0, r3
 800106e:	d301      	bcc.n	8001074 <__clzsi2+0x18>
 8001070:	0a00      	lsrs	r0, r0, #8
 8001072:	3908      	subs	r1, #8
 8001074:	091b      	lsrs	r3, r3, #4
 8001076:	4298      	cmp	r0, r3
 8001078:	d301      	bcc.n	800107e <__clzsi2+0x22>
 800107a:	0900      	lsrs	r0, r0, #4
 800107c:	3904      	subs	r1, #4
 800107e:	a202      	add	r2, pc, #8	@ (adr r2, 8001088 <__clzsi2+0x2c>)
 8001080:	5c10      	ldrb	r0, [r2, r0]
 8001082:	1840      	adds	r0, r0, r1
 8001084:	4770      	bx	lr
 8001086:	46c0      	nop			@ (mov r8, r8)
 8001088:	02020304 	.word	0x02020304
 800108c:	01010101 	.word	0x01010101
	...

08001098 <main>:
#define CLICK_TIME_MS 300            // Max time for a click (not hold)
#define FADE_TIME_MS 500             // Fade in/out duration
#define FADE_STEPS 50                // Number of steps in fade

int main(void)
{
 8001098:	b5b0      	push	{r4, r5, r7, lr}
 800109a:	b09e      	sub	sp, #120	@ 0x78
 800109c:	af00      	add	r7, sp, #0
    char msg[100];

    HAL_Init();
 800109e:	f000 fea4 	bl	8001dea <HAL_Init>
    SystemClock_Config();
 80010a2:	f000 f9c5 	bl	8001430 <SystemClock_Config>

    MX_GPIO_Init();
 80010a6:	f000 fbe1 	bl	800186c <MX_GPIO_Init>
    MX_ADC1_Init();
 80010aa:	f000 fa0f 	bl	80014cc <MX_ADC1_Init>
    MX_SPI1_Init();
 80010ae:	f000 fa75 	bl	800159c <MX_SPI1_Init>
    MX_USART1_UART_Init();
 80010b2:	f000 fb8d 	bl	80017d0 <MX_USART1_UART_Init>
    MX_TIM1_Init();
 80010b6:	f000 faaf 	bl	8001618 <MX_TIM1_Init>
    MX_TIM3_Init();
 80010ba:	f000 fb09 	bl	80016d0 <MX_TIM3_Init>

    // Configure PWM
    __HAL_TIM_SET_AUTORELOAD(&htim3, 9999);
 80010be:	4b84      	ldr	r3, [pc, #528]	@ (80012d0 <main+0x238>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a84      	ldr	r2, [pc, #528]	@ (80012d4 <main+0x23c>)
 80010c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80010c6:	4b82      	ldr	r3, [pc, #520]	@ (80012d0 <main+0x238>)
 80010c8:	4a82      	ldr	r2, [pc, #520]	@ (80012d4 <main+0x23c>)
 80010ca:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80010cc:	4b80      	ldr	r3, [pc, #512]	@ (80012d0 <main+0x238>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2200      	movs	r2, #0
 80010d2:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80010d4:	4b7e      	ldr	r3, [pc, #504]	@ (80012d0 <main+0x238>)
 80010d6:	2100      	movs	r1, #0
 80010d8:	0018      	movs	r0, r3
 80010da:	f002 fbc1 	bl	8003860 <HAL_TIM_PWM_Start>

    HAL_Delay(500);
 80010de:	23fa      	movs	r3, #250	@ 0xfa
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	0018      	movs	r0, r3
 80010e4:	f000 fefe 	bl	8001ee4 <HAL_Delay>
    uart_print("\r\n=== Simple LED Controller ===\r\n");
 80010e8:	4b7b      	ldr	r3, [pc, #492]	@ (80012d8 <main+0x240>)
 80010ea:	0018      	movs	r0, r3
 80010ec:	f000 f98a 	bl	8001404 <uart_print>
    uart_print("Click: Smooth ON/OFF\r\n");
 80010f0:	4b7a      	ldr	r3, [pc, #488]	@ (80012dc <main+0x244>)
 80010f2:	0018      	movs	r0, r3
 80010f4:	f000 f986 	bl	8001404 <uart_print>
    uart_print("Hold: Ramp UP/DOWN\r\n\r\n");
 80010f8:	4b79      	ldr	r3, [pc, #484]	@ (80012e0 <main+0x248>)
 80010fa:	0018      	movs	r0, r3
 80010fc:	f000 f982 	bl	8001404 <uart_print>

    uint32_t current_time = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	677b      	str	r3, [r7, #116]	@ 0x74
    last_brightness = 2999;
 8001104:	4b77      	ldr	r3, [pc, #476]	@ (80012e4 <main+0x24c>)
 8001106:	4a78      	ldr	r2, [pc, #480]	@ (80012e8 <main+0x250>)
 8001108:	601a      	str	r2, [r3, #0]
    while (1)
    {
        current_time = HAL_GetTick();
 800110a:	f000 fee1 	bl	8001ed0 <HAL_GetTick>
 800110e:	0003      	movs	r3, r0
 8001110:	677b      	str	r3, [r7, #116]	@ 0x74

        GPIO_PinState button_state = HAL_GPIO_ReadPin(Button_GPIO_Port, Button_Pin);
 8001112:	2573      	movs	r5, #115	@ 0x73
 8001114:	197c      	adds	r4, r7, r5
 8001116:	23a0      	movs	r3, #160	@ 0xa0
 8001118:	05db      	lsls	r3, r3, #23
 800111a:	2101      	movs	r1, #1
 800111c:	0018      	movs	r0, r3
 800111e:	f001 fdad 	bl	8002c7c <HAL_GPIO_ReadPin>
 8001122:	0003      	movs	r3, r0
 8001124:	7023      	strb	r3, [r4, #0]

        /* Button pressed */
        if (button_state == GPIO_PIN_RESET && !button_pressed)
 8001126:	197b      	adds	r3, r7, r5
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d10e      	bne.n	800114c <main+0xb4>
 800112e:	4b6f      	ldr	r3, [pc, #444]	@ (80012ec <main+0x254>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d10a      	bne.n	800114c <main+0xb4>
        {
            button_pressed = 1;
 8001136:	4b6d      	ldr	r3, [pc, #436]	@ (80012ec <main+0x254>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
            button_press_time = current_time;
 800113c:	4b6c      	ldr	r3, [pc, #432]	@ (80012f0 <main+0x258>)
 800113e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001140:	601a      	str	r2, [r3, #0]

            // Do NOT reset extreme here; extreme should only reset on release
            uart_print("Button PRESSED\r\n");
 8001142:	4b6c      	ldr	r3, [pc, #432]	@ (80012f4 <main+0x25c>)
 8001144:	0018      	movs	r0, r3
 8001146:	f000 f95d 	bl	8001404 <uart_print>
 800114a:	e0ba      	b.n	80012c2 <main+0x22a>
        }

        /* Button released */
        else if (button_state == GPIO_PIN_SET && button_pressed)
 800114c:	2373      	movs	r3, #115	@ 0x73
 800114e:	18fb      	adds	r3, r7, r3
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d156      	bne.n	8001204 <main+0x16c>
 8001156:	4b65      	ldr	r3, [pc, #404]	@ (80012ec <main+0x254>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d052      	beq.n	8001204 <main+0x16c>
        {
            button_pressed = 0;
 800115e:	4b63      	ldr	r3, [pc, #396]	@ (80012ec <main+0x254>)
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]
            uint32_t press_duration = current_time - button_press_time;
 8001164:	4b62      	ldr	r3, [pc, #392]	@ (80012f0 <main+0x258>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	66fb      	str	r3, [r7, #108]	@ 0x6c

            // Release --> allow ramp again
            at_extreme = 0;
 800116e:	4b62      	ldr	r3, [pc, #392]	@ (80012f8 <main+0x260>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]

            sprintf(msg, "Button RELEASED (%lums)\r\n", press_duration);
 8001174:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001176:	4961      	ldr	r1, [pc, #388]	@ (80012fc <main+0x264>)
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	0018      	movs	r0, r3
 800117c:	f004 f814 	bl	80051a8 <siprintf>
            uart_print(msg);
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	0018      	movs	r0, r3
 8001184:	f000 f93e 	bl	8001404 <uart_print>

            if (press_duration < CLICK_TIME_MS)
 8001188:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800118a:	2396      	movs	r3, #150	@ 0x96
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	429a      	cmp	r2, r3
 8001190:	d226      	bcs.n	80011e0 <main+0x148>
            {
                // Toggle ON/OFF with fade
                if (is_on)
 8001192:	4b5b      	ldr	r3, [pc, #364]	@ (8001300 <main+0x268>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d011      	beq.n	80011be <main+0x126>
                {
                    uart_print(">> CLICK: Fading OFF\r\n");
 800119a:	4b5a      	ldr	r3, [pc, #360]	@ (8001304 <main+0x26c>)
 800119c:	0018      	movs	r0, r3
 800119e:	f000 f931 	bl	8001404 <uart_print>
                    last_brightness = current_brightness;  // Save current level
 80011a2:	4b59      	ldr	r3, [pc, #356]	@ (8001308 <main+0x270>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	4b4f      	ldr	r3, [pc, #316]	@ (80012e4 <main+0x24c>)
 80011a8:	601a      	str	r2, [r3, #0]
                    smooth_fade_to(0);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 f8ba 	bl	8001324 <smooth_fade_to>
                    current_brightness = 0;
 80011b0:	4b55      	ldr	r3, [pc, #340]	@ (8001308 <main+0x270>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
                    is_on = 0;
 80011b6:	4b52      	ldr	r3, [pc, #328]	@ (8001300 <main+0x268>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
        {
 80011bc:	e080      	b.n	80012c0 <main+0x228>
                }
                else
                {
                    uart_print(">> CLICK: Fading ON\r\n");
 80011be:	4b53      	ldr	r3, [pc, #332]	@ (800130c <main+0x274>)
 80011c0:	0018      	movs	r0, r3
 80011c2:	f000 f91f 	bl	8001404 <uart_print>
                    // Fade back to the last saved brightness
                    smooth_fade_to(last_brightness);
 80011c6:	4b47      	ldr	r3, [pc, #284]	@ (80012e4 <main+0x24c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	0018      	movs	r0, r3
 80011cc:	f000 f8aa 	bl	8001324 <smooth_fade_to>
                    current_brightness = last_brightness;
 80011d0:	4b44      	ldr	r3, [pc, #272]	@ (80012e4 <main+0x24c>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b4c      	ldr	r3, [pc, #304]	@ (8001308 <main+0x270>)
 80011d6:	601a      	str	r2, [r3, #0]
                    is_on = 1;
 80011d8:	4b49      	ldr	r3, [pc, #292]	@ (8001300 <main+0x268>)
 80011da:	2201      	movs	r2, #1
 80011dc:	701a      	strb	r2, [r3, #0]
        {
 80011de:	e06f      	b.n	80012c0 <main+0x228>
            }

            else
            {
                // HOLD  set next direction
                if (current_brightness >= max_brightness)
 80011e0:	4b49      	ldr	r3, [pc, #292]	@ (8001308 <main+0x270>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001310 <main+0x278>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d303      	bcc.n	80011f4 <main+0x15c>
                    ramp_direction = 0;
 80011ec:	4b49      	ldr	r3, [pc, #292]	@ (8001314 <main+0x27c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	701a      	strb	r2, [r3, #0]
        {
 80011f2:	e065      	b.n	80012c0 <main+0x228>
                else if (current_brightness == 0)
 80011f4:	4b44      	ldr	r3, [pc, #272]	@ (8001308 <main+0x270>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d161      	bne.n	80012c0 <main+0x228>
                    ramp_direction = 1;
 80011fc:	4b45      	ldr	r3, [pc, #276]	@ (8001314 <main+0x27c>)
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
        {
 8001202:	e05d      	b.n	80012c0 <main+0x228>
            }
        }

        /* Button held */
        else if (button_pressed)
 8001204:	4b39      	ldr	r3, [pc, #228]	@ (80012ec <main+0x254>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d05a      	beq.n	80012c2 <main+0x22a>
        {
            uint32_t hold_duration = current_time - button_press_time;
 800120c:	4b38      	ldr	r3, [pc, #224]	@ (80012f0 <main+0x258>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	66bb      	str	r3, [r7, #104]	@ 0x68

            if (hold_duration > CLICK_TIME_MS)
 8001216:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001218:	2396      	movs	r3, #150	@ 0x96
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	429a      	cmp	r2, r3
 800121e:	d950      	bls.n	80012c2 <main+0x22a>
            {
                // If reached min/max, ignore holds until release
                if (at_extreme)
 8001220:	4b35      	ldr	r3, [pc, #212]	@ (80012f8 <main+0x260>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d150      	bne.n	80012ca <main+0x232>
                    continue;

                // RAMP UP
                if (ramp_direction == 1)
 8001228:	4b3a      	ldr	r3, [pc, #232]	@ (8001314 <main+0x27c>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d11a      	bne.n	8001266 <main+0x1ce>
                {
                    current_brightness += 100;
 8001230:	4b35      	ldr	r3, [pc, #212]	@ (8001308 <main+0x270>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	3364      	adds	r3, #100	@ 0x64
 8001236:	001a      	movs	r2, r3
 8001238:	4b33      	ldr	r3, [pc, #204]	@ (8001308 <main+0x270>)
 800123a:	601a      	str	r2, [r3, #0]

                    if (current_brightness >= max_brightness)
 800123c:	4b32      	ldr	r3, [pc, #200]	@ (8001308 <main+0x270>)
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	4b33      	ldr	r3, [pc, #204]	@ (8001310 <main+0x278>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	429a      	cmp	r2, r3
 8001246:	d32a      	bcc.n	800129e <main+0x206>
                    {
                        current_brightness = max_brightness;
 8001248:	4b31      	ldr	r3, [pc, #196]	@ (8001310 <main+0x278>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	4b2e      	ldr	r3, [pc, #184]	@ (8001308 <main+0x270>)
 800124e:	601a      	str	r2, [r3, #0]
                        at_extreme = 1;     // STOP ramping
 8001250:	4b29      	ldr	r3, [pc, #164]	@ (80012f8 <main+0x260>)
 8001252:	2201      	movs	r2, #1
 8001254:	701a      	strb	r2, [r3, #0]
                        ramp_direction = 0; // Next time ramp down
 8001256:	4b2f      	ldr	r3, [pc, #188]	@ (8001314 <main+0x27c>)
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
                        uart_print(">> HOLD: MAX reached, stop until release\r\n");
 800125c:	4b2e      	ldr	r3, [pc, #184]	@ (8001318 <main+0x280>)
 800125e:	0018      	movs	r0, r3
 8001260:	f000 f8d0 	bl	8001404 <uart_print>
 8001264:	e01b      	b.n	800129e <main+0x206>
                    }
                }
                // RAMP DOWN
                else
                {
                    if (current_brightness > 100)
 8001266:	4b28      	ldr	r3, [pc, #160]	@ (8001308 <main+0x270>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b64      	cmp	r3, #100	@ 0x64
 800126c:	d906      	bls.n	800127c <main+0x1e4>
                        current_brightness -= 100;
 800126e:	4b26      	ldr	r3, [pc, #152]	@ (8001308 <main+0x270>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	3b64      	subs	r3, #100	@ 0x64
 8001274:	001a      	movs	r2, r3
 8001276:	4b24      	ldr	r3, [pc, #144]	@ (8001308 <main+0x270>)
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	e002      	b.n	8001282 <main+0x1ea>
                    else
                        current_brightness = 0;
 800127c:	4b22      	ldr	r3, [pc, #136]	@ (8001308 <main+0x270>)
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]

                    if (current_brightness == 0)
 8001282:	4b21      	ldr	r3, [pc, #132]	@ (8001308 <main+0x270>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d109      	bne.n	800129e <main+0x206>
                    {
                        at_extreme = 1;    // STOP ramping
 800128a:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <main+0x260>)
 800128c:	2201      	movs	r2, #1
 800128e:	701a      	strb	r2, [r3, #0]
                        ramp_direction = 1; // Next time ramp up
 8001290:	4b20      	ldr	r3, [pc, #128]	@ (8001314 <main+0x27c>)
 8001292:	2201      	movs	r2, #1
 8001294:	701a      	strb	r2, [r3, #0]
                        uart_print(">> HOLD: MIN reached, stop until release\r\n");
 8001296:	4b21      	ldr	r3, [pc, #132]	@ (800131c <main+0x284>)
 8001298:	0018      	movs	r0, r3
 800129a:	f000 f8b3 	bl	8001404 <uart_print>
                    }
                }

                target_brightness = current_brightness;
 800129e:	4b1a      	ldr	r3, [pc, #104]	@ (8001308 <main+0x270>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001320 <main+0x288>)
 80012a4:	601a      	str	r2, [r3, #0]
                last_brightness = target_brightness;
 80012a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001320 <main+0x288>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <main+0x24c>)
 80012ac:	601a      	str	r2, [r3, #0]
                __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, current_brightness);
 80012ae:	4b08      	ldr	r3, [pc, #32]	@ (80012d0 <main+0x238>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a15      	ldr	r2, [pc, #84]	@ (8001308 <main+0x270>)
 80012b4:	6812      	ldr	r2, [r2, #0]
 80012b6:	635a      	str	r2, [r3, #52]	@ 0x34
                HAL_Delay(10);
 80012b8:	200a      	movs	r0, #10
 80012ba:	f000 fe13 	bl	8001ee4 <HAL_Delay>
 80012be:	e000      	b.n	80012c2 <main+0x22a>
        {
 80012c0:	46c0      	nop			@ (mov r8, r8)
            }
        }


        HAL_Delay(5);
 80012c2:	2005      	movs	r0, #5
 80012c4:	f000 fe0e 	bl	8001ee4 <HAL_Delay>
 80012c8:	e71f      	b.n	800110a <main+0x72>
                    continue;
 80012ca:	46c0      	nop			@ (mov r8, r8)
    {
 80012cc:	e71d      	b.n	800110a <main+0x72>
 80012ce:	46c0      	nop			@ (mov r8, r8)
 80012d0:	20000198 	.word	0x20000198
 80012d4:	0000270f 	.word	0x0000270f
 80012d8:	08005af8 	.word	0x08005af8
 80012dc:	08005b1c 	.word	0x08005b1c
 80012e0:	08005b34 	.word	0x08005b34
 80012e4:	2000028c 	.word	0x2000028c
 80012e8:	00000bb7 	.word	0x00000bb7
 80012ec:	20000280 	.word	0x20000280
 80012f0:	20000284 	.word	0x20000284
 80012f4:	08005b4c 	.word	0x08005b4c
 80012f8:	20000288 	.word	0x20000288
 80012fc:	08005b60 	.word	0x08005b60
 8001300:	20000278 	.word	0x20000278
 8001304:	08005b7c 	.word	0x08005b7c
 8001308:	2000027c 	.word	0x2000027c
 800130c:	08005b94 	.word	0x08005b94
 8001310:	20000004 	.word	0x20000004
 8001314:	20000008 	.word	0x20000008
 8001318:	08005bac 	.word	0x08005bac
 800131c:	08005bd8 	.word	0x08005bd8
 8001320:	20000000 	.word	0x20000000

08001324 <smooth_fade_to>:
    }
}

void smooth_fade_to(uint32_t target)
{
 8001324:	b5b0      	push	{r4, r5, r7, lr}
 8001326:	b09c      	sub	sp, #112	@ 0x70
 8001328:	af02      	add	r7, sp, #8
 800132a:	6078      	str	r0, [r7, #4]
    char msg[80];
    uint32_t start_brightness = current_brightness;
 800132c:	4b2f      	ldr	r3, [pc, #188]	@ (80013ec <smooth_fade_to+0xc8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	663b      	str	r3, [r7, #96]	@ 0x60
    int32_t brightness_diff = (int32_t)target - (int32_t)start_brightness;
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t step_delay = FADE_TIME_MS / FADE_STEPS;
 800133a:	230a      	movs	r3, #10
 800133c:	65bb      	str	r3, [r7, #88]	@ 0x58

    sprintf(msg, "Fading from %lu to %lu\r\n", start_brightness, target);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001342:	492b      	ldr	r1, [pc, #172]	@ (80013f0 <smooth_fade_to+0xcc>)
 8001344:	2408      	movs	r4, #8
 8001346:	1938      	adds	r0, r7, r4
 8001348:	f003 ff2e 	bl	80051a8 <siprintf>
    uart_print(msg);
 800134c:	193b      	adds	r3, r7, r4
 800134e:	0018      	movs	r0, r3
 8001350:	f000 f858 	bl	8001404 <uart_print>

    for (int i = 1; i <= FADE_STEPS; i++)
 8001354:	2301      	movs	r3, #1
 8001356:	667b      	str	r3, [r7, #100]	@ 0x64
 8001358:	e018      	b.n	800138c <smooth_fade_to+0x68>
    {
        current_brightness = start_brightness + (brightness_diff * i / FADE_STEPS);
 800135a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800135c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800135e:	4353      	muls	r3, r2
 8001360:	2132      	movs	r1, #50	@ 0x32
 8001362:	0018      	movs	r0, r3
 8001364:	f7fe ff6c 	bl	8000240 <__divsi3>
 8001368:	0003      	movs	r3, r0
 800136a:	001a      	movs	r2, r3
 800136c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800136e:	18d2      	adds	r2, r2, r3
 8001370:	4b1e      	ldr	r3, [pc, #120]	@ (80013ec <smooth_fade_to+0xc8>)
 8001372:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, current_brightness);
 8001374:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <smooth_fade_to+0xd0>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a1c      	ldr	r2, [pc, #112]	@ (80013ec <smooth_fade_to+0xc8>)
 800137a:	6812      	ldr	r2, [r2, #0]
 800137c:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_Delay(step_delay);
 800137e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001380:	0018      	movs	r0, r3
 8001382:	f000 fdaf 	bl	8001ee4 <HAL_Delay>
    for (int i = 1; i <= FADE_STEPS; i++)
 8001386:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001388:	3301      	adds	r3, #1
 800138a:	667b      	str	r3, [r7, #100]	@ 0x64
 800138c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800138e:	2b32      	cmp	r3, #50	@ 0x32
 8001390:	dde3      	ble.n	800135a <smooth_fade_to+0x36>
    }

    current_brightness = target;
 8001392:	4b16      	ldr	r3, [pc, #88]	@ (80013ec <smooth_fade_to+0xc8>)
 8001394:	687a      	ldr	r2, [r7, #4]
 8001396:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, current_brightness);
 8001398:	4b16      	ldr	r3, [pc, #88]	@ (80013f4 <smooth_fade_to+0xd0>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a13      	ldr	r2, [pc, #76]	@ (80013ec <smooth_fade_to+0xc8>)
 800139e:	6812      	ldr	r2, [r2, #0]
 80013a0:	635a      	str	r2, [r3, #52]	@ 0x34

    sprintf(msg, "Fade complete at %lu (%.1f%%)\r\n",
 80013a2:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <smooth_fade_to+0xc8>)
 80013a4:	681c      	ldr	r4, [r3, #0]
            current_brightness, (current_brightness * 100.0) / 48000.0);
 80013a6:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <smooth_fade_to+0xc8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	0018      	movs	r0, r3
 80013ac:	f7ff fe32 	bl	8001014 <__aeabi_ui2d>
 80013b0:	2200      	movs	r2, #0
 80013b2:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <smooth_fade_to+0xd4>)
 80013b4:	f7ff fb48 	bl	8000a48 <__aeabi_dmul>
 80013b8:	0002      	movs	r2, r0
 80013ba:	000b      	movs	r3, r1
 80013bc:	0010      	movs	r0, r2
 80013be:	0019      	movs	r1, r3
    sprintf(msg, "Fade complete at %lu (%.1f%%)\r\n",
 80013c0:	2200      	movs	r2, #0
 80013c2:	4b0e      	ldr	r3, [pc, #56]	@ (80013fc <smooth_fade_to+0xd8>)
 80013c4:	f7ff f828 	bl	8000418 <__aeabi_ddiv>
 80013c8:	0002      	movs	r2, r0
 80013ca:	000b      	movs	r3, r1
 80013cc:	490c      	ldr	r1, [pc, #48]	@ (8001400 <smooth_fade_to+0xdc>)
 80013ce:	2508      	movs	r5, #8
 80013d0:	1978      	adds	r0, r7, r5
 80013d2:	9200      	str	r2, [sp, #0]
 80013d4:	9301      	str	r3, [sp, #4]
 80013d6:	0022      	movs	r2, r4
 80013d8:	f003 fee6 	bl	80051a8 <siprintf>
    uart_print(msg);
 80013dc:	197b      	adds	r3, r7, r5
 80013de:	0018      	movs	r0, r3
 80013e0:	f000 f810 	bl	8001404 <uart_print>
}
 80013e4:	46c0      	nop			@ (mov r8, r8)
 80013e6:	46bd      	mov	sp, r7
 80013e8:	b01a      	add	sp, #104	@ 0x68
 80013ea:	bdb0      	pop	{r4, r5, r7, pc}
 80013ec:	2000027c 	.word	0x2000027c
 80013f0:	08005c04 	.word	0x08005c04
 80013f4:	20000198 	.word	0x20000198
 80013f8:	40590000 	.word	0x40590000
 80013fc:	40e77000 	.word	0x40e77000
 8001400:	08005c20 	.word	0x08005c20

08001404 <uart_print>:
        j++;
    }
}

void uart_print(const char* str)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	0018      	movs	r0, r3
 8001410:	f7fe fe7a 	bl	8000108 <strlen>
 8001414:	0003      	movs	r3, r0
 8001416:	b29a      	uxth	r2, r3
 8001418:	23fa      	movs	r3, #250	@ 0xfa
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	6879      	ldr	r1, [r7, #4]
 800141e:	4803      	ldr	r0, [pc, #12]	@ (800142c <uart_print+0x28>)
 8001420:	f003 f952 	bl	80046c8 <HAL_UART_Transmit>
}
 8001424:	46c0      	nop			@ (mov r8, r8)
 8001426:	46bd      	mov	sp, r7
 8001428:	b002      	add	sp, #8
 800142a:	bd80      	pop	{r7, pc}
 800142c:	200001e4 	.word	0x200001e4

08001430 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b08d      	sub	sp, #52	@ 0x34
 8001434:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001436:	2414      	movs	r4, #20
 8001438:	193b      	adds	r3, r7, r4
 800143a:	0018      	movs	r0, r3
 800143c:	231c      	movs	r3, #28
 800143e:	001a      	movs	r2, r3
 8001440:	2100      	movs	r1, #0
 8001442:	f003 fed3 	bl	80051ec <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001446:	003b      	movs	r3, r7
 8001448:	0018      	movs	r0, r3
 800144a:	2314      	movs	r3, #20
 800144c:	001a      	movs	r2, r3
 800144e:	2100      	movs	r1, #0
 8001450:	f003 fecc 	bl	80051ec <memset>

    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8001454:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <SystemClock_Config+0x98>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2207      	movs	r2, #7
 800145a:	4393      	bics	r3, r2
 800145c:	001a      	movs	r2, r3
 800145e:	4b1a      	ldr	r3, [pc, #104]	@ (80014c8 <SystemClock_Config+0x98>)
 8001460:	2101      	movs	r1, #1
 8001462:	430a      	orrs	r2, r1
 8001464:	601a      	str	r2, [r3, #0]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001466:	193b      	adds	r3, r7, r4
 8001468:	2202      	movs	r2, #2
 800146a:	601a      	str	r2, [r3, #0]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800146c:	193b      	adds	r3, r7, r4
 800146e:	2280      	movs	r2, #128	@ 0x80
 8001470:	0052      	lsls	r2, r2, #1
 8001472:	60da      	str	r2, [r3, #12]
    RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001474:	193b      	adds	r3, r7, r4
 8001476:	2200      	movs	r2, #0
 8001478:	611a      	str	r2, [r3, #16]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800147a:	193b      	adds	r3, r7, r4
 800147c:	2240      	movs	r2, #64	@ 0x40
 800147e:	615a      	str	r2, [r3, #20]
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001480:	193b      	adds	r3, r7, r4
 8001482:	0018      	movs	r0, r3
 8001484:	f001 fc34 	bl	8002cf0 <HAL_RCC_OscConfig>
 8001488:	1e03      	subs	r3, r0, #0
 800148a:	d001      	beq.n	8001490 <SystemClock_Config+0x60>
    {
        Error_Handler();
 800148c:	f000 fa68 	bl	8001960 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8001490:	003b      	movs	r3, r7
 8001492:	2207      	movs	r2, #7
 8001494:	601a      	str	r2, [r3, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001496:	003b      	movs	r3, r7
 8001498:	2200      	movs	r2, #0
 800149a:	605a      	str	r2, [r3, #4]
    RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800149c:	003b      	movs	r3, r7
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80014a2:	003b      	movs	r3, r7
 80014a4:	2200      	movs	r2, #0
 80014a6:	60da      	str	r2, [r3, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80014a8:	003b      	movs	r3, r7
 80014aa:	2200      	movs	r2, #0
 80014ac:	611a      	str	r2, [r3, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014ae:	003b      	movs	r3, r7
 80014b0:	2101      	movs	r1, #1
 80014b2:	0018      	movs	r0, r3
 80014b4:	f001 fe00 	bl	80030b8 <HAL_RCC_ClockConfig>
 80014b8:	1e03      	subs	r3, r0, #0
 80014ba:	d001      	beq.n	80014c0 <SystemClock_Config+0x90>
    {
        Error_Handler();
 80014bc:	f000 fa50 	bl	8001960 <Error_Handler>
    }
}
 80014c0:	46c0      	nop			@ (mov r8, r8)
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b00d      	add	sp, #52	@ 0x34
 80014c6:	bd90      	pop	{r4, r7, pc}
 80014c8:	40022000 	.word	0x40022000

080014cc <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	0018      	movs	r0, r3
 80014d6:	230c      	movs	r3, #12
 80014d8:	001a      	movs	r2, r3
 80014da:	2100      	movs	r1, #0
 80014dc:	f003 fe86 	bl	80051ec <memset>
    hadc1.Instance = ADC1;
 80014e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001590 <MX_ADC1_Init+0xc4>)
 80014e2:	4a2c      	ldr	r2, [pc, #176]	@ (8001594 <MX_ADC1_Init+0xc8>)
 80014e4:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001590 <MX_ADC1_Init+0xc4>)
 80014e8:	2280      	movs	r2, #128	@ 0x80
 80014ea:	05d2      	lsls	r2, r2, #23
 80014ec:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014ee:	4b28      	ldr	r3, [pc, #160]	@ (8001590 <MX_ADC1_Init+0xc4>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014f4:	4b26      	ldr	r3, [pc, #152]	@ (8001590 <MX_ADC1_Init+0xc4>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 80014fa:	4b25      	ldr	r3, [pc, #148]	@ (8001590 <MX_ADC1_Init+0xc4>)
 80014fc:	2280      	movs	r2, #128	@ 0x80
 80014fe:	0612      	lsls	r2, r2, #24
 8001500:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001502:	4b23      	ldr	r3, [pc, #140]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001504:	2204      	movs	r2, #4
 8001506:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8001508:	4b21      	ldr	r3, [pc, #132]	@ (8001590 <MX_ADC1_Init+0xc4>)
 800150a:	2200      	movs	r2, #0
 800150c:	761a      	strb	r2, [r3, #24]
    hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800150e:	4b20      	ldr	r3, [pc, #128]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001510:	2200      	movs	r2, #0
 8001512:	765a      	strb	r2, [r3, #25]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001514:	4b1e      	ldr	r3, [pc, #120]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001516:	2200      	movs	r2, #0
 8001518:	769a      	strb	r2, [r3, #26]
    hadc1.Init.NbrOfConversion = 1;
 800151a:	4b1d      	ldr	r3, [pc, #116]	@ (8001590 <MX_ADC1_Init+0xc4>)
 800151c:	2201      	movs	r2, #1
 800151e:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001520:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001522:	2220      	movs	r2, #32
 8001524:	2100      	movs	r1, #0
 8001526:	5499      	strb	r1, [r3, r2]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001528:	4b19      	ldr	r3, [pc, #100]	@ (8001590 <MX_ADC1_Init+0xc4>)
 800152a:	2200      	movs	r2, #0
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800152e:	4b18      	ldr	r3, [pc, #96]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001530:	2200      	movs	r2, #0
 8001532:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001534:	4b16      	ldr	r3, [pc, #88]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001536:	222c      	movs	r2, #44	@ 0x2c
 8001538:	2100      	movs	r1, #0
 800153a:	5499      	strb	r1, [r3, r2]
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800153c:	4b14      	ldr	r3, [pc, #80]	@ (8001590 <MX_ADC1_Init+0xc4>)
 800153e:	2200      	movs	r2, #0
 8001540:	631a      	str	r2, [r3, #48]	@ 0x30
    hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001542:	4b13      	ldr	r3, [pc, #76]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001544:	2200      	movs	r2, #0
 8001546:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 8001548:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <MX_ADC1_Init+0xc4>)
 800154a:	223c      	movs	r2, #60	@ 0x3c
 800154c:	2100      	movs	r1, #0
 800154e:	5499      	strb	r1, [r3, r2]
    hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001550:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001552:	2200      	movs	r2, #0
 8001554:	64da      	str	r2, [r3, #76]	@ 0x4c
    if (HAL_ADC_Init(&hadc1) != HAL_OK) { Error_Handler(); }
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001558:	0018      	movs	r0, r3
 800155a:	f000 fdf5 	bl	8002148 <HAL_ADC_Init>
 800155e:	1e03      	subs	r3, r0, #0
 8001560:	d001      	beq.n	8001566 <MX_ADC1_Init+0x9a>
 8001562:	f000 f9fd 	bl	8001960 <Error_Handler>
    sConfig.Channel = ADC_CHANNEL_8;
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	4a0b      	ldr	r2, [pc, #44]	@ (8001598 <MX_ADC1_Init+0xcc>)
 800156a:	601a      	str	r2, [r3, #0]
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	2201      	movs	r2, #1
 8001570:	605a      	str	r2, [r3, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8001572:	1d3a      	adds	r2, r7, #4
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <MX_ADC1_Init+0xc4>)
 8001576:	0011      	movs	r1, r2
 8001578:	0018      	movs	r0, r3
 800157a:	f000 ff8b 	bl	8002494 <HAL_ADC_ConfigChannel>
 800157e:	1e03      	subs	r3, r0, #0
 8001580:	d001      	beq.n	8001586 <MX_ADC1_Init+0xba>
 8001582:	f000 f9ed 	bl	8001960 <Error_Handler>
}
 8001586:	46c0      	nop			@ (mov r8, r8)
 8001588:	46bd      	mov	sp, r7
 800158a:	b004      	add	sp, #16
 800158c:	bd80      	pop	{r7, pc}
 800158e:	46c0      	nop			@ (mov r8, r8)
 8001590:	20000084 	.word	0x20000084
 8001594:	40012400 	.word	0x40012400
 8001598:	20000100 	.word	0x20000100

0800159c <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
    hspi1.Instance = SPI1;
 80015a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001614 <MX_SPI1_Init+0x78>)
 80015a4:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015a8:	2282      	movs	r2, #130	@ 0x82
 80015aa:	0052      	lsls	r2, r2, #1
 80015ac:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015ae:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015b4:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015b6:	22e0      	movs	r2, #224	@ 0xe0
 80015b8:	00d2      	lsls	r2, r2, #3
 80015ba:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015bc:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80015c8:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015ca:	2280      	movs	r2, #128	@ 0x80
 80015cc:	02d2      	lsls	r2, r2, #11
 80015ce:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015d2:	2210      	movs	r2, #16
 80015d4:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015d8:	2200      	movs	r2, #0
 80015da:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015de:	2200      	movs	r2, #0
 80015e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial = 7;
 80015e8:	4b09      	ldr	r3, [pc, #36]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015ea:	2207      	movs	r2, #7
 80015ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015ee:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015f4:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015f6:	2208      	movs	r2, #8
 80015f8:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK) { Error_Handler(); }
 80015fa:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <MX_SPI1_Init+0x74>)
 80015fc:	0018      	movs	r0, r3
 80015fe:	f001 ffbf 	bl	8003580 <HAL_SPI_Init>
 8001602:	1e03      	subs	r3, r0, #0
 8001604:	d001      	beq.n	800160a <MX_SPI1_Init+0x6e>
 8001606:	f000 f9ab 	bl	8001960 <Error_Handler>
}
 800160a:	46c0      	nop			@ (mov r8, r8)
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	200000e8 	.word	0x200000e8
 8001614:	40013000 	.word	0x40013000

08001618 <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b088      	sub	sp, #32
 800161c:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161e:	2310      	movs	r3, #16
 8001620:	18fb      	adds	r3, r7, r3
 8001622:	0018      	movs	r0, r3
 8001624:	2310      	movs	r3, #16
 8001626:	001a      	movs	r2, r3
 8001628:	2100      	movs	r1, #0
 800162a:	f003 fddf 	bl	80051ec <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	0018      	movs	r0, r3
 8001632:	230c      	movs	r3, #12
 8001634:	001a      	movs	r2, r3
 8001636:	2100      	movs	r1, #0
 8001638:	f003 fdd8 	bl	80051ec <memset>
    htim1.Instance = TIM1;
 800163c:	4b21      	ldr	r3, [pc, #132]	@ (80016c4 <MX_TIM1_Init+0xac>)
 800163e:	4a22      	ldr	r2, [pc, #136]	@ (80016c8 <MX_TIM1_Init+0xb0>)
 8001640:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 0;
 8001642:	4b20      	ldr	r3, [pc, #128]	@ (80016c4 <MX_TIM1_Init+0xac>)
 8001644:	2200      	movs	r2, #0
 8001646:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001648:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <MX_TIM1_Init+0xac>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 65535;
 800164e:	4b1d      	ldr	r3, [pc, #116]	@ (80016c4 <MX_TIM1_Init+0xac>)
 8001650:	4a1e      	ldr	r2, [pc, #120]	@ (80016cc <MX_TIM1_Init+0xb4>)
 8001652:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001654:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <MX_TIM1_Init+0xac>)
 8001656:	2200      	movs	r2, #0
 8001658:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 800165a:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <MX_TIM1_Init+0xac>)
 800165c:	2200      	movs	r2, #0
 800165e:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001660:	4b18      	ldr	r3, [pc, #96]	@ (80016c4 <MX_TIM1_Init+0xac>)
 8001662:	2200      	movs	r2, #0
 8001664:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim1) != HAL_OK) { Error_Handler(); }
 8001666:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <MX_TIM1_Init+0xac>)
 8001668:	0018      	movs	r0, r3
 800166a:	f002 f841 	bl	80036f0 <HAL_TIM_Base_Init>
 800166e:	1e03      	subs	r3, r0, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM1_Init+0x5e>
 8001672:	f000 f975 	bl	8001960 <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001676:	2110      	movs	r1, #16
 8001678:	187b      	adds	r3, r7, r1
 800167a:	2280      	movs	r2, #128	@ 0x80
 800167c:	0152      	lsls	r2, r2, #5
 800167e:	601a      	str	r2, [r3, #0]
    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) { Error_Handler(); }
 8001680:	187a      	adds	r2, r7, r1
 8001682:	4b10      	ldr	r3, [pc, #64]	@ (80016c4 <MX_TIM1_Init+0xac>)
 8001684:	0011      	movs	r1, r2
 8001686:	0018      	movs	r0, r3
 8001688:	f002 fac2 	bl	8003c10 <HAL_TIM_ConfigClockSource>
 800168c:	1e03      	subs	r3, r0, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM1_Init+0x7c>
 8001690:	f000 f966 	bl	8001960 <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001694:	1d3b      	adds	r3, r7, #4
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800169a:	1d3b      	adds	r3, r7, #4
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a0:	1d3b      	adds	r3, r7, #4
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 80016a6:	1d3a      	adds	r2, r7, #4
 80016a8:	4b06      	ldr	r3, [pc, #24]	@ (80016c4 <MX_TIM1_Init+0xac>)
 80016aa:	0011      	movs	r1, r2
 80016ac:	0018      	movs	r0, r3
 80016ae:	f002 ff53 	bl	8004558 <HAL_TIMEx_MasterConfigSynchronization>
 80016b2:	1e03      	subs	r3, r0, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM1_Init+0xa2>
 80016b6:	f000 f953 	bl	8001960 <Error_Handler>
}
 80016ba:	46c0      	nop			@ (mov r8, r8)
 80016bc:	46bd      	mov	sp, r7
 80016be:	b008      	add	sp, #32
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	2000014c 	.word	0x2000014c
 80016c8:	40012c00 	.word	0x40012c00
 80016cc:	0000ffff 	.word	0x0000ffff

080016d0 <MX_TIM3_Init>:

static void MX_TIM3_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08e      	sub	sp, #56	@ 0x38
 80016d4:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016d6:	2328      	movs	r3, #40	@ 0x28
 80016d8:	18fb      	adds	r3, r7, r3
 80016da:	0018      	movs	r0, r3
 80016dc:	2310      	movs	r3, #16
 80016de:	001a      	movs	r2, r3
 80016e0:	2100      	movs	r1, #0
 80016e2:	f003 fd83 	bl	80051ec <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e6:	231c      	movs	r3, #28
 80016e8:	18fb      	adds	r3, r7, r3
 80016ea:	0018      	movs	r0, r3
 80016ec:	230c      	movs	r3, #12
 80016ee:	001a      	movs	r2, r3
 80016f0:	2100      	movs	r1, #0
 80016f2:	f003 fd7b 	bl	80051ec <memset>
    TIM_OC_InitTypeDef sConfigOC = {0};
 80016f6:	003b      	movs	r3, r7
 80016f8:	0018      	movs	r0, r3
 80016fa:	231c      	movs	r3, #28
 80016fc:	001a      	movs	r2, r3
 80016fe:	2100      	movs	r1, #0
 8001700:	f003 fd74 	bl	80051ec <memset>
    htim3.Instance = TIM3;
 8001704:	4b2f      	ldr	r3, [pc, #188]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 8001706:	4a30      	ldr	r2, [pc, #192]	@ (80017c8 <MX_TIM3_Init+0xf8>)
 8001708:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 800170a:	4b2e      	ldr	r3, [pc, #184]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 800170c:	2200      	movs	r2, #0
 800170e:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001710:	4b2c      	ldr	r3, [pc, #176]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 11999;
 8001716:	4b2b      	ldr	r3, [pc, #172]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 8001718:	4a2c      	ldr	r2, [pc, #176]	@ (80017cc <MX_TIM3_Init+0xfc>)
 800171a:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171c:	4b29      	ldr	r3, [pc, #164]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	4b28      	ldr	r3, [pc, #160]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK) { Error_Handler(); }
 8001728:	4b26      	ldr	r3, [pc, #152]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 800172a:	0018      	movs	r0, r3
 800172c:	f001 ffe0 	bl	80036f0 <HAL_TIM_Base_Init>
 8001730:	1e03      	subs	r3, r0, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM3_Init+0x68>
 8001734:	f000 f914 	bl	8001960 <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001738:	2128      	movs	r1, #40	@ 0x28
 800173a:	187b      	adds	r3, r7, r1
 800173c:	2280      	movs	r2, #128	@ 0x80
 800173e:	0152      	lsls	r2, r2, #5
 8001740:	601a      	str	r2, [r3, #0]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) { Error_Handler(); }
 8001742:	187a      	adds	r2, r7, r1
 8001744:	4b1f      	ldr	r3, [pc, #124]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 8001746:	0011      	movs	r1, r2
 8001748:	0018      	movs	r0, r3
 800174a:	f002 fa61 	bl	8003c10 <HAL_TIM_ConfigClockSource>
 800174e:	1e03      	subs	r3, r0, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM3_Init+0x86>
 8001752:	f000 f905 	bl	8001960 <Error_Handler>
    if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) { Error_Handler(); }
 8001756:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 8001758:	0018      	movs	r0, r3
 800175a:	f002 f821 	bl	80037a0 <HAL_TIM_PWM_Init>
 800175e:	1e03      	subs	r3, r0, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM3_Init+0x96>
 8001762:	f000 f8fd 	bl	8001960 <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001766:	211c      	movs	r1, #28
 8001768:	187b      	adds	r3, r7, r1
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176e:	187b      	adds	r3, r7, r1
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 8001774:	187a      	adds	r2, r7, r1
 8001776:	4b13      	ldr	r3, [pc, #76]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 8001778:	0011      	movs	r1, r2
 800177a:	0018      	movs	r0, r3
 800177c:	f002 feec 	bl	8004558 <HAL_TIMEx_MasterConfigSynchronization>
 8001780:	1e03      	subs	r3, r0, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM3_Init+0xb8>
 8001784:	f000 f8ec 	bl	8001960 <Error_Handler>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001788:	003b      	movs	r3, r7
 800178a:	2260      	movs	r2, #96	@ 0x60
 800178c:	601a      	str	r2, [r3, #0]
    sConfigOC.Pulse = 0;
 800178e:	003b      	movs	r3, r7
 8001790:	2200      	movs	r2, #0
 8001792:	605a      	str	r2, [r3, #4]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001794:	003b      	movs	r3, r7
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800179a:	003b      	movs	r3, r7
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 80017a0:	0039      	movs	r1, r7
 80017a2:	4b08      	ldr	r3, [pc, #32]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	0018      	movs	r0, r3
 80017a8:	f002 f932 	bl	8003a10 <HAL_TIM_PWM_ConfigChannel>
 80017ac:	1e03      	subs	r3, r0, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM3_Init+0xe4>
 80017b0:	f000 f8d6 	bl	8001960 <Error_Handler>
    HAL_TIM_MspPostInit(&htim3);
 80017b4:	4b03      	ldr	r3, [pc, #12]	@ (80017c4 <MX_TIM3_Init+0xf4>)
 80017b6:	0018      	movs	r0, r3
 80017b8:	f000 f9f2 	bl	8001ba0 <HAL_TIM_MspPostInit>
}
 80017bc:	46c0      	nop			@ (mov r8, r8)
 80017be:	46bd      	mov	sp, r7
 80017c0:	b00e      	add	sp, #56	@ 0x38
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20000198 	.word	0x20000198
 80017c8:	40000400 	.word	0x40000400
 80017cc:	00002edf 	.word	0x00002edf

080017d0 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 80017d4:	4b23      	ldr	r3, [pc, #140]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 80017d6:	4a24      	ldr	r2, [pc, #144]	@ (8001868 <MX_USART1_UART_Init+0x98>)
 80017d8:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 80017da:	4b22      	ldr	r3, [pc, #136]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 80017dc:	22e1      	movs	r2, #225	@ 0xe1
 80017de:	0252      	lsls	r2, r2, #9
 80017e0:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017e2:	4b20      	ldr	r3, [pc, #128]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80017e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80017ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80017f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 80017f6:	220c      	movs	r2, #12
 80017f8:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001800:	4b18      	ldr	r3, [pc, #96]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 8001802:	2200      	movs	r2, #0
 8001804:	61da      	str	r2, [r3, #28]
    huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001806:	4b17      	ldr	r3, [pc, #92]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 8001808:	2200      	movs	r2, #0
 800180a:	621a      	str	r2, [r3, #32]
    huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800180c:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 800180e:	2200      	movs	r2, #0
 8001810:	625a      	str	r2, [r3, #36]	@ 0x24
    huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001812:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 8001814:	2200      	movs	r2, #0
 8001816:	629a      	str	r2, [r3, #40]	@ 0x28
    if (HAL_UART_Init(&huart1) != HAL_OK) { Error_Handler(); }
 8001818:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 800181a:	0018      	movs	r0, r3
 800181c:	f002 fefe 	bl	800461c <HAL_UART_Init>
 8001820:	1e03      	subs	r3, r0, #0
 8001822:	d001      	beq.n	8001828 <MX_USART1_UART_Init+0x58>
 8001824:	f000 f89c 	bl	8001960 <Error_Handler>
    if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) { Error_Handler(); }
 8001828:	4b0e      	ldr	r3, [pc, #56]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 800182a:	2100      	movs	r1, #0
 800182c:	0018      	movs	r0, r3
 800182e:	f003 fbdb 	bl	8004fe8 <HAL_UARTEx_SetTxFifoThreshold>
 8001832:	1e03      	subs	r3, r0, #0
 8001834:	d001      	beq.n	800183a <MX_USART1_UART_Init+0x6a>
 8001836:	f000 f893 	bl	8001960 <Error_Handler>
    if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) { Error_Handler(); }
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 800183c:	2100      	movs	r1, #0
 800183e:	0018      	movs	r0, r3
 8001840:	f003 fc12 	bl	8005068 <HAL_UARTEx_SetRxFifoThreshold>
 8001844:	1e03      	subs	r3, r0, #0
 8001846:	d001      	beq.n	800184c <MX_USART1_UART_Init+0x7c>
 8001848:	f000 f88a 	bl	8001960 <Error_Handler>
    if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) { Error_Handler(); }
 800184c:	4b05      	ldr	r3, [pc, #20]	@ (8001864 <MX_USART1_UART_Init+0x94>)
 800184e:	0018      	movs	r0, r3
 8001850:	f003 fb90 	bl	8004f74 <HAL_UARTEx_DisableFifoMode>
 8001854:	1e03      	subs	r3, r0, #0
 8001856:	d001      	beq.n	800185c <MX_USART1_UART_Init+0x8c>
 8001858:	f000 f882 	bl	8001960 <Error_Handler>
}
 800185c:	46c0      	nop			@ (mov r8, r8)
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	46c0      	nop			@ (mov r8, r8)
 8001864:	200001e4 	.word	0x200001e4
 8001868:	40013800 	.word	0x40013800

0800186c <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 800186c:	b590      	push	{r4, r7, lr}
 800186e:	b089      	sub	sp, #36	@ 0x24
 8001870:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	240c      	movs	r4, #12
 8001874:	193b      	adds	r3, r7, r4
 8001876:	0018      	movs	r0, r3
 8001878:	2314      	movs	r3, #20
 800187a:	001a      	movs	r2, r3
 800187c:	2100      	movs	r1, #0
 800187e:	f003 fcb5 	bl	80051ec <memset>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001882:	4b35      	ldr	r3, [pc, #212]	@ (8001958 <MX_GPIO_Init+0xec>)
 8001884:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001886:	4b34      	ldr	r3, [pc, #208]	@ (8001958 <MX_GPIO_Init+0xec>)
 8001888:	2120      	movs	r1, #32
 800188a:	430a      	orrs	r2, r1
 800188c:	635a      	str	r2, [r3, #52]	@ 0x34
 800188e:	4b32      	ldr	r3, [pc, #200]	@ (8001958 <MX_GPIO_Init+0xec>)
 8001890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001892:	2220      	movs	r2, #32
 8001894:	4013      	ands	r3, r2
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189a:	4b2f      	ldr	r3, [pc, #188]	@ (8001958 <MX_GPIO_Init+0xec>)
 800189c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800189e:	4b2e      	ldr	r3, [pc, #184]	@ (8001958 <MX_GPIO_Init+0xec>)
 80018a0:	2101      	movs	r1, #1
 80018a2:	430a      	orrs	r2, r1
 80018a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80018a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001958 <MX_GPIO_Init+0xec>)
 80018a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018aa:	2201      	movs	r2, #1
 80018ac:	4013      	ands	r3, r2
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b2:	4b29      	ldr	r3, [pc, #164]	@ (8001958 <MX_GPIO_Init+0xec>)
 80018b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018b6:	4b28      	ldr	r3, [pc, #160]	@ (8001958 <MX_GPIO_Init+0xec>)
 80018b8:	2102      	movs	r1, #2
 80018ba:	430a      	orrs	r2, r1
 80018bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80018be:	4b26      	ldr	r3, [pc, #152]	@ (8001958 <MX_GPIO_Init+0xec>)
 80018c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018c2:	2202      	movs	r2, #2
 80018c4:	4013      	ands	r3, r2
 80018c6:	603b      	str	r3, [r7, #0]
 80018c8:	683b      	ldr	r3, [r7, #0]
    HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 80018ca:	2380      	movs	r3, #128	@ 0x80
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	4823      	ldr	r0, [pc, #140]	@ (800195c <MX_GPIO_Init+0xf0>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	0019      	movs	r1, r3
 80018d4:	f001 f9ef 	bl	8002cb6 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = Button_Pin;
 80018d8:	193b      	adds	r3, r7, r4
 80018da:	2201      	movs	r2, #1
 80018dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018de:	193b      	adds	r3, r7, r4
 80018e0:	2200      	movs	r2, #0
 80018e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018e4:	193b      	adds	r3, r7, r4
 80018e6:	2201      	movs	r2, #1
 80018e8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80018ea:	193a      	adds	r2, r7, r4
 80018ec:	23a0      	movs	r3, #160	@ 0xa0
 80018ee:	05db      	lsls	r3, r3, #23
 80018f0:	0011      	movs	r1, r2
 80018f2:	0018      	movs	r0, r3
 80018f4:	f001 f858 	bl	80029a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Led_Pin;
 80018f8:	0021      	movs	r1, r4
 80018fa:	187b      	adds	r3, r7, r1
 80018fc:	2280      	movs	r2, #128	@ 0x80
 80018fe:	0052      	lsls	r2, r2, #1
 8001900:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	000c      	movs	r4, r1
 8001904:	193b      	adds	r3, r7, r4
 8001906:	2201      	movs	r2, #1
 8001908:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	193b      	adds	r3, r7, r4
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	193b      	adds	r3, r7, r4
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8001916:	193b      	adds	r3, r7, r4
 8001918:	4a10      	ldr	r2, [pc, #64]	@ (800195c <MX_GPIO_Init+0xf0>)
 800191a:	0019      	movs	r1, r3
 800191c:	0010      	movs	r0, r2
 800191e:	f001 f843 	bl	80029a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001922:	0021      	movs	r1, r4
 8001924:	187b      	adds	r3, r7, r1
 8001926:	2208      	movs	r2, #8
 8001928:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192a:	187b      	adds	r3, r7, r1
 800192c:	2202      	movs	r2, #2
 800192e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	187b      	adds	r3, r7, r1
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	187b      	adds	r3, r7, r1
 8001938:	2200      	movs	r2, #0
 800193a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800193c:	187b      	adds	r3, r7, r1
 800193e:	2201      	movs	r2, #1
 8001940:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001942:	187a      	adds	r2, r7, r1
 8001944:	23a0      	movs	r3, #160	@ 0xa0
 8001946:	05db      	lsls	r3, r3, #23
 8001948:	0011      	movs	r1, r2
 800194a:	0018      	movs	r0, r3
 800194c:	f001 f82c 	bl	80029a8 <HAL_GPIO_Init>
}
 8001950:	46c0      	nop			@ (mov r8, r8)
 8001952:	46bd      	mov	sp, r7
 8001954:	b009      	add	sp, #36	@ 0x24
 8001956:	bd90      	pop	{r4, r7, pc}
 8001958:	40021000 	.word	0x40021000
 800195c:	50000400 	.word	0x50000400

08001960 <Error_Handler>:

void Error_Handler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001964:	b672      	cpsid	i
}
 8001966:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    while (1) { }
 8001968:	46c0      	nop			@ (mov r8, r8)
 800196a:	e7fd      	b.n	8001968 <Error_Handler+0x8>

0800196c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001972:	4b12      	ldr	r3, [pc, #72]	@ (80019bc <HAL_MspInit+0x50>)
 8001974:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001976:	4b11      	ldr	r3, [pc, #68]	@ (80019bc <HAL_MspInit+0x50>)
 8001978:	2101      	movs	r1, #1
 800197a:	430a      	orrs	r2, r1
 800197c:	641a      	str	r2, [r3, #64]	@ 0x40
 800197e:	4b0f      	ldr	r3, [pc, #60]	@ (80019bc <HAL_MspInit+0x50>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	2201      	movs	r2, #1
 8001984:	4013      	ands	r3, r2
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198a:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <HAL_MspInit+0x50>)
 800198c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800198e:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <HAL_MspInit+0x50>)
 8001990:	2180      	movs	r1, #128	@ 0x80
 8001992:	0549      	lsls	r1, r1, #21
 8001994:	430a      	orrs	r2, r1
 8001996:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001998:	4b08      	ldr	r3, [pc, #32]	@ (80019bc <HAL_MspInit+0x50>)
 800199a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800199c:	2380      	movs	r3, #128	@ 0x80
 800199e:	055b      	lsls	r3, r3, #21
 80019a0:	4013      	ands	r3, r2
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 80019a6:	2008      	movs	r0, #8
 80019a8:	f000 fac0 	bl	8001f2c <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 80019ac:	2010      	movs	r0, #16
 80019ae:	f000 fabd 	bl	8001f2c <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b2:	46c0      	nop			@ (mov r8, r8)
 80019b4:	46bd      	mov	sp, r7
 80019b6:	b002      	add	sp, #8
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	40021000 	.word	0x40021000

080019c0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b091      	sub	sp, #68	@ 0x44
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	232c      	movs	r3, #44	@ 0x2c
 80019ca:	18fb      	adds	r3, r7, r3
 80019cc:	0018      	movs	r0, r3
 80019ce:	2314      	movs	r3, #20
 80019d0:	001a      	movs	r2, r3
 80019d2:	2100      	movs	r1, #0
 80019d4:	f003 fc0a 	bl	80051ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019d8:	2410      	movs	r4, #16
 80019da:	193b      	adds	r3, r7, r4
 80019dc:	0018      	movs	r0, r3
 80019de:	231c      	movs	r3, #28
 80019e0:	001a      	movs	r2, r3
 80019e2:	2100      	movs	r1, #0
 80019e4:	f003 fc02 	bl	80051ec <memset>
  if(hadc->Instance==ADC1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a20      	ldr	r2, [pc, #128]	@ (8001a70 <HAL_ADC_MspInit+0xb0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d139      	bne.n	8001a66 <HAL_ADC_MspInit+0xa6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019f2:	193b      	adds	r3, r7, r4
 80019f4:	2220      	movs	r2, #32
 80019f6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80019f8:	193b      	adds	r3, r7, r4
 80019fa:	2200      	movs	r2, #0
 80019fc:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019fe:	193b      	adds	r3, r7, r4
 8001a00:	0018      	movs	r0, r3
 8001a02:	f001 fcd1 	bl	80033a8 <HAL_RCCEx_PeriphCLKConfig>
 8001a06:	1e03      	subs	r3, r0, #0
 8001a08:	d001      	beq.n	8001a0e <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8001a0a:	f7ff ffa9 	bl	8001960 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a0e:	4b19      	ldr	r3, [pc, #100]	@ (8001a74 <HAL_ADC_MspInit+0xb4>)
 8001a10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a12:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <HAL_ADC_MspInit+0xb4>)
 8001a14:	2180      	movs	r1, #128	@ 0x80
 8001a16:	0349      	lsls	r1, r1, #13
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <HAL_ADC_MspInit+0xb4>)
 8001a1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a20:	2380      	movs	r3, #128	@ 0x80
 8001a22:	035b      	lsls	r3, r3, #13
 8001a24:	4013      	ands	r3, r2
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2a:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <HAL_ADC_MspInit+0xb4>)
 8001a2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a2e:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <HAL_ADC_MspInit+0xb4>)
 8001a30:	2101      	movs	r1, #1
 8001a32:	430a      	orrs	r2, r1
 8001a34:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a36:	4b0f      	ldr	r3, [pc, #60]	@ (8001a74 <HAL_ADC_MspInit+0xb4>)
 8001a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Joystick_Pin;
 8001a42:	212c      	movs	r1, #44	@ 0x2c
 8001a44:	187b      	adds	r3, r7, r1
 8001a46:	2280      	movs	r2, #128	@ 0x80
 8001a48:	0052      	lsls	r2, r2, #1
 8001a4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a4c:	187b      	adds	r3, r7, r1
 8001a4e:	2203      	movs	r2, #3
 8001a50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	187b      	adds	r3, r7, r1
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Joystick_GPIO_Port, &GPIO_InitStruct);
 8001a58:	187a      	adds	r2, r7, r1
 8001a5a:	23a0      	movs	r3, #160	@ 0xa0
 8001a5c:	05db      	lsls	r3, r3, #23
 8001a5e:	0011      	movs	r1, r2
 8001a60:	0018      	movs	r0, r3
 8001a62:	f000 ffa1 	bl	80029a8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b011      	add	sp, #68	@ 0x44
 8001a6c:	bd90      	pop	{r4, r7, pc}
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	40012400 	.word	0x40012400
 8001a74:	40021000 	.word	0x40021000

08001a78 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b091      	sub	sp, #68	@ 0x44
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	232c      	movs	r3, #44	@ 0x2c
 8001a82:	18fb      	adds	r3, r7, r3
 8001a84:	0018      	movs	r0, r3
 8001a86:	2314      	movs	r3, #20
 8001a88:	001a      	movs	r2, r3
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	f003 fbae 	bl	80051ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a90:	2410      	movs	r4, #16
 8001a92:	193b      	adds	r3, r7, r4
 8001a94:	0018      	movs	r0, r3
 8001a96:	231c      	movs	r3, #28
 8001a98:	001a      	movs	r2, r3
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	f003 fba6 	bl	80051ec <memset>
  if(hspi->Instance==SPI1)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a22      	ldr	r2, [pc, #136]	@ (8001b30 <HAL_SPI_MspInit+0xb8>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d13e      	bne.n	8001b28 <HAL_SPI_MspInit+0xb0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8001aaa:	193b      	adds	r3, r7, r4
 8001aac:	2204      	movs	r2, #4
 8001aae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8001ab0:	193b      	adds	r3, r7, r4
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab6:	193b      	adds	r3, r7, r4
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f001 fc75 	bl	80033a8 <HAL_RCCEx_PeriphCLKConfig>
 8001abe:	1e03      	subs	r3, r0, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8001ac2:	f7ff ff4d 	bl	8001960 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8001b34 <HAL_SPI_MspInit+0xbc>)
 8001ac8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001aca:	4b1a      	ldr	r3, [pc, #104]	@ (8001b34 <HAL_SPI_MspInit+0xbc>)
 8001acc:	2180      	movs	r1, #128	@ 0x80
 8001ace:	0149      	lsls	r1, r1, #5
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ad4:	4b17      	ldr	r3, [pc, #92]	@ (8001b34 <HAL_SPI_MspInit+0xbc>)
 8001ad6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ad8:	2380      	movs	r3, #128	@ 0x80
 8001ada:	015b      	lsls	r3, r3, #5
 8001adc:	4013      	ands	r3, r2
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae2:	4b14      	ldr	r3, [pc, #80]	@ (8001b34 <HAL_SPI_MspInit+0xbc>)
 8001ae4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ae6:	4b13      	ldr	r3, [pc, #76]	@ (8001b34 <HAL_SPI_MspInit+0xbc>)
 8001ae8:	2101      	movs	r1, #1
 8001aea:	430a      	orrs	r2, r1
 8001aec:	635a      	str	r2, [r3, #52]	@ 0x34
 8001aee:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <HAL_SPI_MspInit+0xbc>)
 8001af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001af2:	2201      	movs	r2, #1
 8001af4:	4013      	ands	r3, r2
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001afa:	212c      	movs	r1, #44	@ 0x2c
 8001afc:	187b      	adds	r3, r7, r1
 8001afe:	22f0      	movs	r2, #240	@ 0xf0
 8001b00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b02:	187b      	adds	r3, r7, r1
 8001b04:	2202      	movs	r2, #2
 8001b06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	187b      	adds	r3, r7, r1
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0e:	187b      	adds	r3, r7, r1
 8001b10:	2200      	movs	r2, #0
 8001b12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001b14:	187b      	adds	r3, r7, r1
 8001b16:	2200      	movs	r2, #0
 8001b18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1a:	187a      	adds	r2, r7, r1
 8001b1c:	23a0      	movs	r3, #160	@ 0xa0
 8001b1e:	05db      	lsls	r3, r3, #23
 8001b20:	0011      	movs	r1, r2
 8001b22:	0018      	movs	r0, r3
 8001b24:	f000 ff40 	bl	80029a8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b28:	46c0      	nop			@ (mov r8, r8)
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	b011      	add	sp, #68	@ 0x44
 8001b2e:	bd90      	pop	{r4, r7, pc}
 8001b30:	40013000 	.word	0x40013000
 8001b34:	40021000 	.word	0x40021000

08001b38 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a13      	ldr	r2, [pc, #76]	@ (8001b94 <HAL_TIM_Base_MspInit+0x5c>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d10e      	bne.n	8001b68 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b4a:	4b13      	ldr	r3, [pc, #76]	@ (8001b98 <HAL_TIM_Base_MspInit+0x60>)
 8001b4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b4e:	4b12      	ldr	r3, [pc, #72]	@ (8001b98 <HAL_TIM_Base_MspInit+0x60>)
 8001b50:	2180      	movs	r1, #128	@ 0x80
 8001b52:	0109      	lsls	r1, r1, #4
 8001b54:	430a      	orrs	r2, r1
 8001b56:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b58:	4b0f      	ldr	r3, [pc, #60]	@ (8001b98 <HAL_TIM_Base_MspInit+0x60>)
 8001b5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b5c:	2380      	movs	r3, #128	@ 0x80
 8001b5e:	011b      	lsls	r3, r3, #4
 8001b60:	4013      	ands	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b66:	e010      	b.n	8001b8a <HAL_TIM_Base_MspInit+0x52>
  else if(htim_base->Instance==TIM3)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001b9c <HAL_TIM_Base_MspInit+0x64>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d10b      	bne.n	8001b8a <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b72:	4b09      	ldr	r3, [pc, #36]	@ (8001b98 <HAL_TIM_Base_MspInit+0x60>)
 8001b74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b76:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <HAL_TIM_Base_MspInit+0x60>)
 8001b78:	2102      	movs	r1, #2
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b7e:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <HAL_TIM_Base_MspInit+0x60>)
 8001b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b82:	2202      	movs	r2, #2
 8001b84:	4013      	ands	r3, r2
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	68bb      	ldr	r3, [r7, #8]
}
 8001b8a:	46c0      	nop			@ (mov r8, r8)
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b004      	add	sp, #16
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	40012c00 	.word	0x40012c00
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	40000400 	.word	0x40000400

08001ba0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ba0:	b590      	push	{r4, r7, lr}
 8001ba2:	b089      	sub	sp, #36	@ 0x24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	240c      	movs	r4, #12
 8001baa:	193b      	adds	r3, r7, r4
 8001bac:	0018      	movs	r0, r3
 8001bae:	2314      	movs	r3, #20
 8001bb0:	001a      	movs	r2, r3
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	f003 fb1a 	bl	80051ec <memset>
  if(htim->Instance==TIM3)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a14      	ldr	r2, [pc, #80]	@ (8001c10 <HAL_TIM_MspPostInit+0x70>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d121      	bne.n	8001c06 <HAL_TIM_MspPostInit+0x66>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc2:	4b14      	ldr	r3, [pc, #80]	@ (8001c14 <HAL_TIM_MspPostInit+0x74>)
 8001bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bc6:	4b13      	ldr	r3, [pc, #76]	@ (8001c14 <HAL_TIM_MspPostInit+0x74>)
 8001bc8:	2102      	movs	r1, #2
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bce:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <HAL_TIM_MspPostInit+0x74>)
 8001bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60bb      	str	r3, [r7, #8]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bda:	0021      	movs	r1, r4
 8001bdc:	187b      	adds	r3, r7, r1
 8001bde:	2240      	movs	r2, #64	@ 0x40
 8001be0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be2:	187b      	adds	r3, r7, r1
 8001be4:	2202      	movs	r2, #2
 8001be6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	187b      	adds	r3, r7, r1
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bee:	187b      	adds	r3, r7, r1
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM3;
 8001bf4:	187b      	adds	r3, r7, r1
 8001bf6:	220c      	movs	r2, #12
 8001bf8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfa:	187b      	adds	r3, r7, r1
 8001bfc:	4a06      	ldr	r2, [pc, #24]	@ (8001c18 <HAL_TIM_MspPostInit+0x78>)
 8001bfe:	0019      	movs	r1, r3
 8001c00:	0010      	movs	r0, r2
 8001c02:	f000 fed1 	bl	80029a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c06:	46c0      	nop			@ (mov r8, r8)
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b009      	add	sp, #36	@ 0x24
 8001c0c:	bd90      	pop	{r4, r7, pc}
 8001c0e:	46c0      	nop			@ (mov r8, r8)
 8001c10:	40000400 	.word	0x40000400
 8001c14:	40021000 	.word	0x40021000
 8001c18:	50000400 	.word	0x50000400

08001c1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c1c:	b590      	push	{r4, r7, lr}
 8001c1e:	b091      	sub	sp, #68	@ 0x44
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	232c      	movs	r3, #44	@ 0x2c
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	0018      	movs	r0, r3
 8001c2a:	2314      	movs	r3, #20
 8001c2c:	001a      	movs	r2, r3
 8001c2e:	2100      	movs	r1, #0
 8001c30:	f003 fadc 	bl	80051ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c34:	2410      	movs	r4, #16
 8001c36:	193b      	adds	r3, r7, r4
 8001c38:	0018      	movs	r0, r3
 8001c3a:	231c      	movs	r3, #28
 8001c3c:	001a      	movs	r2, r3
 8001c3e:	2100      	movs	r1, #0
 8001c40:	f003 fad4 	bl	80051ec <memset>
  if(huart->Instance==USART1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a23      	ldr	r2, [pc, #140]	@ (8001cd8 <HAL_UART_MspInit+0xbc>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d13f      	bne.n	8001cce <HAL_UART_MspInit+0xb2>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c4e:	193b      	adds	r3, r7, r4
 8001c50:	2201      	movs	r2, #1
 8001c52:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001c54:	193b      	adds	r3, r7, r4
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c5a:	193b      	adds	r3, r7, r4
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f001 fba3 	bl	80033a8 <HAL_RCCEx_PeriphCLKConfig>
 8001c62:	1e03      	subs	r3, r0, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001c66:	f7ff fe7b 	bl	8001960 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cdc <HAL_UART_MspInit+0xc0>)
 8001c6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cdc <HAL_UART_MspInit+0xc0>)
 8001c70:	2180      	movs	r1, #128	@ 0x80
 8001c72:	01c9      	lsls	r1, r1, #7
 8001c74:	430a      	orrs	r2, r1
 8001c76:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c78:	4b18      	ldr	r3, [pc, #96]	@ (8001cdc <HAL_UART_MspInit+0xc0>)
 8001c7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c7c:	2380      	movs	r3, #128	@ 0x80
 8001c7e:	01db      	lsls	r3, r3, #7
 8001c80:	4013      	ands	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	4b15      	ldr	r3, [pc, #84]	@ (8001cdc <HAL_UART_MspInit+0xc0>)
 8001c88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c8a:	4b14      	ldr	r3, [pc, #80]	@ (8001cdc <HAL_UART_MspInit+0xc0>)
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c92:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <HAL_UART_MspInit+0xc0>)
 8001c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c96:	2201      	movs	r2, #1
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9 [PA11]     ------> USART1_TX
    PA10 [PA12]     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c9e:	212c      	movs	r1, #44	@ 0x2c
 8001ca0:	187b      	adds	r3, r7, r1
 8001ca2:	22c0      	movs	r2, #192	@ 0xc0
 8001ca4:	00d2      	lsls	r2, r2, #3
 8001ca6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca8:	187b      	adds	r3, r7, r1
 8001caa:	2202      	movs	r2, #2
 8001cac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	187b      	adds	r3, r7, r1
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb4:	187b      	adds	r3, r7, r1
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001cba:	187b      	adds	r3, r7, r1
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc0:	187a      	adds	r2, r7, r1
 8001cc2:	23a0      	movs	r3, #160	@ 0xa0
 8001cc4:	05db      	lsls	r3, r3, #23
 8001cc6:	0011      	movs	r1, r2
 8001cc8:	0018      	movs	r0, r3
 8001cca:	f000 fe6d 	bl	80029a8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001cce:	46c0      	nop			@ (mov r8, r8)
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b011      	add	sp, #68	@ 0x44
 8001cd4:	bd90      	pop	{r4, r7, pc}
 8001cd6:	46c0      	nop			@ (mov r8, r8)
 8001cd8:	40013800 	.word	0x40013800
 8001cdc:	40021000 	.word	0x40021000

08001ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ce4:	46c0      	nop			@ (mov r8, r8)
 8001ce6:	e7fd      	b.n	8001ce4 <NMI_Handler+0x4>

08001ce8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cec:	46c0      	nop			@ (mov r8, r8)
 8001cee:	e7fd      	b.n	8001cec <HardFault_Handler+0x4>

08001cf0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001cf4:	46c0      	nop			@ (mov r8, r8)
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cfe:	46c0      	nop			@ (mov r8, r8)
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d08:	f000 f8d0 	bl	8001eac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d0c:	46c0      	nop			@ (mov r8, r8)
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
	...

08001d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d1c:	4a14      	ldr	r2, [pc, #80]	@ (8001d70 <_sbrk+0x5c>)
 8001d1e:	4b15      	ldr	r3, [pc, #84]	@ (8001d74 <_sbrk+0x60>)
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d28:	4b13      	ldr	r3, [pc, #76]	@ (8001d78 <_sbrk+0x64>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d102      	bne.n	8001d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d30:	4b11      	ldr	r3, [pc, #68]	@ (8001d78 <_sbrk+0x64>)
 8001d32:	4a12      	ldr	r2, [pc, #72]	@ (8001d7c <_sbrk+0x68>)
 8001d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d36:	4b10      	ldr	r3, [pc, #64]	@ (8001d78 <_sbrk+0x64>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	18d3      	adds	r3, r2, r3
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d207      	bcs.n	8001d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d44:	f003 fa5a 	bl	80051fc <__errno>
 8001d48:	0003      	movs	r3, r0
 8001d4a:	220c      	movs	r2, #12
 8001d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	425b      	negs	r3, r3
 8001d52:	e009      	b.n	8001d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d54:	4b08      	ldr	r3, [pc, #32]	@ (8001d78 <_sbrk+0x64>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d5a:	4b07      	ldr	r3, [pc, #28]	@ (8001d78 <_sbrk+0x64>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	18d2      	adds	r2, r2, r3
 8001d62:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <_sbrk+0x64>)
 8001d64:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001d66:	68fb      	ldr	r3, [r7, #12]
}
 8001d68:	0018      	movs	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	b006      	add	sp, #24
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20001800 	.word	0x20001800
 8001d74:	00000400 	.word	0x00000400
 8001d78:	20000290 	.word	0x20000290
 8001d7c:	200003e0 	.word	0x200003e0

08001d80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d84:	4b03      	ldr	r3, [pc, #12]	@ (8001d94 <SystemInit+0x14>)
 8001d86:	2280      	movs	r2, #128	@ 0x80
 8001d88:	0512      	lsls	r2, r2, #20
 8001d8a:	609a      	str	r2, [r3, #8]
#endif
}
 8001d8c:	46c0      	nop			@ (mov r8, r8)
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	46c0      	nop			@ (mov r8, r8)
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d98:	480d      	ldr	r0, [pc, #52]	@ (8001dd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d9a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d9c:	f7ff fff0 	bl	8001d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001da0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001da2:	e003      	b.n	8001dac <LoopCopyDataInit>

08001da4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001da4:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd4 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001da6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001da8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001daa:	3104      	adds	r1, #4

08001dac <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001dac:	480a      	ldr	r0, [pc, #40]	@ (8001dd8 <LoopForever+0xa>)
  ldr r3, =_edata
 8001dae:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <LoopForever+0xe>)
  adds r2, r0, r1
 8001db0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001db2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001db4:	d3f6      	bcc.n	8001da4 <CopyDataInit>
  ldr r2, =_sbss
 8001db6:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <LoopForever+0x12>)
  b LoopFillZerobss
 8001db8:	e002      	b.n	8001dc0 <LoopFillZerobss>

08001dba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001dba:	2300      	movs	r3, #0
  str  r3, [r2]
 8001dbc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dbe:	3204      	adds	r2, #4

08001dc0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001dc0:	4b08      	ldr	r3, [pc, #32]	@ (8001de4 <LoopForever+0x16>)
  cmp r2, r3
 8001dc2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001dc4:	d3f9      	bcc.n	8001dba <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001dc6:	f003 fa1f 	bl	8005208 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dca:	f7ff f965 	bl	8001098 <main>

08001dce <LoopForever>:

LoopForever:
    b LoopForever
 8001dce:	e7fe      	b.n	8001dce <LoopForever>
  ldr   r0, =_estack
 8001dd0:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8001dd4:	08005d98 	.word	0x08005d98
  ldr r0, =_sdata
 8001dd8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ddc:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8001de0:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8001de4:	200003e0 	.word	0x200003e0

08001de8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001de8:	e7fe      	b.n	8001de8 <ADC1_IRQHandler>

08001dea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dea:	b580      	push	{r7, lr}
 8001dec:	b082      	sub	sp, #8
 8001dee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001df0:	1dfb      	adds	r3, r7, #7
 8001df2:	2200      	movs	r2, #0
 8001df4:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001df6:	2003      	movs	r0, #3
 8001df8:	f000 f80e 	bl	8001e18 <HAL_InitTick>
 8001dfc:	1e03      	subs	r3, r0, #0
 8001dfe:	d003      	beq.n	8001e08 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001e00:	1dfb      	adds	r3, r7, #7
 8001e02:	2201      	movs	r2, #1
 8001e04:	701a      	strb	r2, [r3, #0]
 8001e06:	e001      	b.n	8001e0c <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e08:	f7ff fdb0 	bl	800196c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e0c:	1dfb      	adds	r3, r7, #7
 8001e0e:	781b      	ldrb	r3, [r3, #0]
}
 8001e10:	0018      	movs	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b002      	add	sp, #8
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e20:	230f      	movs	r3, #15
 8001e22:	18fb      	adds	r3, r7, r3
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001e28:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea0 <HAL_InitTick+0x88>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d02b      	beq.n	8001e88 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001e30:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea4 <HAL_InitTick+0x8c>)
 8001e32:	681c      	ldr	r4, [r3, #0]
 8001e34:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea0 <HAL_InitTick+0x88>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	0019      	movs	r1, r3
 8001e3a:	23fa      	movs	r3, #250	@ 0xfa
 8001e3c:	0098      	lsls	r0, r3, #2
 8001e3e:	f7fe f975 	bl	800012c <__udivsi3>
 8001e42:	0003      	movs	r3, r0
 8001e44:	0019      	movs	r1, r3
 8001e46:	0020      	movs	r0, r4
 8001e48:	f7fe f970 	bl	800012c <__udivsi3>
 8001e4c:	0003      	movs	r3, r0
 8001e4e:	0018      	movs	r0, r3
 8001e50:	f000 fd9d 	bl	800298e <HAL_SYSTICK_Config>
 8001e54:	1e03      	subs	r3, r0, #0
 8001e56:	d112      	bne.n	8001e7e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2b03      	cmp	r3, #3
 8001e5c:	d80a      	bhi.n	8001e74 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	2301      	movs	r3, #1
 8001e62:	425b      	negs	r3, r3
 8001e64:	2200      	movs	r2, #0
 8001e66:	0018      	movs	r0, r3
 8001e68:	f000 fd7c 	bl	8002964 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea8 <HAL_InitTick+0x90>)
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	e00d      	b.n	8001e90 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001e74:	230f      	movs	r3, #15
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]
 8001e7c:	e008      	b.n	8001e90 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e7e:	230f      	movs	r3, #15
 8001e80:	18fb      	adds	r3, r7, r3
 8001e82:	2201      	movs	r2, #1
 8001e84:	701a      	strb	r2, [r3, #0]
 8001e86:	e003      	b.n	8001e90 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e88:	230f      	movs	r3, #15
 8001e8a:	18fb      	adds	r3, r7, r3
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001e90:	230f      	movs	r3, #15
 8001e92:	18fb      	adds	r3, r7, r3
 8001e94:	781b      	ldrb	r3, [r3, #0]
}
 8001e96:	0018      	movs	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	b005      	add	sp, #20
 8001e9c:	bd90      	pop	{r4, r7, pc}
 8001e9e:	46c0      	nop			@ (mov r8, r8)
 8001ea0:	20000014 	.word	0x20000014
 8001ea4:	2000000c 	.word	0x2000000c
 8001ea8:	20000010 	.word	0x20000010

08001eac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001eb0:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <HAL_IncTick+0x1c>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	001a      	movs	r2, r3
 8001eb6:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <HAL_IncTick+0x20>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	18d2      	adds	r2, r2, r3
 8001ebc:	4b03      	ldr	r3, [pc, #12]	@ (8001ecc <HAL_IncTick+0x20>)
 8001ebe:	601a      	str	r2, [r3, #0]
}
 8001ec0:	46c0      	nop			@ (mov r8, r8)
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	46c0      	nop			@ (mov r8, r8)
 8001ec8:	20000014 	.word	0x20000014
 8001ecc:	20000294 	.word	0x20000294

08001ed0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed4:	4b02      	ldr	r3, [pc, #8]	@ (8001ee0 <HAL_GetTick+0x10>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
}
 8001ed8:	0018      	movs	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	46c0      	nop			@ (mov r8, r8)
 8001ee0:	20000294 	.word	0x20000294

08001ee4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eec:	f7ff fff0 	bl	8001ed0 <HAL_GetTick>
 8001ef0:	0003      	movs	r3, r0
 8001ef2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	3301      	adds	r3, #1
 8001efc:	d005      	beq.n	8001f0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001efe:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <HAL_Delay+0x44>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	001a      	movs	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	189b      	adds	r3, r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f0a:	46c0      	nop			@ (mov r8, r8)
 8001f0c:	f7ff ffe0 	bl	8001ed0 <HAL_GetTick>
 8001f10:	0002      	movs	r2, r0
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d8f7      	bhi.n	8001f0c <HAL_Delay+0x28>
  {
  }
}
 8001f1c:	46c0      	nop			@ (mov r8, r8)
 8001f1e:	46c0      	nop			@ (mov r8, r8)
 8001f20:	46bd      	mov	sp, r7
 8001f22:	b004      	add	sp, #16
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	46c0      	nop			@ (mov r8, r8)
 8001f28:	20000014 	.word	0x20000014

08001f2c <HAL_SYSCFG_EnableRemap>:
  *         @arg @ref SYSCFG_REMAP_PA11
  *         @arg @ref SYSCFG_REMAP_PA12
  * @retval None
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8001f34:	4b04      	ldr	r3, [pc, #16]	@ (8001f48 <HAL_SYSCFG_EnableRemap+0x1c>)
 8001f36:	6819      	ldr	r1, [r3, #0]
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <HAL_SYSCFG_EnableRemap+0x1c>)
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	601a      	str	r2, [r3, #0]
}
 8001f40:	46c0      	nop			@ (mov r8, r8)
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b002      	add	sp, #8
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40010000 	.word	0x40010000

08001f4c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a05      	ldr	r2, [pc, #20]	@ (8001f70 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001f5c:	401a      	ands	r2, r3
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	431a      	orrs	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	601a      	str	r2, [r3, #0]
}
 8001f66:	46c0      	nop			@ (mov r8, r8)
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b002      	add	sp, #8
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	46c0      	nop			@ (mov r8, r8)
 8001f70:	ff3fffff 	.word	0xff3fffff

08001f74 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	23c0      	movs	r3, #192	@ 0xc0
 8001f82:	041b      	lsls	r3, r3, #16
 8001f84:	4013      	ands	r3, r2
}
 8001f86:	0018      	movs	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	b002      	add	sp, #8
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b084      	sub	sp, #16
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	60f8      	str	r0, [r7, #12]
 8001f96:	60b9      	str	r1, [r7, #8]
 8001f98:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	2104      	movs	r1, #4
 8001fa2:	400a      	ands	r2, r1
 8001fa4:	2107      	movs	r1, #7
 8001fa6:	4091      	lsls	r1, r2
 8001fa8:	000a      	movs	r2, r1
 8001faa:	43d2      	mvns	r2, r2
 8001fac:	401a      	ands	r2, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	2104      	movs	r1, #4
 8001fb2:	400b      	ands	r3, r1
 8001fb4:	6879      	ldr	r1, [r7, #4]
 8001fb6:	4099      	lsls	r1, r3
 8001fb8:	000b      	movs	r3, r1
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001fc0:	46c0      	nop			@ (mov r8, r8)
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	b004      	add	sp, #16
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	683a      	ldr	r2, [r7, #0]
 8001fd8:	2104      	movs	r1, #4
 8001fda:	400a      	ands	r2, r1
 8001fdc:	2107      	movs	r1, #7
 8001fde:	4091      	lsls	r1, r2
 8001fe0:	000a      	movs	r2, r1
 8001fe2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	2104      	movs	r1, #4
 8001fe8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001fea:	40da      	lsrs	r2, r3
 8001fec:	0013      	movs	r3, r2
}
 8001fee:	0018      	movs	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b002      	add	sp, #8
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b084      	sub	sp, #16
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	60f8      	str	r0, [r7, #12]
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002006:	68ba      	ldr	r2, [r7, #8]
 8002008:	211f      	movs	r1, #31
 800200a:	400a      	ands	r2, r1
 800200c:	210f      	movs	r1, #15
 800200e:	4091      	lsls	r1, r2
 8002010:	000a      	movs	r2, r1
 8002012:	43d2      	mvns	r2, r2
 8002014:	401a      	ands	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	0e9b      	lsrs	r3, r3, #26
 800201a:	210f      	movs	r1, #15
 800201c:	4019      	ands	r1, r3
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	201f      	movs	r0, #31
 8002022:	4003      	ands	r3, r0
 8002024:	4099      	lsls	r1, r3
 8002026:	000b      	movs	r3, r1
 8002028:	431a      	orrs	r2, r3
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800202e:	46c0      	nop			@ (mov r8, r8)
 8002030:	46bd      	mov	sp, r7
 8002032:	b004      	add	sp, #16
 8002034:	bd80      	pop	{r7, pc}

08002036 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b082      	sub	sp, #8
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
 800203e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	025b      	lsls	r3, r3, #9
 8002048:	0a5b      	lsrs	r3, r3, #9
 800204a:	431a      	orrs	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002050:	46c0      	nop			@ (mov r8, r8)
 8002052:	46bd      	mov	sp, r7
 8002054:	b002      	add	sp, #8
 8002056:	bd80      	pop	{r7, pc}

08002058 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	0252      	lsls	r2, r2, #9
 800206a:	0a52      	lsrs	r2, r2, #9
 800206c:	43d2      	mvns	r2, r2
 800206e:	401a      	ands	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002074:	46c0      	nop			@ (mov r8, r8)
 8002076:	46bd      	mov	sp, r7
 8002078:	b002      	add	sp, #8
 800207a:	bd80      	pop	{r7, pc}

0800207c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	68ba      	ldr	r2, [r7, #8]
 800208e:	0212      	lsls	r2, r2, #8
 8002090:	43d2      	mvns	r2, r2
 8002092:	401a      	ands	r2, r3
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	021b      	lsls	r3, r3, #8
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	400b      	ands	r3, r1
 800209c:	4904      	ldr	r1, [pc, #16]	@ (80020b0 <LL_ADC_SetChannelSamplingTime+0x34>)
 800209e:	400b      	ands	r3, r1
 80020a0:	431a      	orrs	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80020a6:	46c0      	nop			@ (mov r8, r8)
 80020a8:	46bd      	mov	sp, r7
 80020aa:	b004      	add	sp, #16
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	46c0      	nop			@ (mov r8, r8)
 80020b0:	7fffff00 	.word	0x7fffff00

080020b4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	4a05      	ldr	r2, [pc, #20]	@ (80020d8 <LL_ADC_EnableInternalRegulator+0x24>)
 80020c2:	4013      	ands	r3, r2
 80020c4:	2280      	movs	r2, #128	@ 0x80
 80020c6:	0552      	lsls	r2, r2, #21
 80020c8:	431a      	orrs	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020ce:	46c0      	nop			@ (mov r8, r8)
 80020d0:	46bd      	mov	sp, r7
 80020d2:	b002      	add	sp, #8
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	46c0      	nop			@ (mov r8, r8)
 80020d8:	6fffffe8 	.word	0x6fffffe8

080020dc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689a      	ldr	r2, [r3, #8]
 80020e8:	2380      	movs	r3, #128	@ 0x80
 80020ea:	055b      	lsls	r3, r3, #21
 80020ec:	401a      	ands	r2, r3
 80020ee:	2380      	movs	r3, #128	@ 0x80
 80020f0:	055b      	lsls	r3, r3, #21
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d101      	bne.n	80020fa <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80020f6:	2301      	movs	r3, #1
 80020f8:	e000      	b.n	80020fc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	0018      	movs	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	b002      	add	sp, #8
 8002102:	bd80      	pop	{r7, pc}

08002104 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	2201      	movs	r2, #1
 8002112:	4013      	ands	r3, r2
 8002114:	2b01      	cmp	r3, #1
 8002116:	d101      	bne.n	800211c <LL_ADC_IsEnabled+0x18>
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <LL_ADC_IsEnabled+0x1a>
 800211c:	2300      	movs	r3, #0
}
 800211e:	0018      	movs	r0, r3
 8002120:	46bd      	mov	sp, r7
 8002122:	b002      	add	sp, #8
 8002124:	bd80      	pop	{r7, pc}

08002126 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2204      	movs	r2, #4
 8002134:	4013      	ands	r3, r2
 8002136:	2b04      	cmp	r3, #4
 8002138:	d101      	bne.n	800213e <LL_ADC_REG_IsConversionOngoing+0x18>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800213e:	2300      	movs	r3, #0
}
 8002140:	0018      	movs	r0, r3
 8002142:	46bd      	mov	sp, r7
 8002144:	b002      	add	sp, #8
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002150:	231f      	movs	r3, #31
 8002152:	18fb      	adds	r3, r7, r3
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002158:	2300      	movs	r3, #0
 800215a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 800215c:	2300      	movs	r3, #0
 800215e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002160:	2300      	movs	r3, #0
 8002162:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e17e      	b.n	800246c <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10a      	bne.n	800218c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	0018      	movs	r0, r3
 800217a:	f7ff fc21 	bl	80019c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2254      	movs	r2, #84	@ 0x54
 8002188:	2100      	movs	r1, #0
 800218a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	0018      	movs	r0, r3
 8002192:	f7ff ffa3 	bl	80020dc <LL_ADC_IsInternalRegulatorEnabled>
 8002196:	1e03      	subs	r3, r0, #0
 8002198:	d114      	bne.n	80021c4 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	0018      	movs	r0, r3
 80021a0:	f7ff ff88 	bl	80020b4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80021a4:	4bb3      	ldr	r3, [pc, #716]	@ (8002474 <HAL_ADC_Init+0x32c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	49b3      	ldr	r1, [pc, #716]	@ (8002478 <HAL_ADC_Init+0x330>)
 80021aa:	0018      	movs	r0, r3
 80021ac:	f7fd ffbe 	bl	800012c <__udivsi3>
 80021b0:	0003      	movs	r3, r0
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021b6:	e002      	b.n	80021be <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1f9      	bne.n	80021b8 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	0018      	movs	r0, r3
 80021ca:	f7ff ff87 	bl	80020dc <LL_ADC_IsInternalRegulatorEnabled>
 80021ce:	1e03      	subs	r3, r0, #0
 80021d0:	d10f      	bne.n	80021f2 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d6:	2210      	movs	r2, #16
 80021d8:	431a      	orrs	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e2:	2201      	movs	r2, #1
 80021e4:	431a      	orrs	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80021ea:	231f      	movs	r3, #31
 80021ec:	18fb      	adds	r3, r7, r3
 80021ee:	2201      	movs	r2, #1
 80021f0:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	0018      	movs	r0, r3
 80021f8:	f7ff ff95 	bl	8002126 <LL_ADC_REG_IsConversionOngoing>
 80021fc:	0003      	movs	r3, r0
 80021fe:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002204:	2210      	movs	r2, #16
 8002206:	4013      	ands	r3, r2
 8002208:	d000      	beq.n	800220c <HAL_ADC_Init+0xc4>
 800220a:	e122      	b.n	8002452 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d000      	beq.n	8002214 <HAL_ADC_Init+0xcc>
 8002212:	e11e      	b.n	8002452 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002218:	4a98      	ldr	r2, [pc, #608]	@ (800247c <HAL_ADC_Init+0x334>)
 800221a:	4013      	ands	r3, r2
 800221c:	2202      	movs	r2, #2
 800221e:	431a      	orrs	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	0018      	movs	r0, r3
 800222a:	f7ff ff6b 	bl	8002104 <LL_ADC_IsEnabled>
 800222e:	1e03      	subs	r3, r0, #0
 8002230:	d000      	beq.n	8002234 <HAL_ADC_Init+0xec>
 8002232:	e0ad      	b.n	8002390 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	7e1b      	ldrb	r3, [r3, #24]
 800223c:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800223e:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7e5b      	ldrb	r3, [r3, #25]
 8002244:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002246:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	7e9b      	ldrb	r3, [r3, #26]
 800224c:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800224e:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002254:	2b00      	cmp	r3, #0
 8002256:	d002      	beq.n	800225e <HAL_ADC_Init+0x116>
 8002258:	2380      	movs	r3, #128	@ 0x80
 800225a:	015b      	lsls	r3, r3, #5
 800225c:	e000      	b.n	8002260 <HAL_ADC_Init+0x118>
 800225e:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002260:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002266:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	2b00      	cmp	r3, #0
 800226e:	da04      	bge.n	800227a <HAL_ADC_Init+0x132>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	085b      	lsrs	r3, r3, #1
 8002278:	e001      	b.n	800227e <HAL_ADC_Init+0x136>
 800227a:	2380      	movs	r3, #128	@ 0x80
 800227c:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800227e:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	212c      	movs	r1, #44	@ 0x2c
 8002284:	5c5b      	ldrb	r3, [r3, r1]
 8002286:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002288:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4313      	orrs	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2220      	movs	r2, #32
 8002294:	5c9b      	ldrb	r3, [r3, r2]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d115      	bne.n	80022c6 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	7e9b      	ldrb	r3, [r3, #26]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d105      	bne.n	80022ae <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	2280      	movs	r2, #128	@ 0x80
 80022a6:	0252      	lsls	r2, r2, #9
 80022a8:	4313      	orrs	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
 80022ac:	e00b      	b.n	80022c6 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b2:	2220      	movs	r2, #32
 80022b4:	431a      	orrs	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022be:	2201      	movs	r2, #1
 80022c0:	431a      	orrs	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00a      	beq.n	80022e4 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022d2:	23e0      	movs	r3, #224	@ 0xe0
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80022dc:	4313      	orrs	r3, r2
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	4a65      	ldr	r2, [pc, #404]	@ (8002480 <HAL_ADC_Init+0x338>)
 80022ec:	4013      	ands	r3, r2
 80022ee:	0019      	movs	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	430a      	orrs	r2, r1
 80022f8:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	0f9b      	lsrs	r3, r3, #30
 8002300:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002306:	4313      	orrs	r3, r2
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	4313      	orrs	r3, r2
 800230c:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	223c      	movs	r2, #60	@ 0x3c
 8002312:	5c9b      	ldrb	r3, [r3, r2]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d111      	bne.n	800233c <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	0f9b      	lsrs	r3, r3, #30
 800231e:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002324:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 800232a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002330:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	4313      	orrs	r3, r2
 8002336:	2201      	movs	r2, #1
 8002338:	4313      	orrs	r3, r2
 800233a:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	4a50      	ldr	r2, [pc, #320]	@ (8002484 <HAL_ADC_Init+0x33c>)
 8002344:	4013      	ands	r3, r2
 8002346:	0019      	movs	r1, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	430a      	orrs	r2, r1
 8002350:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685a      	ldr	r2, [r3, #4]
 8002356:	23c0      	movs	r3, #192	@ 0xc0
 8002358:	061b      	lsls	r3, r3, #24
 800235a:	429a      	cmp	r2, r3
 800235c:	d018      	beq.n	8002390 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002362:	2380      	movs	r3, #128	@ 0x80
 8002364:	05db      	lsls	r3, r3, #23
 8002366:	429a      	cmp	r2, r3
 8002368:	d012      	beq.n	8002390 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800236e:	2380      	movs	r3, #128	@ 0x80
 8002370:	061b      	lsls	r3, r3, #24
 8002372:	429a      	cmp	r2, r3
 8002374:	d00c      	beq.n	8002390 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002376:	4b44      	ldr	r3, [pc, #272]	@ (8002488 <HAL_ADC_Init+0x340>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a44      	ldr	r2, [pc, #272]	@ (800248c <HAL_ADC_Init+0x344>)
 800237c:	4013      	ands	r3, r2
 800237e:	0019      	movs	r1, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	23f0      	movs	r3, #240	@ 0xf0
 8002386:	039b      	lsls	r3, r3, #14
 8002388:	401a      	ands	r2, r3
 800238a:	4b3f      	ldr	r3, [pc, #252]	@ (8002488 <HAL_ADC_Init+0x340>)
 800238c:	430a      	orrs	r2, r1
 800238e:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6818      	ldr	r0, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002398:	001a      	movs	r2, r3
 800239a:	2100      	movs	r1, #0
 800239c:	f7ff fdf7 	bl	8001f8e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6818      	ldr	r0, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023a8:	4939      	ldr	r1, [pc, #228]	@ (8002490 <HAL_ADC_Init+0x348>)
 80023aa:	001a      	movs	r2, r3
 80023ac:	f7ff fdef 	bl	8001f8e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d109      	bne.n	80023cc <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2110      	movs	r1, #16
 80023c4:	4249      	negs	r1, r1
 80023c6:	430a      	orrs	r2, r1
 80023c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80023ca:	e018      	b.n	80023fe <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691a      	ldr	r2, [r3, #16]
 80023d0:	2380      	movs	r3, #128	@ 0x80
 80023d2:	039b      	lsls	r3, r3, #14
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d112      	bne.n	80023fe <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	221c      	movs	r2, #28
 80023e8:	4013      	ands	r3, r2
 80023ea:	2210      	movs	r2, #16
 80023ec:	4252      	negs	r2, r2
 80023ee:	409a      	lsls	r2, r3
 80023f0:	0011      	movs	r1, r2
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	430a      	orrs	r2, r1
 80023fc:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2100      	movs	r1, #0
 8002404:	0018      	movs	r0, r3
 8002406:	f7ff fddf 	bl	8001fc8 <LL_ADC_GetSamplingTimeCommonChannels>
 800240a:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002410:	429a      	cmp	r2, r3
 8002412:	d10b      	bne.n	800242c <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241e:	2203      	movs	r2, #3
 8002420:	4393      	bics	r3, r2
 8002422:	2201      	movs	r2, #1
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800242a:	e01c      	b.n	8002466 <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002430:	2212      	movs	r2, #18
 8002432:	4393      	bics	r3, r2
 8002434:	2210      	movs	r2, #16
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002440:	2201      	movs	r2, #1
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8002448:	231f      	movs	r3, #31
 800244a:	18fb      	adds	r3, r7, r3
 800244c:	2201      	movs	r2, #1
 800244e:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002450:	e009      	b.n	8002466 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002456:	2210      	movs	r2, #16
 8002458:	431a      	orrs	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800245e:	231f      	movs	r3, #31
 8002460:	18fb      	adds	r3, r7, r3
 8002462:	2201      	movs	r2, #1
 8002464:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002466:	231f      	movs	r3, #31
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	781b      	ldrb	r3, [r3, #0]
}
 800246c:	0018      	movs	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	b008      	add	sp, #32
 8002472:	bd80      	pop	{r7, pc}
 8002474:	2000000c 	.word	0x2000000c
 8002478:	00030d40 	.word	0x00030d40
 800247c:	fffffefd 	.word	0xfffffefd
 8002480:	ffde0201 	.word	0xffde0201
 8002484:	1ffffc02 	.word	0x1ffffc02
 8002488:	40012708 	.word	0x40012708
 800248c:	ffc3ffff 	.word	0xffc3ffff
 8002490:	7fffff04 	.word	0x7fffff04

08002494 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800249e:	2317      	movs	r3, #23
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	2200      	movs	r2, #0
 80024a4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2254      	movs	r2, #84	@ 0x54
 80024ae:	5c9b      	ldrb	r3, [r3, r2]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x24>
 80024b4:	2302      	movs	r3, #2
 80024b6:	e1be      	b.n	8002836 <HAL_ADC_ConfigChannel+0x3a2>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2254      	movs	r2, #84	@ 0x54
 80024bc:	2101      	movs	r1, #1
 80024be:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	0018      	movs	r0, r3
 80024c6:	f7ff fe2e 	bl	8002126 <LL_ADC_REG_IsConversionOngoing>
 80024ca:	1e03      	subs	r3, r0, #0
 80024cc:	d000      	beq.n	80024d0 <HAL_ADC_ConfigChannel+0x3c>
 80024ce:	e1a1      	b.n	8002814 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d100      	bne.n	80024da <HAL_ADC_ConfigChannel+0x46>
 80024d8:	e152      	b.n	8002780 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	691a      	ldr	r2, [r3, #16]
 80024de:	2380      	movs	r3, #128	@ 0x80
 80024e0:	061b      	lsls	r3, r3, #24
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d004      	beq.n	80024f0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80024ea:	4ac2      	ldr	r2, [pc, #776]	@ (80027f4 <HAL_ADC_ConfigChannel+0x360>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d108      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	0019      	movs	r1, r3
 80024fa:	0010      	movs	r0, r2
 80024fc:	f7ff fd9b 	bl	8002036 <LL_ADC_REG_SetSequencerChAdd>
 8002500:	e0ed      	b.n	80026de <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	211f      	movs	r1, #31
 800250c:	400b      	ands	r3, r1
 800250e:	210f      	movs	r1, #15
 8002510:	4099      	lsls	r1, r3
 8002512:	000b      	movs	r3, r1
 8002514:	43db      	mvns	r3, r3
 8002516:	4013      	ands	r3, r2
 8002518:	0019      	movs	r1, r3
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	025b      	lsls	r3, r3, #9
 8002520:	0a5b      	lsrs	r3, r3, #9
 8002522:	d105      	bne.n	8002530 <HAL_ADC_ConfigChannel+0x9c>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	0e9b      	lsrs	r3, r3, #26
 800252a:	221f      	movs	r2, #31
 800252c:	4013      	ands	r3, r2
 800252e:	e0bc      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2201      	movs	r2, #1
 8002536:	4013      	ands	r3, r2
 8002538:	d000      	beq.n	800253c <HAL_ADC_ConfigChannel+0xa8>
 800253a:	e0b5      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x214>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2202      	movs	r2, #2
 8002542:	4013      	ands	r3, r2
 8002544:	d000      	beq.n	8002548 <HAL_ADC_ConfigChannel+0xb4>
 8002546:	e0ad      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x210>
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2204      	movs	r2, #4
 800254e:	4013      	ands	r3, r2
 8002550:	d000      	beq.n	8002554 <HAL_ADC_ConfigChannel+0xc0>
 8002552:	e0a5      	b.n	80026a0 <HAL_ADC_ConfigChannel+0x20c>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2208      	movs	r2, #8
 800255a:	4013      	ands	r3, r2
 800255c:	d000      	beq.n	8002560 <HAL_ADC_ConfigChannel+0xcc>
 800255e:	e09d      	b.n	800269c <HAL_ADC_ConfigChannel+0x208>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2210      	movs	r2, #16
 8002566:	4013      	ands	r3, r2
 8002568:	d000      	beq.n	800256c <HAL_ADC_ConfigChannel+0xd8>
 800256a:	e095      	b.n	8002698 <HAL_ADC_ConfigChannel+0x204>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2220      	movs	r2, #32
 8002572:	4013      	ands	r3, r2
 8002574:	d000      	beq.n	8002578 <HAL_ADC_ConfigChannel+0xe4>
 8002576:	e08d      	b.n	8002694 <HAL_ADC_ConfigChannel+0x200>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2240      	movs	r2, #64	@ 0x40
 800257e:	4013      	ands	r3, r2
 8002580:	d000      	beq.n	8002584 <HAL_ADC_ConfigChannel+0xf0>
 8002582:	e085      	b.n	8002690 <HAL_ADC_ConfigChannel+0x1fc>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2280      	movs	r2, #128	@ 0x80
 800258a:	4013      	ands	r3, r2
 800258c:	d000      	beq.n	8002590 <HAL_ADC_ConfigChannel+0xfc>
 800258e:	e07d      	b.n	800268c <HAL_ADC_ConfigChannel+0x1f8>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	2380      	movs	r3, #128	@ 0x80
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	4013      	ands	r3, r2
 800259a:	d000      	beq.n	800259e <HAL_ADC_ConfigChannel+0x10a>
 800259c:	e074      	b.n	8002688 <HAL_ADC_ConfigChannel+0x1f4>
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	2380      	movs	r3, #128	@ 0x80
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4013      	ands	r3, r2
 80025a8:	d000      	beq.n	80025ac <HAL_ADC_ConfigChannel+0x118>
 80025aa:	e06b      	b.n	8002684 <HAL_ADC_ConfigChannel+0x1f0>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	2380      	movs	r3, #128	@ 0x80
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	4013      	ands	r3, r2
 80025b6:	d000      	beq.n	80025ba <HAL_ADC_ConfigChannel+0x126>
 80025b8:	e062      	b.n	8002680 <HAL_ADC_ConfigChannel+0x1ec>
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	2380      	movs	r3, #128	@ 0x80
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	4013      	ands	r3, r2
 80025c4:	d000      	beq.n	80025c8 <HAL_ADC_ConfigChannel+0x134>
 80025c6:	e059      	b.n	800267c <HAL_ADC_ConfigChannel+0x1e8>
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	2380      	movs	r3, #128	@ 0x80
 80025ce:	015b      	lsls	r3, r3, #5
 80025d0:	4013      	ands	r3, r2
 80025d2:	d151      	bne.n	8002678 <HAL_ADC_ConfigChannel+0x1e4>
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	2380      	movs	r3, #128	@ 0x80
 80025da:	019b      	lsls	r3, r3, #6
 80025dc:	4013      	ands	r3, r2
 80025de:	d149      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1e0>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	2380      	movs	r3, #128	@ 0x80
 80025e6:	01db      	lsls	r3, r3, #7
 80025e8:	4013      	ands	r3, r2
 80025ea:	d141      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x1dc>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	2380      	movs	r3, #128	@ 0x80
 80025f2:	021b      	lsls	r3, r3, #8
 80025f4:	4013      	ands	r3, r2
 80025f6:	d139      	bne.n	800266c <HAL_ADC_ConfigChannel+0x1d8>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2380      	movs	r3, #128	@ 0x80
 80025fe:	025b      	lsls	r3, r3, #9
 8002600:	4013      	ands	r3, r2
 8002602:	d131      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x1d4>
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	2380      	movs	r3, #128	@ 0x80
 800260a:	029b      	lsls	r3, r3, #10
 800260c:	4013      	ands	r3, r2
 800260e:	d129      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x1d0>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	2380      	movs	r3, #128	@ 0x80
 8002616:	02db      	lsls	r3, r3, #11
 8002618:	4013      	ands	r3, r2
 800261a:	d121      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x1cc>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	2380      	movs	r3, #128	@ 0x80
 8002622:	031b      	lsls	r3, r3, #12
 8002624:	4013      	ands	r3, r2
 8002626:	d119      	bne.n	800265c <HAL_ADC_ConfigChannel+0x1c8>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	2380      	movs	r3, #128	@ 0x80
 800262e:	035b      	lsls	r3, r3, #13
 8002630:	4013      	ands	r3, r2
 8002632:	d111      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x1c4>
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	2380      	movs	r3, #128	@ 0x80
 800263a:	039b      	lsls	r3, r3, #14
 800263c:	4013      	ands	r3, r2
 800263e:	d109      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x1c0>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	2380      	movs	r3, #128	@ 0x80
 8002646:	03db      	lsls	r3, r3, #15
 8002648:	4013      	ands	r3, r2
 800264a:	d001      	beq.n	8002650 <HAL_ADC_ConfigChannel+0x1bc>
 800264c:	2316      	movs	r3, #22
 800264e:	e02c      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002650:	2300      	movs	r3, #0
 8002652:	e02a      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002654:	2315      	movs	r3, #21
 8002656:	e028      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002658:	2314      	movs	r3, #20
 800265a:	e026      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 800265c:	2313      	movs	r3, #19
 800265e:	e024      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002660:	2312      	movs	r3, #18
 8002662:	e022      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002664:	2311      	movs	r3, #17
 8002666:	e020      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002668:	2310      	movs	r3, #16
 800266a:	e01e      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 800266c:	230f      	movs	r3, #15
 800266e:	e01c      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002670:	230e      	movs	r3, #14
 8002672:	e01a      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002674:	230d      	movs	r3, #13
 8002676:	e018      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002678:	230c      	movs	r3, #12
 800267a:	e016      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 800267c:	230b      	movs	r3, #11
 800267e:	e014      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002680:	230a      	movs	r3, #10
 8002682:	e012      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002684:	2309      	movs	r3, #9
 8002686:	e010      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002688:	2308      	movs	r3, #8
 800268a:	e00e      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 800268c:	2307      	movs	r3, #7
 800268e:	e00c      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002690:	2306      	movs	r3, #6
 8002692:	e00a      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002694:	2305      	movs	r3, #5
 8002696:	e008      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 8002698:	2304      	movs	r3, #4
 800269a:	e006      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 800269c:	2303      	movs	r3, #3
 800269e:	e004      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e002      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <HAL_ADC_ConfigChannel+0x216>
 80026a8:	2300      	movs	r3, #0
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	6852      	ldr	r2, [r2, #4]
 80026ae:	201f      	movs	r0, #31
 80026b0:	4002      	ands	r2, r0
 80026b2:	4093      	lsls	r3, r2
 80026b4:	000a      	movs	r2, r1
 80026b6:	431a      	orrs	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	089b      	lsrs	r3, r3, #2
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	69db      	ldr	r3, [r3, #28]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d808      	bhi.n	80026de <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	6859      	ldr	r1, [r3, #4]
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	001a      	movs	r2, r3
 80026da:	f7ff fc8c 	bl	8001ff6 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6818      	ldr	r0, [r3, #0]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	6819      	ldr	r1, [r3, #0]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	001a      	movs	r2, r3
 80026ec:	f7ff fcc6 	bl	800207c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	db00      	blt.n	80026fa <HAL_ADC_ConfigChannel+0x266>
 80026f8:	e096      	b.n	8002828 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026fa:	4b3f      	ldr	r3, [pc, #252]	@ (80027f8 <HAL_ADC_ConfigChannel+0x364>)
 80026fc:	0018      	movs	r0, r3
 80026fe:	f7ff fc39 	bl	8001f74 <LL_ADC_GetCommonPathInternalCh>
 8002702:	0003      	movs	r3, r0
 8002704:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a3c      	ldr	r2, [pc, #240]	@ (80027fc <HAL_ADC_ConfigChannel+0x368>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d123      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	2380      	movs	r3, #128	@ 0x80
 8002714:	041b      	lsls	r3, r3, #16
 8002716:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002718:	d11e      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	2280      	movs	r2, #128	@ 0x80
 800271e:	0412      	lsls	r2, r2, #16
 8002720:	4313      	orrs	r3, r2
 8002722:	4a35      	ldr	r2, [pc, #212]	@ (80027f8 <HAL_ADC_ConfigChannel+0x364>)
 8002724:	0019      	movs	r1, r3
 8002726:	0010      	movs	r0, r2
 8002728:	f7ff fc10 	bl	8001f4c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 800272c:	4b34      	ldr	r3, [pc, #208]	@ (8002800 <HAL_ADC_ConfigChannel+0x36c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4934      	ldr	r1, [pc, #208]	@ (8002804 <HAL_ADC_ConfigChannel+0x370>)
 8002732:	0018      	movs	r0, r3
 8002734:	f7fd fcfa 	bl	800012c <__udivsi3>
 8002738:	0003      	movs	r3, r0
 800273a:	001a      	movs	r2, r3
 800273c:	0013      	movs	r3, r2
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	189b      	adds	r3, r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	3301      	adds	r3, #1
 8002746:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002748:	e002      	b.n	8002750 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	3b01      	subs	r3, #1
 800274e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1f9      	bne.n	800274a <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002756:	e067      	b.n	8002828 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a2a      	ldr	r2, [pc, #168]	@ (8002808 <HAL_ADC_ConfigChannel+0x374>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d162      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	2380      	movs	r3, #128	@ 0x80
 8002766:	03db      	lsls	r3, r3, #15
 8002768:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800276a:	d15d      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	2280      	movs	r2, #128	@ 0x80
 8002770:	03d2      	lsls	r2, r2, #15
 8002772:	4313      	orrs	r3, r2
 8002774:	4a20      	ldr	r2, [pc, #128]	@ (80027f8 <HAL_ADC_ConfigChannel+0x364>)
 8002776:	0019      	movs	r1, r3
 8002778:	0010      	movs	r0, r2
 800277a:	f7ff fbe7 	bl	8001f4c <LL_ADC_SetCommonPathInternalCh>
 800277e:	e053      	b.n	8002828 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	691a      	ldr	r2, [r3, #16]
 8002784:	2380      	movs	r3, #128	@ 0x80
 8002786:	061b      	lsls	r3, r3, #24
 8002788:	429a      	cmp	r2, r3
 800278a:	d004      	beq.n	8002796 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002790:	4a18      	ldr	r2, [pc, #96]	@ (80027f4 <HAL_ADC_ConfigChannel+0x360>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d107      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	0019      	movs	r1, r3
 80027a0:	0010      	movs	r0, r2
 80027a2:	f7ff fc59 	bl	8002058 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	da3c      	bge.n	8002828 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027ae:	4b12      	ldr	r3, [pc, #72]	@ (80027f8 <HAL_ADC_ConfigChannel+0x364>)
 80027b0:	0018      	movs	r0, r3
 80027b2:	f7ff fbdf 	bl	8001f74 <LL_ADC_GetCommonPathInternalCh>
 80027b6:	0003      	movs	r3, r0
 80027b8:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a0f      	ldr	r2, [pc, #60]	@ (80027fc <HAL_ADC_ConfigChannel+0x368>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d108      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	4a11      	ldr	r2, [pc, #68]	@ (800280c <HAL_ADC_ConfigChannel+0x378>)
 80027c8:	4013      	ands	r3, r2
 80027ca:	4a0b      	ldr	r2, [pc, #44]	@ (80027f8 <HAL_ADC_ConfigChannel+0x364>)
 80027cc:	0019      	movs	r1, r3
 80027ce:	0010      	movs	r0, r2
 80027d0:	f7ff fbbc 	bl	8001f4c <LL_ADC_SetCommonPathInternalCh>
 80027d4:	e028      	b.n	8002828 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a0b      	ldr	r2, [pc, #44]	@ (8002808 <HAL_ADC_ConfigChannel+0x374>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d123      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002810 <HAL_ADC_ConfigChannel+0x37c>)
 80027e4:	4013      	ands	r3, r2
 80027e6:	4a04      	ldr	r2, [pc, #16]	@ (80027f8 <HAL_ADC_ConfigChannel+0x364>)
 80027e8:	0019      	movs	r1, r3
 80027ea:	0010      	movs	r0, r2
 80027ec:	f7ff fbae 	bl	8001f4c <LL_ADC_SetCommonPathInternalCh>
 80027f0:	e01a      	b.n	8002828 <HAL_ADC_ConfigChannel+0x394>
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	80000004 	.word	0x80000004
 80027f8:	40012708 	.word	0x40012708
 80027fc:	a4000200 	.word	0xa4000200
 8002800:	2000000c 	.word	0x2000000c
 8002804:	00030d40 	.word	0x00030d40
 8002808:	a8000400 	.word	0xa8000400
 800280c:	ff7fffff 	.word	0xff7fffff
 8002810:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002818:	2220      	movs	r2, #32
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002820:	2317      	movs	r3, #23
 8002822:	18fb      	adds	r3, r7, r3
 8002824:	2201      	movs	r2, #1
 8002826:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2254      	movs	r2, #84	@ 0x54
 800282c:	2100      	movs	r1, #0
 800282e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002830:	2317      	movs	r3, #23
 8002832:	18fb      	adds	r3, r7, r3
 8002834:	781b      	ldrb	r3, [r3, #0]
}
 8002836:	0018      	movs	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	b006      	add	sp, #24
 800283c:	bd80      	pop	{r7, pc}
 800283e:	46c0      	nop			@ (mov r8, r8)

08002840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002840:	b590      	push	{r4, r7, lr}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	0002      	movs	r2, r0
 8002848:	6039      	str	r1, [r7, #0]
 800284a:	1dfb      	adds	r3, r7, #7
 800284c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800284e:	1dfb      	adds	r3, r7, #7
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	2b7f      	cmp	r3, #127	@ 0x7f
 8002854:	d828      	bhi.n	80028a8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002856:	4a2f      	ldr	r2, [pc, #188]	@ (8002914 <__NVIC_SetPriority+0xd4>)
 8002858:	1dfb      	adds	r3, r7, #7
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	b25b      	sxtb	r3, r3
 800285e:	089b      	lsrs	r3, r3, #2
 8002860:	33c0      	adds	r3, #192	@ 0xc0
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	589b      	ldr	r3, [r3, r2]
 8002866:	1dfa      	adds	r2, r7, #7
 8002868:	7812      	ldrb	r2, [r2, #0]
 800286a:	0011      	movs	r1, r2
 800286c:	2203      	movs	r2, #3
 800286e:	400a      	ands	r2, r1
 8002870:	00d2      	lsls	r2, r2, #3
 8002872:	21ff      	movs	r1, #255	@ 0xff
 8002874:	4091      	lsls	r1, r2
 8002876:	000a      	movs	r2, r1
 8002878:	43d2      	mvns	r2, r2
 800287a:	401a      	ands	r2, r3
 800287c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	019b      	lsls	r3, r3, #6
 8002882:	22ff      	movs	r2, #255	@ 0xff
 8002884:	401a      	ands	r2, r3
 8002886:	1dfb      	adds	r3, r7, #7
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	0018      	movs	r0, r3
 800288c:	2303      	movs	r3, #3
 800288e:	4003      	ands	r3, r0
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002894:	481f      	ldr	r0, [pc, #124]	@ (8002914 <__NVIC_SetPriority+0xd4>)
 8002896:	1dfb      	adds	r3, r7, #7
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	b25b      	sxtb	r3, r3
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	430a      	orrs	r2, r1
 80028a0:	33c0      	adds	r3, #192	@ 0xc0
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80028a6:	e031      	b.n	800290c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002918 <__NVIC_SetPriority+0xd8>)
 80028aa:	1dfb      	adds	r3, r7, #7
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	0019      	movs	r1, r3
 80028b0:	230f      	movs	r3, #15
 80028b2:	400b      	ands	r3, r1
 80028b4:	3b08      	subs	r3, #8
 80028b6:	089b      	lsrs	r3, r3, #2
 80028b8:	3306      	adds	r3, #6
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	18d3      	adds	r3, r2, r3
 80028be:	3304      	adds	r3, #4
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	1dfa      	adds	r2, r7, #7
 80028c4:	7812      	ldrb	r2, [r2, #0]
 80028c6:	0011      	movs	r1, r2
 80028c8:	2203      	movs	r2, #3
 80028ca:	400a      	ands	r2, r1
 80028cc:	00d2      	lsls	r2, r2, #3
 80028ce:	21ff      	movs	r1, #255	@ 0xff
 80028d0:	4091      	lsls	r1, r2
 80028d2:	000a      	movs	r2, r1
 80028d4:	43d2      	mvns	r2, r2
 80028d6:	401a      	ands	r2, r3
 80028d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	019b      	lsls	r3, r3, #6
 80028de:	22ff      	movs	r2, #255	@ 0xff
 80028e0:	401a      	ands	r2, r3
 80028e2:	1dfb      	adds	r3, r7, #7
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	0018      	movs	r0, r3
 80028e8:	2303      	movs	r3, #3
 80028ea:	4003      	ands	r3, r0
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028f0:	4809      	ldr	r0, [pc, #36]	@ (8002918 <__NVIC_SetPriority+0xd8>)
 80028f2:	1dfb      	adds	r3, r7, #7
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	001c      	movs	r4, r3
 80028f8:	230f      	movs	r3, #15
 80028fa:	4023      	ands	r3, r4
 80028fc:	3b08      	subs	r3, #8
 80028fe:	089b      	lsrs	r3, r3, #2
 8002900:	430a      	orrs	r2, r1
 8002902:	3306      	adds	r3, #6
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	18c3      	adds	r3, r0, r3
 8002908:	3304      	adds	r3, #4
 800290a:	601a      	str	r2, [r3, #0]
}
 800290c:	46c0      	nop			@ (mov r8, r8)
 800290e:	46bd      	mov	sp, r7
 8002910:	b003      	add	sp, #12
 8002912:	bd90      	pop	{r4, r7, pc}
 8002914:	e000e100 	.word	0xe000e100
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	1e5a      	subs	r2, r3, #1
 8002928:	2380      	movs	r3, #128	@ 0x80
 800292a:	045b      	lsls	r3, r3, #17
 800292c:	429a      	cmp	r2, r3
 800292e:	d301      	bcc.n	8002934 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002930:	2301      	movs	r3, #1
 8002932:	e010      	b.n	8002956 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002934:	4b0a      	ldr	r3, [pc, #40]	@ (8002960 <SysTick_Config+0x44>)
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	3a01      	subs	r2, #1
 800293a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800293c:	2301      	movs	r3, #1
 800293e:	425b      	negs	r3, r3
 8002940:	2103      	movs	r1, #3
 8002942:	0018      	movs	r0, r3
 8002944:	f7ff ff7c 	bl	8002840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002948:	4b05      	ldr	r3, [pc, #20]	@ (8002960 <SysTick_Config+0x44>)
 800294a:	2200      	movs	r2, #0
 800294c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800294e:	4b04      	ldr	r3, [pc, #16]	@ (8002960 <SysTick_Config+0x44>)
 8002950:	2207      	movs	r2, #7
 8002952:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002954:	2300      	movs	r3, #0
}
 8002956:	0018      	movs	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	b002      	add	sp, #8
 800295c:	bd80      	pop	{r7, pc}
 800295e:	46c0      	nop			@ (mov r8, r8)
 8002960:	e000e010 	.word	0xe000e010

08002964 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af00      	add	r7, sp, #0
 800296a:	60b9      	str	r1, [r7, #8]
 800296c:	607a      	str	r2, [r7, #4]
 800296e:	210f      	movs	r1, #15
 8002970:	187b      	adds	r3, r7, r1
 8002972:	1c02      	adds	r2, r0, #0
 8002974:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	187b      	adds	r3, r7, r1
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	b25b      	sxtb	r3, r3
 800297e:	0011      	movs	r1, r2
 8002980:	0018      	movs	r0, r3
 8002982:	f7ff ff5d 	bl	8002840 <__NVIC_SetPriority>
}
 8002986:	46c0      	nop			@ (mov r8, r8)
 8002988:	46bd      	mov	sp, r7
 800298a:	b004      	add	sp, #16
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b082      	sub	sp, #8
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	0018      	movs	r0, r3
 800299a:	f7ff ffbf 	bl	800291c <SysTick_Config>
 800299e:	0003      	movs	r3, r0
}
 80029a0:	0018      	movs	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	b002      	add	sp, #8
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80029b6:	e14d      	b.n	8002c54 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2101      	movs	r1, #1
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	4091      	lsls	r1, r2
 80029c2:	000a      	movs	r2, r1
 80029c4:	4013      	ands	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d100      	bne.n	80029d0 <HAL_GPIO_Init+0x28>
 80029ce:	e13e      	b.n	8002c4e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d003      	beq.n	80029e0 <HAL_GPIO_Init+0x38>
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	2b12      	cmp	r3, #18
 80029de:	d125      	bne.n	8002a2c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	08da      	lsrs	r2, r3, #3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3208      	adds	r2, #8
 80029e8:	0092      	lsls	r2, r2, #2
 80029ea:	58d3      	ldr	r3, [r2, r3]
 80029ec:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	2207      	movs	r2, #7
 80029f2:	4013      	ands	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	220f      	movs	r2, #15
 80029f8:	409a      	lsls	r2, r3
 80029fa:	0013      	movs	r3, r2
 80029fc:	43da      	mvns	r2, r3
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	4013      	ands	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	220f      	movs	r2, #15
 8002a0a:	401a      	ands	r2, r3
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	2107      	movs	r1, #7
 8002a10:	400b      	ands	r3, r1
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	409a      	lsls	r2, r3
 8002a16:	0013      	movs	r3, r2
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	08da      	lsrs	r2, r3, #3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3208      	adds	r2, #8
 8002a26:	0092      	lsls	r2, r2, #2
 8002a28:	6979      	ldr	r1, [r7, #20]
 8002a2a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	409a      	lsls	r2, r3
 8002a3a:	0013      	movs	r3, r2
 8002a3c:	43da      	mvns	r2, r3
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	4013      	ands	r3, r2
 8002a42:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2203      	movs	r2, #3
 8002a4a:	401a      	ands	r2, r3
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	409a      	lsls	r2, r3
 8002a52:	0013      	movs	r3, r2
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d00b      	beq.n	8002a80 <HAL_GPIO_Init+0xd8>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d007      	beq.n	8002a80 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a74:	2b11      	cmp	r3, #17
 8002a76:	d003      	beq.n	8002a80 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b12      	cmp	r3, #18
 8002a7e:	d130      	bne.n	8002ae2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	409a      	lsls	r2, r3
 8002a8e:	0013      	movs	r3, r2
 8002a90:	43da      	mvns	r2, r3
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	4013      	ands	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	409a      	lsls	r2, r3
 8002aa2:	0013      	movs	r3, r2
 8002aa4:	697a      	ldr	r2, [r7, #20]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	409a      	lsls	r2, r3
 8002abc:	0013      	movs	r3, r2
 8002abe:	43da      	mvns	r2, r3
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	091b      	lsrs	r3, r3, #4
 8002acc:	2201      	movs	r2, #1
 8002ace:	401a      	ands	r2, r3
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	0013      	movs	r3, r2
 8002ad6:	697a      	ldr	r2, [r7, #20]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d017      	beq.n	8002b1a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	2203      	movs	r2, #3
 8002af6:	409a      	lsls	r2, r3
 8002af8:	0013      	movs	r3, r2
 8002afa:	43da      	mvns	r2, r3
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	4013      	ands	r3, r2
 8002b00:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	689a      	ldr	r2, [r3, #8]
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	409a      	lsls	r2, r3
 8002b0c:	0013      	movs	r3, r2
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	2380      	movs	r3, #128	@ 0x80
 8002b20:	055b      	lsls	r3, r3, #21
 8002b22:	4013      	ands	r3, r2
 8002b24:	d100      	bne.n	8002b28 <HAL_GPIO_Init+0x180>
 8002b26:	e092      	b.n	8002c4e <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002b28:	4a50      	ldr	r2, [pc, #320]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	089b      	lsrs	r3, r3, #2
 8002b2e:	3318      	adds	r3, #24
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	589b      	ldr	r3, [r3, r2]
 8002b34:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	2203      	movs	r2, #3
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	220f      	movs	r2, #15
 8002b40:	409a      	lsls	r2, r3
 8002b42:	0013      	movs	r3, r2
 8002b44:	43da      	mvns	r2, r3
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	23a0      	movs	r3, #160	@ 0xa0
 8002b50:	05db      	lsls	r3, r3, #23
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d013      	beq.n	8002b7e <HAL_GPIO_Init+0x1d6>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a45      	ldr	r2, [pc, #276]	@ (8002c70 <HAL_GPIO_Init+0x2c8>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d00d      	beq.n	8002b7a <HAL_GPIO_Init+0x1d2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a44      	ldr	r2, [pc, #272]	@ (8002c74 <HAL_GPIO_Init+0x2cc>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d007      	beq.n	8002b76 <HAL_GPIO_Init+0x1ce>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a43      	ldr	r2, [pc, #268]	@ (8002c78 <HAL_GPIO_Init+0x2d0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d101      	bne.n	8002b72 <HAL_GPIO_Init+0x1ca>
 8002b6e:	2305      	movs	r3, #5
 8002b70:	e006      	b.n	8002b80 <HAL_GPIO_Init+0x1d8>
 8002b72:	2306      	movs	r3, #6
 8002b74:	e004      	b.n	8002b80 <HAL_GPIO_Init+0x1d8>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e002      	b.n	8002b80 <HAL_GPIO_Init+0x1d8>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e000      	b.n	8002b80 <HAL_GPIO_Init+0x1d8>
 8002b7e:	2300      	movs	r3, #0
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	2103      	movs	r1, #3
 8002b84:	400a      	ands	r2, r1
 8002b86:	00d2      	lsls	r2, r2, #3
 8002b88:	4093      	lsls	r3, r2
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002b90:	4936      	ldr	r1, [pc, #216]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	089b      	lsrs	r3, r3, #2
 8002b96:	3318      	adds	r3, #24
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	697a      	ldr	r2, [r7, #20]
 8002b9c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002b9e:	4a33      	ldr	r2, [pc, #204]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002ba0:	2380      	movs	r3, #128	@ 0x80
 8002ba2:	58d3      	ldr	r3, [r2, r3]
 8002ba4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	43da      	mvns	r2, r3
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	4013      	ands	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	2380      	movs	r3, #128	@ 0x80
 8002bb6:	025b      	lsls	r3, r3, #9
 8002bb8:	4013      	ands	r3, r2
 8002bba:	d003      	beq.n	8002bc4 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002bc4:	4929      	ldr	r1, [pc, #164]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002bc6:	2280      	movs	r2, #128	@ 0x80
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8002bcc:	4a27      	ldr	r2, [pc, #156]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002bce:	2384      	movs	r3, #132	@ 0x84
 8002bd0:	58d3      	ldr	r3, [r2, r3]
 8002bd2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	43da      	mvns	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	2380      	movs	r3, #128	@ 0x80
 8002be4:	029b      	lsls	r3, r3, #10
 8002be6:	4013      	ands	r3, r2
 8002be8:	d003      	beq.n	8002bf2 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002bf2:	491e      	ldr	r1, [pc, #120]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002bf4:	2284      	movs	r2, #132	@ 0x84
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	43da      	mvns	r2, r3
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	4013      	ands	r3, r2
 8002c08:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	2380      	movs	r3, #128	@ 0x80
 8002c10:	035b      	lsls	r3, r3, #13
 8002c12:	4013      	ands	r3, r2
 8002c14:	d003      	beq.n	8002c1e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002c1e:	4b13      	ldr	r3, [pc, #76]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8002c24:	4b11      	ldr	r3, [pc, #68]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	43da      	mvns	r2, r3
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	4013      	ands	r3, r2
 8002c32:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	2380      	movs	r3, #128	@ 0x80
 8002c3a:	039b      	lsls	r3, r3, #14
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d003      	beq.n	8002c48 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002c48:	4b08      	ldr	r3, [pc, #32]	@ (8002c6c <HAL_GPIO_Init+0x2c4>)
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	3301      	adds	r3, #1
 8002c52:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	40da      	lsrs	r2, r3
 8002c5c:	1e13      	subs	r3, r2, #0
 8002c5e:	d000      	beq.n	8002c62 <HAL_GPIO_Init+0x2ba>
 8002c60:	e6aa      	b.n	80029b8 <HAL_GPIO_Init+0x10>
  }
}
 8002c62:	46c0      	nop			@ (mov r8, r8)
 8002c64:	46c0      	nop			@ (mov r8, r8)
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b006      	add	sp, #24
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021800 	.word	0x40021800
 8002c70:	50000400 	.word	0x50000400
 8002c74:	50000800 	.word	0x50000800
 8002c78:	50001400 	.word	0x50001400

08002c7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	000a      	movs	r2, r1
 8002c86:	1cbb      	adds	r3, r7, #2
 8002c88:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	1cba      	adds	r2, r7, #2
 8002c90:	8812      	ldrh	r2, [r2, #0]
 8002c92:	4013      	ands	r3, r2
 8002c94:	d004      	beq.n	8002ca0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002c96:	230f      	movs	r3, #15
 8002c98:	18fb      	adds	r3, r7, r3
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	e003      	b.n	8002ca8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ca0:	230f      	movs	r3, #15
 8002ca2:	18fb      	adds	r3, r7, r3
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002ca8:	230f      	movs	r3, #15
 8002caa:	18fb      	adds	r3, r7, r3
 8002cac:	781b      	ldrb	r3, [r3, #0]
}
 8002cae:	0018      	movs	r0, r3
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	b004      	add	sp, #16
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
 8002cbe:	0008      	movs	r0, r1
 8002cc0:	0011      	movs	r1, r2
 8002cc2:	1cbb      	adds	r3, r7, #2
 8002cc4:	1c02      	adds	r2, r0, #0
 8002cc6:	801a      	strh	r2, [r3, #0]
 8002cc8:	1c7b      	adds	r3, r7, #1
 8002cca:	1c0a      	adds	r2, r1, #0
 8002ccc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cce:	1c7b      	adds	r3, r7, #1
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d004      	beq.n	8002ce0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cd6:	1cbb      	adds	r3, r7, #2
 8002cd8:	881a      	ldrh	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002cde:	e003      	b.n	8002ce8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ce0:	1cbb      	adds	r3, r7, #2
 8002ce2:	881a      	ldrh	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ce8:	46c0      	nop			@ (mov r8, r8)
 8002cea:	46bd      	mov	sp, r7
 8002cec:	b002      	add	sp, #8
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e1d0      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2201      	movs	r2, #1
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d100      	bne.n	8002d0e <HAL_RCC_OscConfig+0x1e>
 8002d0c:	e069      	b.n	8002de2 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d0e:	4bc8      	ldr	r3, [pc, #800]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2238      	movs	r2, #56	@ 0x38
 8002d14:	4013      	ands	r3, r2
 8002d16:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d105      	bne.n	8002d2a <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d15d      	bne.n	8002de2 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e1bc      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	2380      	movs	r3, #128	@ 0x80
 8002d30:	025b      	lsls	r3, r3, #9
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d107      	bne.n	8002d46 <HAL_RCC_OscConfig+0x56>
 8002d36:	4bbe      	ldr	r3, [pc, #760]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	4bbd      	ldr	r3, [pc, #756]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d3c:	2180      	movs	r1, #128	@ 0x80
 8002d3e:	0249      	lsls	r1, r1, #9
 8002d40:	430a      	orrs	r2, r1
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	e020      	b.n	8002d88 <HAL_RCC_OscConfig+0x98>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685a      	ldr	r2, [r3, #4]
 8002d4a:	23a0      	movs	r3, #160	@ 0xa0
 8002d4c:	02db      	lsls	r3, r3, #11
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d10e      	bne.n	8002d70 <HAL_RCC_OscConfig+0x80>
 8002d52:	4bb7      	ldr	r3, [pc, #732]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	4bb6      	ldr	r3, [pc, #728]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d58:	2180      	movs	r1, #128	@ 0x80
 8002d5a:	02c9      	lsls	r1, r1, #11
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	4bb3      	ldr	r3, [pc, #716]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	4bb2      	ldr	r3, [pc, #712]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d66:	2180      	movs	r1, #128	@ 0x80
 8002d68:	0249      	lsls	r1, r1, #9
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	e00b      	b.n	8002d88 <HAL_RCC_OscConfig+0x98>
 8002d70:	4baf      	ldr	r3, [pc, #700]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	4bae      	ldr	r3, [pc, #696]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d76:	49af      	ldr	r1, [pc, #700]	@ (8003034 <HAL_RCC_OscConfig+0x344>)
 8002d78:	400a      	ands	r2, r1
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	4bac      	ldr	r3, [pc, #688]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	4bab      	ldr	r3, [pc, #684]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002d82:	49ad      	ldr	r1, [pc, #692]	@ (8003038 <HAL_RCC_OscConfig+0x348>)
 8002d84:	400a      	ands	r2, r1
 8002d86:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d014      	beq.n	8002dba <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d90:	f7ff f89e 	bl	8001ed0 <HAL_GetTick>
 8002d94:	0003      	movs	r3, r0
 8002d96:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002d9a:	f7ff f899 	bl	8001ed0 <HAL_GetTick>
 8002d9e:	0002      	movs	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b64      	cmp	r3, #100	@ 0x64
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e17b      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dac:	4ba0      	ldr	r3, [pc, #640]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	2380      	movs	r3, #128	@ 0x80
 8002db2:	029b      	lsls	r3, r3, #10
 8002db4:	4013      	ands	r3, r2
 8002db6:	d0f0      	beq.n	8002d9a <HAL_RCC_OscConfig+0xaa>
 8002db8:	e013      	b.n	8002de2 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dba:	f7ff f889 	bl	8001ed0 <HAL_GetTick>
 8002dbe:	0003      	movs	r3, r0
 8002dc0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002dc4:	f7ff f884 	bl	8001ed0 <HAL_GetTick>
 8002dc8:	0002      	movs	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b64      	cmp	r3, #100	@ 0x64
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e166      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dd6:	4b96      	ldr	r3, [pc, #600]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	2380      	movs	r3, #128	@ 0x80
 8002ddc:	029b      	lsls	r3, r3, #10
 8002dde:	4013      	ands	r3, r2
 8002de0:	d1f0      	bne.n	8002dc4 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2202      	movs	r2, #2
 8002de8:	4013      	ands	r3, r2
 8002dea:	d100      	bne.n	8002dee <HAL_RCC_OscConfig+0xfe>
 8002dec:	e086      	b.n	8002efc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dee:	4b90      	ldr	r3, [pc, #576]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	2238      	movs	r2, #56	@ 0x38
 8002df4:	4013      	ands	r3, r2
 8002df6:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d12f      	bne.n	8002e5e <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e14c      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e0a:	4b89      	ldr	r3, [pc, #548]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	4a8b      	ldr	r2, [pc, #556]	@ (800303c <HAL_RCC_OscConfig+0x34c>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	021a      	lsls	r2, r3, #8
 8002e1a:	4b85      	ldr	r3, [pc, #532]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d112      	bne.n	8002e4c <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e26:	4b82      	ldr	r3, [pc, #520]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a85      	ldr	r2, [pc, #532]	@ (8003040 <HAL_RCC_OscConfig+0x350>)
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	0019      	movs	r1, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	691a      	ldr	r2, [r3, #16]
 8002e34:	4b7e      	ldr	r3, [pc, #504]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e36:	430a      	orrs	r2, r1
 8002e38:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002e3a:	4b7d      	ldr	r3, [pc, #500]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	0adb      	lsrs	r3, r3, #11
 8002e40:	2207      	movs	r2, #7
 8002e42:	4013      	ands	r3, r2
 8002e44:	4a7f      	ldr	r2, [pc, #508]	@ (8003044 <HAL_RCC_OscConfig+0x354>)
 8002e46:	40da      	lsrs	r2, r3
 8002e48:	4b7f      	ldr	r3, [pc, #508]	@ (8003048 <HAL_RCC_OscConfig+0x358>)
 8002e4a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e4c:	4b7f      	ldr	r3, [pc, #508]	@ (800304c <HAL_RCC_OscConfig+0x35c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	0018      	movs	r0, r3
 8002e52:	f7fe ffe1 	bl	8001e18 <HAL_InitTick>
 8002e56:	1e03      	subs	r3, r0, #0
 8002e58:	d050      	beq.n	8002efc <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e122      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d030      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e66:	4b72      	ldr	r3, [pc, #456]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a75      	ldr	r2, [pc, #468]	@ (8003040 <HAL_RCC_OscConfig+0x350>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	0019      	movs	r1, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	4b6e      	ldr	r3, [pc, #440]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e76:	430a      	orrs	r2, r1
 8002e78:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002e7a:	4b6d      	ldr	r3, [pc, #436]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	4b6c      	ldr	r3, [pc, #432]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e80:	2180      	movs	r1, #128	@ 0x80
 8002e82:	0049      	lsls	r1, r1, #1
 8002e84:	430a      	orrs	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e88:	f7ff f822 	bl	8001ed0 <HAL_GetTick>
 8002e8c:	0003      	movs	r3, r0
 8002e8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002e92:	f7ff f81d 	bl	8001ed0 <HAL_GetTick>
 8002e96:	0002      	movs	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e0ff      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ea4:	4b62      	ldr	r3, [pc, #392]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	2380      	movs	r3, #128	@ 0x80
 8002eaa:	00db      	lsls	r3, r3, #3
 8002eac:	4013      	ands	r3, r2
 8002eae:	d0f0      	beq.n	8002e92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb0:	4b5f      	ldr	r3, [pc, #380]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	4a61      	ldr	r2, [pc, #388]	@ (800303c <HAL_RCC_OscConfig+0x34c>)
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	0019      	movs	r1, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	021a      	lsls	r2, r3, #8
 8002ec0:	4b5b      	ldr	r3, [pc, #364]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	e019      	b.n	8002efc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002ec8:	4b59      	ldr	r3, [pc, #356]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b58      	ldr	r3, [pc, #352]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002ece:	4960      	ldr	r1, [pc, #384]	@ (8003050 <HAL_RCC_OscConfig+0x360>)
 8002ed0:	400a      	ands	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed4:	f7fe fffc 	bl	8001ed0 <HAL_GetTick>
 8002ed8:	0003      	movs	r3, r0
 8002eda:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002ede:	f7fe fff7 	bl	8001ed0 <HAL_GetTick>
 8002ee2:	0002      	movs	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e0d9      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ef0:	4b4f      	ldr	r3, [pc, #316]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	2380      	movs	r3, #128	@ 0x80
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d1f0      	bne.n	8002ede <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2208      	movs	r2, #8
 8002f02:	4013      	ands	r3, r2
 8002f04:	d042      	beq.n	8002f8c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002f06:	4b4a      	ldr	r3, [pc, #296]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	2238      	movs	r2, #56	@ 0x38
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	2b18      	cmp	r3, #24
 8002f10:	d105      	bne.n	8002f1e <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d138      	bne.n	8002f8c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e0c2      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d019      	beq.n	8002f5a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002f26:	4b42      	ldr	r3, [pc, #264]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002f28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f2a:	4b41      	ldr	r3, [pc, #260]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f32:	f7fe ffcd 	bl	8001ed0 <HAL_GetTick>
 8002f36:	0003      	movs	r3, r0
 8002f38:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002f3a:	e008      	b.n	8002f4e <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002f3c:	f7fe ffc8 	bl	8001ed0 <HAL_GetTick>
 8002f40:	0002      	movs	r2, r0
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e0aa      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002f4e:	4b38      	ldr	r3, [pc, #224]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f52:	2202      	movs	r2, #2
 8002f54:	4013      	ands	r3, r2
 8002f56:	d0f1      	beq.n	8002f3c <HAL_RCC_OscConfig+0x24c>
 8002f58:	e018      	b.n	8002f8c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002f5a:	4b35      	ldr	r3, [pc, #212]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002f5c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f5e:	4b34      	ldr	r3, [pc, #208]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002f60:	2101      	movs	r1, #1
 8002f62:	438a      	bics	r2, r1
 8002f64:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f66:	f7fe ffb3 	bl	8001ed0 <HAL_GetTick>
 8002f6a:	0003      	movs	r3, r0
 8002f6c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002f6e:	e008      	b.n	8002f82 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002f70:	f7fe ffae 	bl	8001ed0 <HAL_GetTick>
 8002f74:	0002      	movs	r2, r0
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e090      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002f82:	4b2b      	ldr	r3, [pc, #172]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f86:	2202      	movs	r2, #2
 8002f88:	4013      	ands	r3, r2
 8002f8a:	d1f1      	bne.n	8002f70 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2204      	movs	r2, #4
 8002f92:	4013      	ands	r3, r2
 8002f94:	d100      	bne.n	8002f98 <HAL_RCC_OscConfig+0x2a8>
 8002f96:	e084      	b.n	80030a2 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f98:	230f      	movs	r3, #15
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002fa0:	4b23      	ldr	r3, [pc, #140]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2238      	movs	r2, #56	@ 0x38
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	2b20      	cmp	r3, #32
 8002faa:	d106      	bne.n	8002fba <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d000      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x2c6>
 8002fb4:	e075      	b.n	80030a2 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e074      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d106      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x2e0>
 8002fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002fc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002fc8:	2101      	movs	r1, #1
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fce:	e01c      	b.n	800300a <HAL_RCC_OscConfig+0x31a>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b05      	cmp	r3, #5
 8002fd6:	d10c      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x302>
 8002fd8:	4b15      	ldr	r3, [pc, #84]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002fda:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fdc:	4b14      	ldr	r3, [pc, #80]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002fde:	2104      	movs	r1, #4
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fe4:	4b12      	ldr	r3, [pc, #72]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002fe6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fe8:	4b11      	ldr	r3, [pc, #68]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002fea:	2101      	movs	r1, #1
 8002fec:	430a      	orrs	r2, r1
 8002fee:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ff0:	e00b      	b.n	800300a <HAL_RCC_OscConfig+0x31a>
 8002ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002ff4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	438a      	bics	r2, r1
 8002ffc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8003000:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003002:	4b0b      	ldr	r3, [pc, #44]	@ (8003030 <HAL_RCC_OscConfig+0x340>)
 8003004:	2104      	movs	r1, #4
 8003006:	438a      	bics	r2, r1
 8003008:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d028      	beq.n	8003064 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003012:	f7fe ff5d 	bl	8001ed0 <HAL_GetTick>
 8003016:	0003      	movs	r3, r0
 8003018:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800301a:	e01d      	b.n	8003058 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800301c:	f7fe ff58 	bl	8001ed0 <HAL_GetTick>
 8003020:	0002      	movs	r2, r0
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	4a0b      	ldr	r2, [pc, #44]	@ (8003054 <HAL_RCC_OscConfig+0x364>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d915      	bls.n	8003058 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e039      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
 8003030:	40021000 	.word	0x40021000
 8003034:	fffeffff 	.word	0xfffeffff
 8003038:	fffbffff 	.word	0xfffbffff
 800303c:	ffff80ff 	.word	0xffff80ff
 8003040:	ffffc7ff 	.word	0xffffc7ff
 8003044:	02dc6c00 	.word	0x02dc6c00
 8003048:	2000000c 	.word	0x2000000c
 800304c:	20000010 	.word	0x20000010
 8003050:	fffffeff 	.word	0xfffffeff
 8003054:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003058:	4b14      	ldr	r3, [pc, #80]	@ (80030ac <HAL_RCC_OscConfig+0x3bc>)
 800305a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800305c:	2202      	movs	r2, #2
 800305e:	4013      	ands	r3, r2
 8003060:	d0dc      	beq.n	800301c <HAL_RCC_OscConfig+0x32c>
 8003062:	e013      	b.n	800308c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003064:	f7fe ff34 	bl	8001ed0 <HAL_GetTick>
 8003068:	0003      	movs	r3, r0
 800306a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800306c:	e009      	b.n	8003082 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306e:	f7fe ff2f 	bl	8001ed0 <HAL_GetTick>
 8003072:	0002      	movs	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	4a0d      	ldr	r2, [pc, #52]	@ (80030b0 <HAL_RCC_OscConfig+0x3c0>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e010      	b.n	80030a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003082:	4b0a      	ldr	r3, [pc, #40]	@ (80030ac <HAL_RCC_OscConfig+0x3bc>)
 8003084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003086:	2202      	movs	r2, #2
 8003088:	4013      	ands	r3, r2
 800308a:	d1f0      	bne.n	800306e <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800308c:	230f      	movs	r3, #15
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d105      	bne.n	80030a2 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003096:	4b05      	ldr	r3, [pc, #20]	@ (80030ac <HAL_RCC_OscConfig+0x3bc>)
 8003098:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800309a:	4b04      	ldr	r3, [pc, #16]	@ (80030ac <HAL_RCC_OscConfig+0x3bc>)
 800309c:	4905      	ldr	r1, [pc, #20]	@ (80030b4 <HAL_RCC_OscConfig+0x3c4>)
 800309e:	400a      	ands	r2, r1
 80030a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b006      	add	sp, #24
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40021000 	.word	0x40021000
 80030b0:	00001388 	.word	0x00001388
 80030b4:	efffffff 	.word	0xefffffff

080030b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0df      	b.n	800328c <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030cc:	4b71      	ldr	r3, [pc, #452]	@ (8003294 <HAL_RCC_ClockConfig+0x1dc>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2207      	movs	r2, #7
 80030d2:	4013      	ands	r3, r2
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d91e      	bls.n	8003118 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030da:	4b6e      	ldr	r3, [pc, #440]	@ (8003294 <HAL_RCC_ClockConfig+0x1dc>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2207      	movs	r2, #7
 80030e0:	4393      	bics	r3, r2
 80030e2:	0019      	movs	r1, r3
 80030e4:	4b6b      	ldr	r3, [pc, #428]	@ (8003294 <HAL_RCC_ClockConfig+0x1dc>)
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80030ec:	f7fe fef0 	bl	8001ed0 <HAL_GetTick>
 80030f0:	0003      	movs	r3, r0
 80030f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80030f4:	e009      	b.n	800310a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80030f6:	f7fe feeb 	bl	8001ed0 <HAL_GetTick>
 80030fa:	0002      	movs	r2, r0
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	4a65      	ldr	r2, [pc, #404]	@ (8003298 <HAL_RCC_ClockConfig+0x1e0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d901      	bls.n	800310a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e0c0      	b.n	800328c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800310a:	4b62      	ldr	r3, [pc, #392]	@ (8003294 <HAL_RCC_ClockConfig+0x1dc>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2207      	movs	r2, #7
 8003110:	4013      	ands	r3, r2
 8003112:	683a      	ldr	r2, [r7, #0]
 8003114:	429a      	cmp	r2, r3
 8003116:	d1ee      	bne.n	80030f6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2202      	movs	r2, #2
 800311e:	4013      	ands	r3, r2
 8003120:	d017      	beq.n	8003152 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2204      	movs	r2, #4
 8003128:	4013      	ands	r3, r2
 800312a:	d008      	beq.n	800313e <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800312c:	4b5b      	ldr	r3, [pc, #364]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	4a5b      	ldr	r2, [pc, #364]	@ (80032a0 <HAL_RCC_ClockConfig+0x1e8>)
 8003132:	401a      	ands	r2, r3
 8003134:	4b59      	ldr	r3, [pc, #356]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 8003136:	21b0      	movs	r1, #176	@ 0xb0
 8003138:	0109      	lsls	r1, r1, #4
 800313a:	430a      	orrs	r2, r1
 800313c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800313e:	4b57      	ldr	r3, [pc, #348]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	4a58      	ldr	r2, [pc, #352]	@ (80032a4 <HAL_RCC_ClockConfig+0x1ec>)
 8003144:	4013      	ands	r3, r2
 8003146:	0019      	movs	r1, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	4b53      	ldr	r3, [pc, #332]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 800314e:	430a      	orrs	r2, r1
 8003150:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2201      	movs	r2, #1
 8003158:	4013      	ands	r3, r2
 800315a:	d04b      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d107      	bne.n	8003174 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003164:	4b4d      	ldr	r3, [pc, #308]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	2380      	movs	r3, #128	@ 0x80
 800316a:	029b      	lsls	r3, r3, #10
 800316c:	4013      	ands	r3, r2
 800316e:	d11f      	bne.n	80031b0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e08b      	b.n	800328c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d107      	bne.n	800318c <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800317c:	4b47      	ldr	r3, [pc, #284]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	2380      	movs	r3, #128	@ 0x80
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4013      	ands	r3, r2
 8003186:	d113      	bne.n	80031b0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e07f      	b.n	800328c <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	2b03      	cmp	r3, #3
 8003192:	d106      	bne.n	80031a2 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003194:	4b41      	ldr	r3, [pc, #260]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 8003196:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003198:	2202      	movs	r2, #2
 800319a:	4013      	ands	r3, r2
 800319c:	d108      	bne.n	80031b0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e074      	b.n	800328c <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80031a2:	4b3e      	ldr	r3, [pc, #248]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 80031a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a6:	2202      	movs	r2, #2
 80031a8:	4013      	ands	r3, r2
 80031aa:	d101      	bne.n	80031b0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e06d      	b.n	800328c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031b0:	4b3a      	ldr	r3, [pc, #232]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	2207      	movs	r2, #7
 80031b6:	4393      	bics	r3, r2
 80031b8:	0019      	movs	r1, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	4b37      	ldr	r3, [pc, #220]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 80031c0:	430a      	orrs	r2, r1
 80031c2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031c4:	f7fe fe84 	bl	8001ed0 <HAL_GetTick>
 80031c8:	0003      	movs	r3, r0
 80031ca:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031cc:	e009      	b.n	80031e2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80031ce:	f7fe fe7f 	bl	8001ed0 <HAL_GetTick>
 80031d2:	0002      	movs	r2, r0
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	4a2f      	ldr	r2, [pc, #188]	@ (8003298 <HAL_RCC_ClockConfig+0x1e0>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e054      	b.n	800328c <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031e2:	4b2e      	ldr	r3, [pc, #184]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	2238      	movs	r2, #56	@ 0x38
 80031e8:	401a      	ands	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d1ec      	bne.n	80031ce <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031f4:	4b27      	ldr	r3, [pc, #156]	@ (8003294 <HAL_RCC_ClockConfig+0x1dc>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2207      	movs	r2, #7
 80031fa:	4013      	ands	r3, r2
 80031fc:	683a      	ldr	r2, [r7, #0]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d21e      	bcs.n	8003240 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003202:	4b24      	ldr	r3, [pc, #144]	@ (8003294 <HAL_RCC_ClockConfig+0x1dc>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2207      	movs	r2, #7
 8003208:	4393      	bics	r3, r2
 800320a:	0019      	movs	r1, r3
 800320c:	4b21      	ldr	r3, [pc, #132]	@ (8003294 <HAL_RCC_ClockConfig+0x1dc>)
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	430a      	orrs	r2, r1
 8003212:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003214:	f7fe fe5c 	bl	8001ed0 <HAL_GetTick>
 8003218:	0003      	movs	r3, r0
 800321a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800321c:	e009      	b.n	8003232 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800321e:	f7fe fe57 	bl	8001ed0 <HAL_GetTick>
 8003222:	0002      	movs	r2, r0
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	4a1b      	ldr	r2, [pc, #108]	@ (8003298 <HAL_RCC_ClockConfig+0x1e0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e02c      	b.n	800328c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003232:	4b18      	ldr	r3, [pc, #96]	@ (8003294 <HAL_RCC_ClockConfig+0x1dc>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2207      	movs	r2, #7
 8003238:	4013      	ands	r3, r2
 800323a:	683a      	ldr	r2, [r7, #0]
 800323c:	429a      	cmp	r2, r3
 800323e:	d1ee      	bne.n	800321e <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2204      	movs	r2, #4
 8003246:	4013      	ands	r3, r2
 8003248:	d009      	beq.n	800325e <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800324a:	4b14      	ldr	r3, [pc, #80]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4a16      	ldr	r2, [pc, #88]	@ (80032a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003250:	4013      	ands	r3, r2
 8003252:	0019      	movs	r1, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	4b10      	ldr	r3, [pc, #64]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 800325a:	430a      	orrs	r2, r1
 800325c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800325e:	f000 f82b 	bl	80032b8 <HAL_RCC_GetSysClockFreq>
 8003262:	0001      	movs	r1, r0
 8003264:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <HAL_RCC_ClockConfig+0x1e4>)
 8003266:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003268:	0a1b      	lsrs	r3, r3, #8
 800326a:	220f      	movs	r2, #15
 800326c:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800326e:	4b0f      	ldr	r3, [pc, #60]	@ (80032ac <HAL_RCC_ClockConfig+0x1f4>)
 8003270:	0092      	lsls	r2, r2, #2
 8003272:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003274:	221f      	movs	r2, #31
 8003276:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003278:	000a      	movs	r2, r1
 800327a:	40da      	lsrs	r2, r3
 800327c:	4b0c      	ldr	r3, [pc, #48]	@ (80032b0 <HAL_RCC_ClockConfig+0x1f8>)
 800327e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003280:	4b0c      	ldr	r3, [pc, #48]	@ (80032b4 <HAL_RCC_ClockConfig+0x1fc>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	0018      	movs	r0, r3
 8003286:	f7fe fdc7 	bl	8001e18 <HAL_InitTick>
 800328a:	0003      	movs	r3, r0
}
 800328c:	0018      	movs	r0, r3
 800328e:	46bd      	mov	sp, r7
 8003290:	b004      	add	sp, #16
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40022000 	.word	0x40022000
 8003298:	00001388 	.word	0x00001388
 800329c:	40021000 	.word	0x40021000
 80032a0:	ffff84ff 	.word	0xffff84ff
 80032a4:	fffff0ff 	.word	0xfffff0ff
 80032a8:	ffff8fff 	.word	0xffff8fff
 80032ac:	08005c80 	.word	0x08005c80
 80032b0:	2000000c 	.word	0x2000000c
 80032b4:	20000010 	.word	0x20000010

080032b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80032be:	4b1c      	ldr	r3, [pc, #112]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x78>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2238      	movs	r2, #56	@ 0x38
 80032c4:	4013      	ands	r3, r2
 80032c6:	d10f      	bne.n	80032e8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80032c8:	4b19      	ldr	r3, [pc, #100]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x78>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	0adb      	lsrs	r3, r3, #11
 80032ce:	2207      	movs	r2, #7
 80032d0:	4013      	ands	r3, r2
 80032d2:	2201      	movs	r2, #1
 80032d4:	409a      	lsls	r2, r3
 80032d6:	0013      	movs	r3, r2
 80032d8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80032da:	6839      	ldr	r1, [r7, #0]
 80032dc:	4815      	ldr	r0, [pc, #84]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x7c>)
 80032de:	f7fc ff25 	bl	800012c <__udivsi3>
 80032e2:	0003      	movs	r3, r0
 80032e4:	607b      	str	r3, [r7, #4]
 80032e6:	e01e      	b.n	8003326 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80032e8:	4b11      	ldr	r3, [pc, #68]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x78>)
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	2238      	movs	r2, #56	@ 0x38
 80032ee:	4013      	ands	r3, r2
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d102      	bne.n	80032fa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032f4:	4b10      	ldr	r3, [pc, #64]	@ (8003338 <HAL_RCC_GetSysClockFreq+0x80>)
 80032f6:	607b      	str	r3, [r7, #4]
 80032f8:	e015      	b.n	8003326 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80032fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x78>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	2238      	movs	r2, #56	@ 0x38
 8003300:	4013      	ands	r3, r2
 8003302:	2b20      	cmp	r3, #32
 8003304:	d103      	bne.n	800330e <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003306:	2380      	movs	r3, #128	@ 0x80
 8003308:	021b      	lsls	r3, r3, #8
 800330a:	607b      	str	r3, [r7, #4]
 800330c:	e00b      	b.n	8003326 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800330e:	4b08      	ldr	r3, [pc, #32]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x78>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2238      	movs	r2, #56	@ 0x38
 8003314:	4013      	ands	r3, r2
 8003316:	2b18      	cmp	r3, #24
 8003318:	d103      	bne.n	8003322 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800331a:	23fa      	movs	r3, #250	@ 0xfa
 800331c:	01db      	lsls	r3, r3, #7
 800331e:	607b      	str	r3, [r7, #4]
 8003320:	e001      	b.n	8003326 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8003322:	2300      	movs	r3, #0
 8003324:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8003326:	687b      	ldr	r3, [r7, #4]
}
 8003328:	0018      	movs	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	b002      	add	sp, #8
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40021000 	.word	0x40021000
 8003334:	02dc6c00 	.word	0x02dc6c00
 8003338:	007a1200 	.word	0x007a1200

0800333c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003340:	f7ff ffba 	bl	80032b8 <HAL_RCC_GetSysClockFreq>
 8003344:	0001      	movs	r1, r0
 8003346:	4b09      	ldr	r3, [pc, #36]	@ (800336c <HAL_RCC_GetHCLKFreq+0x30>)
 8003348:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800334a:	0a1b      	lsrs	r3, r3, #8
 800334c:	220f      	movs	r2, #15
 800334e:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003350:	4b07      	ldr	r3, [pc, #28]	@ (8003370 <HAL_RCC_GetHCLKFreq+0x34>)
 8003352:	0092      	lsls	r2, r2, #2
 8003354:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003356:	221f      	movs	r2, #31
 8003358:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800335a:	000a      	movs	r2, r1
 800335c:	40da      	lsrs	r2, r3
 800335e:	4b05      	ldr	r3, [pc, #20]	@ (8003374 <HAL_RCC_GetHCLKFreq+0x38>)
 8003360:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8003362:	4b04      	ldr	r3, [pc, #16]	@ (8003374 <HAL_RCC_GetHCLKFreq+0x38>)
 8003364:	681b      	ldr	r3, [r3, #0]
}
 8003366:	0018      	movs	r0, r3
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40021000 	.word	0x40021000
 8003370:	08005c80 	.word	0x08005c80
 8003374:	2000000c 	.word	0x2000000c

08003378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 800337c:	f7ff ffde 	bl	800333c <HAL_RCC_GetHCLKFreq>
 8003380:	0001      	movs	r1, r0
 8003382:	4b07      	ldr	r3, [pc, #28]	@ (80033a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	0b1b      	lsrs	r3, r3, #12
 8003388:	2207      	movs	r2, #7
 800338a:	401a      	ands	r2, r3
 800338c:	4b05      	ldr	r3, [pc, #20]	@ (80033a4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800338e:	0092      	lsls	r2, r2, #2
 8003390:	58d3      	ldr	r3, [r2, r3]
 8003392:	221f      	movs	r2, #31
 8003394:	4013      	ands	r3, r2
 8003396:	40d9      	lsrs	r1, r3
 8003398:	000b      	movs	r3, r1
}
 800339a:	0018      	movs	r0, r3
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000
 80033a4:	08005cc0 	.word	0x08005cc0

080033a8 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80033b0:	2313      	movs	r3, #19
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	2200      	movs	r2, #0
 80033b6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033b8:	2312      	movs	r3, #18
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2240      	movs	r2, #64	@ 0x40
 80033c6:	4013      	ands	r3, r2
 80033c8:	d100      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x24>
 80033ca:	e079      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033cc:	2011      	movs	r0, #17
 80033ce:	183b      	adds	r3, r7, r0
 80033d0:	2200      	movs	r2, #0
 80033d2:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d4:	4b63      	ldr	r3, [pc, #396]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80033d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033d8:	2380      	movs	r3, #128	@ 0x80
 80033da:	055b      	lsls	r3, r3, #21
 80033dc:	4013      	ands	r3, r2
 80033de:	d110      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033e0:	4b60      	ldr	r3, [pc, #384]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80033e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033e4:	4b5f      	ldr	r3, [pc, #380]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80033e6:	2180      	movs	r1, #128	@ 0x80
 80033e8:	0549      	lsls	r1, r1, #21
 80033ea:	430a      	orrs	r2, r1
 80033ec:	63da      	str	r2, [r3, #60]	@ 0x3c
 80033ee:	4b5d      	ldr	r3, [pc, #372]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80033f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033f2:	2380      	movs	r3, #128	@ 0x80
 80033f4:	055b      	lsls	r3, r3, #21
 80033f6:	4013      	ands	r3, r2
 80033f8:	60bb      	str	r3, [r7, #8]
 80033fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033fc:	183b      	adds	r3, r7, r0
 80033fe:	2201      	movs	r2, #1
 8003400:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8003402:	4b58      	ldr	r3, [pc, #352]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003404:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003406:	23c0      	movs	r3, #192	@ 0xc0
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4013      	ands	r3, r2
 800340c:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d019      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	429a      	cmp	r2, r3
 800341c:	d014      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800341e:	4b51      	ldr	r3, [pc, #324]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003422:	4a51      	ldr	r2, [pc, #324]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003424:	4013      	ands	r3, r2
 8003426:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003428:	4b4e      	ldr	r3, [pc, #312]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800342a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800342c:	4b4d      	ldr	r3, [pc, #308]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800342e:	2180      	movs	r1, #128	@ 0x80
 8003430:	0249      	lsls	r1, r1, #9
 8003432:	430a      	orrs	r2, r1
 8003434:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003436:	4b4b      	ldr	r3, [pc, #300]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003438:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800343a:	4b4a      	ldr	r3, [pc, #296]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800343c:	494b      	ldr	r1, [pc, #300]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800343e:	400a      	ands	r2, r1
 8003440:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8003442:	4b48      	ldr	r3, [pc, #288]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2201      	movs	r2, #1
 800344c:	4013      	ands	r3, r2
 800344e:	d016      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003450:	f7fe fd3e 	bl	8001ed0 <HAL_GetTick>
 8003454:	0003      	movs	r3, r0
 8003456:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003458:	e00c      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800345a:	f7fe fd39 	bl	8001ed0 <HAL_GetTick>
 800345e:	0002      	movs	r2, r0
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	4a42      	ldr	r2, [pc, #264]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d904      	bls.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 800346a:	2313      	movs	r3, #19
 800346c:	18fb      	adds	r3, r7, r3
 800346e:	2203      	movs	r2, #3
 8003470:	701a      	strb	r2, [r3, #0]
          break;
 8003472:	e004      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003474:	4b3b      	ldr	r3, [pc, #236]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003478:	2202      	movs	r2, #2
 800347a:	4013      	ands	r3, r2
 800347c:	d0ed      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 800347e:	2313      	movs	r3, #19
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10a      	bne.n	800349e <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003488:	4b36      	ldr	r3, [pc, #216]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800348a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348c:	4a36      	ldr	r2, [pc, #216]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800348e:	4013      	ands	r3, r2
 8003490:	0019      	movs	r1, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699a      	ldr	r2, [r3, #24]
 8003496:	4b33      	ldr	r3, [pc, #204]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003498:	430a      	orrs	r2, r1
 800349a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800349c:	e005      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800349e:	2312      	movs	r3, #18
 80034a0:	18fb      	adds	r3, r7, r3
 80034a2:	2213      	movs	r2, #19
 80034a4:	18ba      	adds	r2, r7, r2
 80034a6:	7812      	ldrb	r2, [r2, #0]
 80034a8:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034aa:	2311      	movs	r3, #17
 80034ac:	18fb      	adds	r3, r7, r3
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d105      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034ba:	492e      	ldr	r1, [pc, #184]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80034bc:	400a      	ands	r2, r1
 80034be:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2201      	movs	r2, #1
 80034c6:	4013      	ands	r3, r2
 80034c8:	d009      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034ca:	4b26      	ldr	r3, [pc, #152]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ce:	2203      	movs	r2, #3
 80034d0:	4393      	bics	r3, r2
 80034d2:	0019      	movs	r1, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	4b22      	ldr	r3, [pc, #136]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034da:	430a      	orrs	r2, r1
 80034dc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2202      	movs	r2, #2
 80034e4:	4013      	ands	r3, r2
 80034e6:	d009      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034e8:	4b1e      	ldr	r3, [pc, #120]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ec:	4a22      	ldr	r2, [pc, #136]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ee:	4013      	ands	r3, r2
 80034f0:	0019      	movs	r1, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034f8:	430a      	orrs	r2, r1
 80034fa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2220      	movs	r2, #32
 8003502:	4013      	ands	r3, r2
 8003504:	d008      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003506:	4b17      	ldr	r3, [pc, #92]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	0899      	lsrs	r1, r3, #2
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	695a      	ldr	r2, [r3, #20]
 8003512:	4b14      	ldr	r3, [pc, #80]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003514:	430a      	orrs	r2, r1
 8003516:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2204      	movs	r2, #4
 800351e:	4013      	ands	r3, r2
 8003520:	d009      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003522:	4b10      	ldr	r3, [pc, #64]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003526:	4a15      	ldr	r2, [pc, #84]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003528:	4013      	ands	r3, r2
 800352a:	0019      	movs	r1, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691a      	ldr	r2, [r3, #16]
 8003530:	4b0c      	ldr	r3, [pc, #48]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003532:	430a      	orrs	r2, r1
 8003534:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2280      	movs	r2, #128	@ 0x80
 800353c:	4013      	ands	r3, r2
 800353e:	d009      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8003540:	4b08      	ldr	r3, [pc, #32]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	22e0      	movs	r2, #224	@ 0xe0
 8003546:	4393      	bics	r3, r2
 8003548:	0019      	movs	r1, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	4b05      	ldr	r3, [pc, #20]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003550:	430a      	orrs	r2, r1
 8003552:	601a      	str	r2, [r3, #0]
  }
  return status;
 8003554:	2312      	movs	r3, #18
 8003556:	18fb      	adds	r3, r7, r3
 8003558:	781b      	ldrb	r3, [r3, #0]
}
 800355a:	0018      	movs	r0, r3
 800355c:	46bd      	mov	sp, r7
 800355e:	b006      	add	sp, #24
 8003560:	bd80      	pop	{r7, pc}
 8003562:	46c0      	nop			@ (mov r8, r8)
 8003564:	40021000 	.word	0x40021000
 8003568:	fffffcff 	.word	0xfffffcff
 800356c:	fffeffff 	.word	0xfffeffff
 8003570:	00001388 	.word	0x00001388
 8003574:	efffffff 	.word	0xefffffff
 8003578:	ffffcfff 	.word	0xffffcfff
 800357c:	ffff3fff 	.word	0xffff3fff

08003580 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e0a8      	b.n	80036e4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	2b00      	cmp	r3, #0
 8003598:	d109      	bne.n	80035ae <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	2382      	movs	r3, #130	@ 0x82
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d009      	beq.n	80035ba <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	61da      	str	r2, [r3, #28]
 80035ac:	e005      	b.n	80035ba <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	225d      	movs	r2, #93	@ 0x5d
 80035c4:	5c9b      	ldrb	r3, [r3, r2]
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d107      	bne.n	80035dc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	225c      	movs	r2, #92	@ 0x5c
 80035d0:	2100      	movs	r1, #0
 80035d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	0018      	movs	r0, r3
 80035d8:	f7fe fa4e 	bl	8001a78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	225d      	movs	r2, #93	@ 0x5d
 80035e0:	2102      	movs	r1, #2
 80035e2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2140      	movs	r1, #64	@ 0x40
 80035f0:	438a      	bics	r2, r1
 80035f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68da      	ldr	r2, [r3, #12]
 80035f8:	23e0      	movs	r3, #224	@ 0xe0
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d902      	bls.n	8003606 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003600:	2300      	movs	r3, #0
 8003602:	60fb      	str	r3, [r7, #12]
 8003604:	e002      	b.n	800360c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003606:	2380      	movs	r3, #128	@ 0x80
 8003608:	015b      	lsls	r3, r3, #5
 800360a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	23f0      	movs	r3, #240	@ 0xf0
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	429a      	cmp	r2, r3
 8003616:	d008      	beq.n	800362a <HAL_SPI_Init+0xaa>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68da      	ldr	r2, [r3, #12]
 800361c:	23e0      	movs	r3, #224	@ 0xe0
 800361e:	00db      	lsls	r3, r3, #3
 8003620:	429a      	cmp	r2, r3
 8003622:	d002      	beq.n	800362a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685a      	ldr	r2, [r3, #4]
 800362e:	2382      	movs	r3, #130	@ 0x82
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	401a      	ands	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6899      	ldr	r1, [r3, #8]
 8003638:	2384      	movs	r3, #132	@ 0x84
 800363a:	021b      	lsls	r3, r3, #8
 800363c:	400b      	ands	r3, r1
 800363e:	431a      	orrs	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	2102      	movs	r1, #2
 8003646:	400b      	ands	r3, r1
 8003648:	431a      	orrs	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	2101      	movs	r1, #1
 8003650:	400b      	ands	r3, r1
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6999      	ldr	r1, [r3, #24]
 8003658:	2380      	movs	r3, #128	@ 0x80
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	400b      	ands	r3, r1
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	69db      	ldr	r3, [r3, #28]
 8003664:	2138      	movs	r1, #56	@ 0x38
 8003666:	400b      	ands	r3, r1
 8003668:	431a      	orrs	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	2180      	movs	r1, #128	@ 0x80
 8003670:	400b      	ands	r3, r1
 8003672:	431a      	orrs	r2, r3
 8003674:	0011      	movs	r1, r2
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800367a:	2380      	movs	r3, #128	@ 0x80
 800367c:	019b      	lsls	r3, r3, #6
 800367e:	401a      	ands	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	430a      	orrs	r2, r1
 8003686:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	0c1b      	lsrs	r3, r3, #16
 800368e:	2204      	movs	r2, #4
 8003690:	401a      	ands	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	2110      	movs	r1, #16
 8003698:	400b      	ands	r3, r1
 800369a:	431a      	orrs	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a0:	2108      	movs	r1, #8
 80036a2:	400b      	ands	r3, r1
 80036a4:	431a      	orrs	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68d9      	ldr	r1, [r3, #12]
 80036aa:	23f0      	movs	r3, #240	@ 0xf0
 80036ac:	011b      	lsls	r3, r3, #4
 80036ae:	400b      	ands	r3, r1
 80036b0:	431a      	orrs	r2, r3
 80036b2:	0011      	movs	r1, r2
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	2380      	movs	r3, #128	@ 0x80
 80036b8:	015b      	lsls	r3, r3, #5
 80036ba:	401a      	ands	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	69da      	ldr	r2, [r3, #28]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4907      	ldr	r1, [pc, #28]	@ (80036ec <HAL_SPI_Init+0x16c>)
 80036d0:	400a      	ands	r2, r1
 80036d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	225d      	movs	r2, #93	@ 0x5d
 80036de:	2101      	movs	r1, #1
 80036e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	0018      	movs	r0, r3
 80036e6:	46bd      	mov	sp, r7
 80036e8:	b004      	add	sp, #16
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	fffff7ff 	.word	0xfffff7ff

080036f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e04a      	b.n	8003798 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	223d      	movs	r2, #61	@ 0x3d
 8003706:	5c9b      	ldrb	r3, [r3, r2]
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d107      	bne.n	800371e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	223c      	movs	r2, #60	@ 0x3c
 8003712:	2100      	movs	r1, #0
 8003714:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	0018      	movs	r0, r3
 800371a:	f7fe fa0d 	bl	8001b38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	223d      	movs	r2, #61	@ 0x3d
 8003722:	2102      	movs	r1, #2
 8003724:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	3304      	adds	r3, #4
 800372e:	0019      	movs	r1, r3
 8003730:	0010      	movs	r0, r2
 8003732:	f000 fb43 	bl	8003dbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2248      	movs	r2, #72	@ 0x48
 800373a:	2101      	movs	r1, #1
 800373c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	223e      	movs	r2, #62	@ 0x3e
 8003742:	2101      	movs	r1, #1
 8003744:	5499      	strb	r1, [r3, r2]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	223f      	movs	r2, #63	@ 0x3f
 800374a:	2101      	movs	r1, #1
 800374c:	5499      	strb	r1, [r3, r2]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2240      	movs	r2, #64	@ 0x40
 8003752:	2101      	movs	r1, #1
 8003754:	5499      	strb	r1, [r3, r2]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2241      	movs	r2, #65	@ 0x41
 800375a:	2101      	movs	r1, #1
 800375c:	5499      	strb	r1, [r3, r2]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2242      	movs	r2, #66	@ 0x42
 8003762:	2101      	movs	r1, #1
 8003764:	5499      	strb	r1, [r3, r2]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2243      	movs	r2, #67	@ 0x43
 800376a:	2101      	movs	r1, #1
 800376c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2244      	movs	r2, #68	@ 0x44
 8003772:	2101      	movs	r1, #1
 8003774:	5499      	strb	r1, [r3, r2]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2245      	movs	r2, #69	@ 0x45
 800377a:	2101      	movs	r1, #1
 800377c:	5499      	strb	r1, [r3, r2]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2246      	movs	r2, #70	@ 0x46
 8003782:	2101      	movs	r1, #1
 8003784:	5499      	strb	r1, [r3, r2]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2247      	movs	r2, #71	@ 0x47
 800378a:	2101      	movs	r1, #1
 800378c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	223d      	movs	r2, #61	@ 0x3d
 8003792:	2101      	movs	r1, #1
 8003794:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	0018      	movs	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	b002      	add	sp, #8
 800379e:	bd80      	pop	{r7, pc}

080037a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e04a      	b.n	8003848 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	223d      	movs	r2, #61	@ 0x3d
 80037b6:	5c9b      	ldrb	r3, [r3, r2]
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d107      	bne.n	80037ce <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	223c      	movs	r2, #60	@ 0x3c
 80037c2:	2100      	movs	r1, #0
 80037c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	0018      	movs	r0, r3
 80037ca:	f000 f841 	bl	8003850 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	223d      	movs	r2, #61	@ 0x3d
 80037d2:	2102      	movs	r1, #2
 80037d4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	3304      	adds	r3, #4
 80037de:	0019      	movs	r1, r3
 80037e0:	0010      	movs	r0, r2
 80037e2:	f000 faeb 	bl	8003dbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2248      	movs	r2, #72	@ 0x48
 80037ea:	2101      	movs	r1, #1
 80037ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	223e      	movs	r2, #62	@ 0x3e
 80037f2:	2101      	movs	r1, #1
 80037f4:	5499      	strb	r1, [r3, r2]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	223f      	movs	r2, #63	@ 0x3f
 80037fa:	2101      	movs	r1, #1
 80037fc:	5499      	strb	r1, [r3, r2]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2240      	movs	r2, #64	@ 0x40
 8003802:	2101      	movs	r1, #1
 8003804:	5499      	strb	r1, [r3, r2]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2241      	movs	r2, #65	@ 0x41
 800380a:	2101      	movs	r1, #1
 800380c:	5499      	strb	r1, [r3, r2]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2242      	movs	r2, #66	@ 0x42
 8003812:	2101      	movs	r1, #1
 8003814:	5499      	strb	r1, [r3, r2]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2243      	movs	r2, #67	@ 0x43
 800381a:	2101      	movs	r1, #1
 800381c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2244      	movs	r2, #68	@ 0x44
 8003822:	2101      	movs	r1, #1
 8003824:	5499      	strb	r1, [r3, r2]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2245      	movs	r2, #69	@ 0x45
 800382a:	2101      	movs	r1, #1
 800382c:	5499      	strb	r1, [r3, r2]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2246      	movs	r2, #70	@ 0x46
 8003832:	2101      	movs	r1, #1
 8003834:	5499      	strb	r1, [r3, r2]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2247      	movs	r2, #71	@ 0x47
 800383a:	2101      	movs	r1, #1
 800383c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	223d      	movs	r2, #61	@ 0x3d
 8003842:	2101      	movs	r1, #1
 8003844:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	0018      	movs	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	b002      	add	sp, #8
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003858:	46c0      	nop			@ (mov r8, r8)
 800385a:	46bd      	mov	sp, r7
 800385c:	b002      	add	sp, #8
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d108      	bne.n	8003882 <HAL_TIM_PWM_Start+0x22>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	223e      	movs	r2, #62	@ 0x3e
 8003874:	5c9b      	ldrb	r3, [r3, r2]
 8003876:	b2db      	uxtb	r3, r3
 8003878:	3b01      	subs	r3, #1
 800387a:	1e5a      	subs	r2, r3, #1
 800387c:	4193      	sbcs	r3, r2
 800387e:	b2db      	uxtb	r3, r3
 8003880:	e037      	b.n	80038f2 <HAL_TIM_PWM_Start+0x92>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	2b04      	cmp	r3, #4
 8003886:	d108      	bne.n	800389a <HAL_TIM_PWM_Start+0x3a>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	223f      	movs	r2, #63	@ 0x3f
 800388c:	5c9b      	ldrb	r3, [r3, r2]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	1e5a      	subs	r2, r3, #1
 8003894:	4193      	sbcs	r3, r2
 8003896:	b2db      	uxtb	r3, r3
 8003898:	e02b      	b.n	80038f2 <HAL_TIM_PWM_Start+0x92>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	2b08      	cmp	r3, #8
 800389e:	d108      	bne.n	80038b2 <HAL_TIM_PWM_Start+0x52>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2240      	movs	r2, #64	@ 0x40
 80038a4:	5c9b      	ldrb	r3, [r3, r2]
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	3b01      	subs	r3, #1
 80038aa:	1e5a      	subs	r2, r3, #1
 80038ac:	4193      	sbcs	r3, r2
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	e01f      	b.n	80038f2 <HAL_TIM_PWM_Start+0x92>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	2b0c      	cmp	r3, #12
 80038b6:	d108      	bne.n	80038ca <HAL_TIM_PWM_Start+0x6a>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2241      	movs	r2, #65	@ 0x41
 80038bc:	5c9b      	ldrb	r3, [r3, r2]
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	1e5a      	subs	r2, r3, #1
 80038c4:	4193      	sbcs	r3, r2
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	e013      	b.n	80038f2 <HAL_TIM_PWM_Start+0x92>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b10      	cmp	r3, #16
 80038ce:	d108      	bne.n	80038e2 <HAL_TIM_PWM_Start+0x82>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2242      	movs	r2, #66	@ 0x42
 80038d4:	5c9b      	ldrb	r3, [r3, r2]
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	3b01      	subs	r3, #1
 80038da:	1e5a      	subs	r2, r3, #1
 80038dc:	4193      	sbcs	r3, r2
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	e007      	b.n	80038f2 <HAL_TIM_PWM_Start+0x92>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2243      	movs	r2, #67	@ 0x43
 80038e6:	5c9b      	ldrb	r3, [r3, r2]
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	3b01      	subs	r3, #1
 80038ec:	1e5a      	subs	r2, r3, #1
 80038ee:	4193      	sbcs	r3, r2
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e07b      	b.n	80039f2 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d104      	bne.n	800390a <HAL_TIM_PWM_Start+0xaa>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	223e      	movs	r2, #62	@ 0x3e
 8003904:	2102      	movs	r1, #2
 8003906:	5499      	strb	r1, [r3, r2]
 8003908:	e023      	b.n	8003952 <HAL_TIM_PWM_Start+0xf2>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	2b04      	cmp	r3, #4
 800390e:	d104      	bne.n	800391a <HAL_TIM_PWM_Start+0xba>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	223f      	movs	r2, #63	@ 0x3f
 8003914:	2102      	movs	r1, #2
 8003916:	5499      	strb	r1, [r3, r2]
 8003918:	e01b      	b.n	8003952 <HAL_TIM_PWM_Start+0xf2>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	2b08      	cmp	r3, #8
 800391e:	d104      	bne.n	800392a <HAL_TIM_PWM_Start+0xca>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2240      	movs	r2, #64	@ 0x40
 8003924:	2102      	movs	r1, #2
 8003926:	5499      	strb	r1, [r3, r2]
 8003928:	e013      	b.n	8003952 <HAL_TIM_PWM_Start+0xf2>
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	2b0c      	cmp	r3, #12
 800392e:	d104      	bne.n	800393a <HAL_TIM_PWM_Start+0xda>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2241      	movs	r2, #65	@ 0x41
 8003934:	2102      	movs	r1, #2
 8003936:	5499      	strb	r1, [r3, r2]
 8003938:	e00b      	b.n	8003952 <HAL_TIM_PWM_Start+0xf2>
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	2b10      	cmp	r3, #16
 800393e:	d104      	bne.n	800394a <HAL_TIM_PWM_Start+0xea>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2242      	movs	r2, #66	@ 0x42
 8003944:	2102      	movs	r1, #2
 8003946:	5499      	strb	r1, [r3, r2]
 8003948:	e003      	b.n	8003952 <HAL_TIM_PWM_Start+0xf2>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2243      	movs	r2, #67	@ 0x43
 800394e:	2102      	movs	r1, #2
 8003950:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	6839      	ldr	r1, [r7, #0]
 8003958:	2201      	movs	r2, #1
 800395a:	0018      	movs	r0, r3
 800395c:	f000 fdd8 	bl	8004510 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a25      	ldr	r2, [pc, #148]	@ (80039fc <HAL_TIM_PWM_Start+0x19c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d009      	beq.n	800397e <HAL_TIM_PWM_Start+0x11e>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a24      	ldr	r2, [pc, #144]	@ (8003a00 <HAL_TIM_PWM_Start+0x1a0>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d004      	beq.n	800397e <HAL_TIM_PWM_Start+0x11e>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a22      	ldr	r2, [pc, #136]	@ (8003a04 <HAL_TIM_PWM_Start+0x1a4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d101      	bne.n	8003982 <HAL_TIM_PWM_Start+0x122>
 800397e:	2301      	movs	r3, #1
 8003980:	e000      	b.n	8003984 <HAL_TIM_PWM_Start+0x124>
 8003982:	2300      	movs	r3, #0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d008      	beq.n	800399a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2180      	movs	r1, #128	@ 0x80
 8003994:	0209      	lsls	r1, r1, #8
 8003996:	430a      	orrs	r2, r1
 8003998:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a17      	ldr	r2, [pc, #92]	@ (80039fc <HAL_TIM_PWM_Start+0x19c>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d004      	beq.n	80039ae <HAL_TIM_PWM_Start+0x14e>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a17      	ldr	r2, [pc, #92]	@ (8003a08 <HAL_TIM_PWM_Start+0x1a8>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d116      	bne.n	80039dc <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	4a15      	ldr	r2, [pc, #84]	@ (8003a0c <HAL_TIM_PWM_Start+0x1ac>)
 80039b6:	4013      	ands	r3, r2
 80039b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2b06      	cmp	r3, #6
 80039be:	d016      	beq.n	80039ee <HAL_TIM_PWM_Start+0x18e>
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	2380      	movs	r3, #128	@ 0x80
 80039c4:	025b      	lsls	r3, r3, #9
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d011      	beq.n	80039ee <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2101      	movs	r1, #1
 80039d6:	430a      	orrs	r2, r1
 80039d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039da:	e008      	b.n	80039ee <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2101      	movs	r1, #1
 80039e8:	430a      	orrs	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	e000      	b.n	80039f0 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ee:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	0018      	movs	r0, r3
 80039f4:	46bd      	mov	sp, r7
 80039f6:	b004      	add	sp, #16
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	46c0      	nop			@ (mov r8, r8)
 80039fc:	40012c00 	.word	0x40012c00
 8003a00:	40014400 	.word	0x40014400
 8003a04:	40014800 	.word	0x40014800
 8003a08:	40000400 	.word	0x40000400
 8003a0c:	00010007 	.word	0x00010007

08003a10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a1c:	2317      	movs	r3, #23
 8003a1e:	18fb      	adds	r3, r7, r3
 8003a20:	2200      	movs	r2, #0
 8003a22:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	223c      	movs	r2, #60	@ 0x3c
 8003a28:	5c9b      	ldrb	r3, [r3, r2]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d101      	bne.n	8003a32 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003a2e:	2302      	movs	r3, #2
 8003a30:	e0e5      	b.n	8003bfe <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	223c      	movs	r2, #60	@ 0x3c
 8003a36:	2101      	movs	r1, #1
 8003a38:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b14      	cmp	r3, #20
 8003a3e:	d900      	bls.n	8003a42 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003a40:	e0d1      	b.n	8003be6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	009a      	lsls	r2, r3, #2
 8003a46:	4b70      	ldr	r3, [pc, #448]	@ (8003c08 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003a48:	18d3      	adds	r3, r2, r3
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	0011      	movs	r1, r2
 8003a56:	0018      	movs	r0, r3
 8003a58:	f000 fa22 	bl	8003ea0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	699a      	ldr	r2, [r3, #24]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2108      	movs	r1, #8
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	699a      	ldr	r2, [r3, #24]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2104      	movs	r1, #4
 8003a78:	438a      	bics	r2, r1
 8003a7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6999      	ldr	r1, [r3, #24]
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	691a      	ldr	r2, [r3, #16]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	619a      	str	r2, [r3, #24]
      break;
 8003a8e:	e0af      	b.n	8003bf0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	0011      	movs	r1, r2
 8003a98:	0018      	movs	r0, r3
 8003a9a:	f000 fa81 	bl	8003fa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	699a      	ldr	r2, [r3, #24]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2180      	movs	r1, #128	@ 0x80
 8003aaa:	0109      	lsls	r1, r1, #4
 8003aac:	430a      	orrs	r2, r1
 8003aae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	699a      	ldr	r2, [r3, #24]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4954      	ldr	r1, [pc, #336]	@ (8003c0c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003abc:	400a      	ands	r2, r1
 8003abe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6999      	ldr	r1, [r3, #24]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	021a      	lsls	r2, r3, #8
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	619a      	str	r2, [r3, #24]
      break;
 8003ad4:	e08c      	b.n	8003bf0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	0011      	movs	r1, r2
 8003ade:	0018      	movs	r0, r3
 8003ae0:	f000 fadc 	bl	800409c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	69da      	ldr	r2, [r3, #28]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2108      	movs	r1, #8
 8003af0:	430a      	orrs	r2, r1
 8003af2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	69da      	ldr	r2, [r3, #28]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2104      	movs	r1, #4
 8003b00:	438a      	bics	r2, r1
 8003b02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	69d9      	ldr	r1, [r3, #28]
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	691a      	ldr	r2, [r3, #16]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	61da      	str	r2, [r3, #28]
      break;
 8003b16:	e06b      	b.n	8003bf0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68ba      	ldr	r2, [r7, #8]
 8003b1e:	0011      	movs	r1, r2
 8003b20:	0018      	movs	r0, r3
 8003b22:	f000 fb3d 	bl	80041a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	69da      	ldr	r2, [r3, #28]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2180      	movs	r1, #128	@ 0x80
 8003b32:	0109      	lsls	r1, r1, #4
 8003b34:	430a      	orrs	r2, r1
 8003b36:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	69da      	ldr	r2, [r3, #28]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4932      	ldr	r1, [pc, #200]	@ (8003c0c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003b44:	400a      	ands	r2, r1
 8003b46:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	69d9      	ldr	r1, [r3, #28]
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	021a      	lsls	r2, r3, #8
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	61da      	str	r2, [r3, #28]
      break;
 8003b5c:	e048      	b.n	8003bf0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	0011      	movs	r1, r2
 8003b66:	0018      	movs	r0, r3
 8003b68:	f000 fb7e 	bl	8004268 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2108      	movs	r1, #8
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2104      	movs	r1, #4
 8003b88:	438a      	bics	r2, r1
 8003b8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	430a      	orrs	r2, r1
 8003b9c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003b9e:	e027      	b.n	8003bf0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68ba      	ldr	r2, [r7, #8]
 8003ba6:	0011      	movs	r1, r2
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f000 fbb7 	bl	800431c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2180      	movs	r1, #128	@ 0x80
 8003bba:	0109      	lsls	r1, r1, #4
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4910      	ldr	r1, [pc, #64]	@ (8003c0c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003bcc:	400a      	ands	r2, r1
 8003bce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	021a      	lsls	r2, r3, #8
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003be4:	e004      	b.n	8003bf0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003be6:	2317      	movs	r3, #23
 8003be8:	18fb      	adds	r3, r7, r3
 8003bea:	2201      	movs	r2, #1
 8003bec:	701a      	strb	r2, [r3, #0]
      break;
 8003bee:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	223c      	movs	r2, #60	@ 0x3c
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	5499      	strb	r1, [r3, r2]

  return status;
 8003bf8:	2317      	movs	r3, #23
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	781b      	ldrb	r3, [r3, #0]
}
 8003bfe:	0018      	movs	r0, r3
 8003c00:	46bd      	mov	sp, r7
 8003c02:	b006      	add	sp, #24
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	46c0      	nop			@ (mov r8, r8)
 8003c08:	08005ce0 	.word	0x08005ce0
 8003c0c:	fffffbff 	.word	0xfffffbff

08003c10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c1a:	230f      	movs	r3, #15
 8003c1c:	18fb      	adds	r3, r7, r3
 8003c1e:	2200      	movs	r2, #0
 8003c20:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	223c      	movs	r2, #60	@ 0x3c
 8003c26:	5c9b      	ldrb	r3, [r3, r2]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <HAL_TIM_ConfigClockSource+0x20>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	e0bc      	b.n	8003daa <HAL_TIM_ConfigClockSource+0x19a>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	223c      	movs	r2, #60	@ 0x3c
 8003c34:	2101      	movs	r1, #1
 8003c36:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	223d      	movs	r2, #61	@ 0x3d
 8003c3c:	2102      	movs	r1, #2
 8003c3e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	4a5a      	ldr	r2, [pc, #360]	@ (8003db4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	4a59      	ldr	r2, [pc, #356]	@ (8003db8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2280      	movs	r2, #128	@ 0x80
 8003c66:	0192      	lsls	r2, r2, #6
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d040      	beq.n	8003cee <HAL_TIM_ConfigClockSource+0xde>
 8003c6c:	2280      	movs	r2, #128	@ 0x80
 8003c6e:	0192      	lsls	r2, r2, #6
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d900      	bls.n	8003c76 <HAL_TIM_ConfigClockSource+0x66>
 8003c74:	e088      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
 8003c76:	2280      	movs	r2, #128	@ 0x80
 8003c78:	0152      	lsls	r2, r2, #5
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d100      	bne.n	8003c80 <HAL_TIM_ConfigClockSource+0x70>
 8003c7e:	e088      	b.n	8003d92 <HAL_TIM_ConfigClockSource+0x182>
 8003c80:	2280      	movs	r2, #128	@ 0x80
 8003c82:	0152      	lsls	r2, r2, #5
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d900      	bls.n	8003c8a <HAL_TIM_ConfigClockSource+0x7a>
 8003c88:	e07e      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
 8003c8a:	2b70      	cmp	r3, #112	@ 0x70
 8003c8c:	d018      	beq.n	8003cc0 <HAL_TIM_ConfigClockSource+0xb0>
 8003c8e:	d900      	bls.n	8003c92 <HAL_TIM_ConfigClockSource+0x82>
 8003c90:	e07a      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
 8003c92:	2b60      	cmp	r3, #96	@ 0x60
 8003c94:	d04f      	beq.n	8003d36 <HAL_TIM_ConfigClockSource+0x126>
 8003c96:	d900      	bls.n	8003c9a <HAL_TIM_ConfigClockSource+0x8a>
 8003c98:	e076      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
 8003c9a:	2b50      	cmp	r3, #80	@ 0x50
 8003c9c:	d03b      	beq.n	8003d16 <HAL_TIM_ConfigClockSource+0x106>
 8003c9e:	d900      	bls.n	8003ca2 <HAL_TIM_ConfigClockSource+0x92>
 8003ca0:	e072      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
 8003ca2:	2b40      	cmp	r3, #64	@ 0x40
 8003ca4:	d057      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0x146>
 8003ca6:	d900      	bls.n	8003caa <HAL_TIM_ConfigClockSource+0x9a>
 8003ca8:	e06e      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
 8003caa:	2b30      	cmp	r3, #48	@ 0x30
 8003cac:	d063      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x166>
 8003cae:	d86b      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
 8003cb0:	2b20      	cmp	r3, #32
 8003cb2:	d060      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x166>
 8003cb4:	d868      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d05d      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x166>
 8003cba:	2b10      	cmp	r3, #16
 8003cbc:	d05b      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x166>
 8003cbe:	e063      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cd0:	f000 fbfe 	bl	80044d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2277      	movs	r2, #119	@ 0x77
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	609a      	str	r2, [r3, #8]
      break;
 8003cec:	e052      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cfe:	f000 fbe7 	bl	80044d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2180      	movs	r1, #128	@ 0x80
 8003d0e:	01c9      	lsls	r1, r1, #7
 8003d10:	430a      	orrs	r2, r1
 8003d12:	609a      	str	r2, [r3, #8]
      break;
 8003d14:	e03e      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d22:	001a      	movs	r2, r3
 8003d24:	f000 fb58 	bl	80043d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2150      	movs	r1, #80	@ 0x50
 8003d2e:	0018      	movs	r0, r3
 8003d30:	f000 fbb2 	bl	8004498 <TIM_ITRx_SetConfig>
      break;
 8003d34:	e02e      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d42:	001a      	movs	r2, r3
 8003d44:	f000 fb76 	bl	8004434 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2160      	movs	r1, #96	@ 0x60
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f000 fba2 	bl	8004498 <TIM_ITRx_SetConfig>
      break;
 8003d54:	e01e      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d62:	001a      	movs	r2, r3
 8003d64:	f000 fb38 	bl	80043d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2140      	movs	r1, #64	@ 0x40
 8003d6e:	0018      	movs	r0, r3
 8003d70:	f000 fb92 	bl	8004498 <TIM_ITRx_SetConfig>
      break;
 8003d74:	e00e      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	0019      	movs	r1, r3
 8003d80:	0010      	movs	r0, r2
 8003d82:	f000 fb89 	bl	8004498 <TIM_ITRx_SetConfig>
      break;
 8003d86:	e005      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003d88:	230f      	movs	r3, #15
 8003d8a:	18fb      	adds	r3, r7, r3
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	701a      	strb	r2, [r3, #0]
      break;
 8003d90:	e000      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003d92:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	223d      	movs	r2, #61	@ 0x3d
 8003d98:	2101      	movs	r1, #1
 8003d9a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	223c      	movs	r2, #60	@ 0x3c
 8003da0:	2100      	movs	r1, #0
 8003da2:	5499      	strb	r1, [r3, r2]

  return status;
 8003da4:	230f      	movs	r3, #15
 8003da6:	18fb      	adds	r3, r7, r3
 8003da8:	781b      	ldrb	r3, [r3, #0]
}
 8003daa:	0018      	movs	r0, r3
 8003dac:	46bd      	mov	sp, r7
 8003dae:	b004      	add	sp, #16
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	46c0      	nop			@ (mov r8, r8)
 8003db4:	ffceff88 	.word	0xffceff88
 8003db8:	ffff00ff 	.word	0xffff00ff

08003dbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a2e      	ldr	r2, [pc, #184]	@ (8003e88 <TIM_Base_SetConfig+0xcc>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d003      	beq.n	8003ddc <TIM_Base_SetConfig+0x20>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a2d      	ldr	r2, [pc, #180]	@ (8003e8c <TIM_Base_SetConfig+0xd0>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d108      	bne.n	8003dee <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2270      	movs	r2, #112	@ 0x70
 8003de0:	4393      	bics	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a25      	ldr	r2, [pc, #148]	@ (8003e88 <TIM_Base_SetConfig+0xcc>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d00f      	beq.n	8003e16 <TIM_Base_SetConfig+0x5a>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a24      	ldr	r2, [pc, #144]	@ (8003e8c <TIM_Base_SetConfig+0xd0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d00b      	beq.n	8003e16 <TIM_Base_SetConfig+0x5a>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a23      	ldr	r2, [pc, #140]	@ (8003e90 <TIM_Base_SetConfig+0xd4>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d007      	beq.n	8003e16 <TIM_Base_SetConfig+0x5a>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a22      	ldr	r2, [pc, #136]	@ (8003e94 <TIM_Base_SetConfig+0xd8>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d003      	beq.n	8003e16 <TIM_Base_SetConfig+0x5a>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a21      	ldr	r2, [pc, #132]	@ (8003e98 <TIM_Base_SetConfig+0xdc>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d108      	bne.n	8003e28 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	4a20      	ldr	r2, [pc, #128]	@ (8003e9c <TIM_Base_SetConfig+0xe0>)
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2280      	movs	r2, #128	@ 0x80
 8003e2c:	4393      	bics	r3, r2
 8003e2e:	001a      	movs	r2, r3
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	689a      	ldr	r2, [r3, #8]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a0f      	ldr	r2, [pc, #60]	@ (8003e88 <TIM_Base_SetConfig+0xcc>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d007      	beq.n	8003e60 <TIM_Base_SetConfig+0xa4>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a10      	ldr	r2, [pc, #64]	@ (8003e94 <TIM_Base_SetConfig+0xd8>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d003      	beq.n	8003e60 <TIM_Base_SetConfig+0xa4>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a0f      	ldr	r2, [pc, #60]	@ (8003e98 <TIM_Base_SetConfig+0xdc>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d103      	bne.n	8003e68 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	691a      	ldr	r2, [r3, #16]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2204      	movs	r2, #4
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	601a      	str	r2, [r3, #0]
}
 8003e80:	46c0      	nop			@ (mov r8, r8)
 8003e82:	46bd      	mov	sp, r7
 8003e84:	b004      	add	sp, #16
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	40012c00 	.word	0x40012c00
 8003e8c:	40000400 	.word	0x40000400
 8003e90:	40002000 	.word	0x40002000
 8003e94:	40014400 	.word	0x40014400
 8003e98:	40014800 	.word	0x40014800
 8003e9c:	fffffcff 	.word	0xfffffcff

08003ea0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	4393      	bics	r3, r2
 8003eb8:	001a      	movs	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	4a2e      	ldr	r2, [pc, #184]	@ (8003f88 <TIM_OC1_SetConfig+0xe8>)
 8003ece:	4013      	ands	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2203      	movs	r2, #3
 8003ed6:	4393      	bics	r3, r2
 8003ed8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	4393      	bics	r3, r2
 8003eea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a24      	ldr	r2, [pc, #144]	@ (8003f8c <TIM_OC1_SetConfig+0xec>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d007      	beq.n	8003f0e <TIM_OC1_SetConfig+0x6e>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a23      	ldr	r2, [pc, #140]	@ (8003f90 <TIM_OC1_SetConfig+0xf0>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d003      	beq.n	8003f0e <TIM_OC1_SetConfig+0x6e>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a22      	ldr	r2, [pc, #136]	@ (8003f94 <TIM_OC1_SetConfig+0xf4>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d10c      	bne.n	8003f28 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2208      	movs	r2, #8
 8003f12:	4393      	bics	r3, r2
 8003f14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2204      	movs	r2, #4
 8003f24:	4393      	bics	r3, r2
 8003f26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a18      	ldr	r2, [pc, #96]	@ (8003f8c <TIM_OC1_SetConfig+0xec>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d007      	beq.n	8003f40 <TIM_OC1_SetConfig+0xa0>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a17      	ldr	r2, [pc, #92]	@ (8003f90 <TIM_OC1_SetConfig+0xf0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d003      	beq.n	8003f40 <TIM_OC1_SetConfig+0xa0>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a16      	ldr	r2, [pc, #88]	@ (8003f94 <TIM_OC1_SetConfig+0xf4>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d111      	bne.n	8003f64 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	4a15      	ldr	r2, [pc, #84]	@ (8003f98 <TIM_OC1_SetConfig+0xf8>)
 8003f44:	4013      	ands	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	4a14      	ldr	r2, [pc, #80]	@ (8003f9c <TIM_OC1_SetConfig+0xfc>)
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	621a      	str	r2, [r3, #32]
}
 8003f7e:	46c0      	nop			@ (mov r8, r8)
 8003f80:	46bd      	mov	sp, r7
 8003f82:	b006      	add	sp, #24
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	fffeff8f 	.word	0xfffeff8f
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40014400 	.word	0x40014400
 8003f94:	40014800 	.word	0x40014800
 8003f98:	fffffeff 	.word	0xfffffeff
 8003f9c:	fffffdff 	.word	0xfffffdff

08003fa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	2210      	movs	r2, #16
 8003fb6:	4393      	bics	r3, r2
 8003fb8:	001a      	movs	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	4a2c      	ldr	r2, [pc, #176]	@ (8004080 <TIM_OC2_SetConfig+0xe0>)
 8003fce:	4013      	ands	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8004084 <TIM_OC2_SetConfig+0xe4>)
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	021b      	lsls	r3, r3, #8
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	4393      	bics	r3, r2
 8003fec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	011b      	lsls	r3, r3, #4
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a22      	ldr	r2, [pc, #136]	@ (8004088 <TIM_OC2_SetConfig+0xe8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d10d      	bne.n	800401e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	2280      	movs	r2, #128	@ 0x80
 8004006:	4393      	bics	r3, r2
 8004008:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	4313      	orrs	r3, r2
 8004014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	2240      	movs	r2, #64	@ 0x40
 800401a:	4393      	bics	r3, r2
 800401c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a19      	ldr	r2, [pc, #100]	@ (8004088 <TIM_OC2_SetConfig+0xe8>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d007      	beq.n	8004036 <TIM_OC2_SetConfig+0x96>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a18      	ldr	r2, [pc, #96]	@ (800408c <TIM_OC2_SetConfig+0xec>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d003      	beq.n	8004036 <TIM_OC2_SetConfig+0x96>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a17      	ldr	r2, [pc, #92]	@ (8004090 <TIM_OC2_SetConfig+0xf0>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d113      	bne.n	800405e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	4a16      	ldr	r2, [pc, #88]	@ (8004094 <TIM_OC2_SetConfig+0xf4>)
 800403a:	4013      	ands	r3, r2
 800403c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	4a15      	ldr	r2, [pc, #84]	@ (8004098 <TIM_OC2_SetConfig+0xf8>)
 8004042:	4013      	ands	r3, r2
 8004044:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	4313      	orrs	r3, r2
 8004050:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	697a      	ldr	r2, [r7, #20]
 8004076:	621a      	str	r2, [r3, #32]
}
 8004078:	46c0      	nop			@ (mov r8, r8)
 800407a:	46bd      	mov	sp, r7
 800407c:	b006      	add	sp, #24
 800407e:	bd80      	pop	{r7, pc}
 8004080:	feff8fff 	.word	0xfeff8fff
 8004084:	fffffcff 	.word	0xfffffcff
 8004088:	40012c00 	.word	0x40012c00
 800408c:	40014400 	.word	0x40014400
 8004090:	40014800 	.word	0x40014800
 8004094:	fffffbff 	.word	0xfffffbff
 8004098:	fffff7ff 	.word	0xfffff7ff

0800409c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b086      	sub	sp, #24
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a1b      	ldr	r3, [r3, #32]
 80040b0:	4a31      	ldr	r2, [pc, #196]	@ (8004178 <TIM_OC3_SetConfig+0xdc>)
 80040b2:	401a      	ands	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4a2d      	ldr	r2, [pc, #180]	@ (800417c <TIM_OC3_SetConfig+0xe0>)
 80040c8:	4013      	ands	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2203      	movs	r2, #3
 80040d0:	4393      	bics	r3, r2
 80040d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	4313      	orrs	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	4a27      	ldr	r2, [pc, #156]	@ (8004180 <TIM_OC3_SetConfig+0xe4>)
 80040e2:	4013      	ands	r3, r2
 80040e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	021b      	lsls	r3, r3, #8
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a23      	ldr	r2, [pc, #140]	@ (8004184 <TIM_OC3_SetConfig+0xe8>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d10d      	bne.n	8004116 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	4a22      	ldr	r2, [pc, #136]	@ (8004188 <TIM_OC3_SetConfig+0xec>)
 80040fe:	4013      	ands	r3, r2
 8004100:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	021b      	lsls	r3, r3, #8
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	4313      	orrs	r3, r2
 800410c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	4a1e      	ldr	r2, [pc, #120]	@ (800418c <TIM_OC3_SetConfig+0xf0>)
 8004112:	4013      	ands	r3, r2
 8004114:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a1a      	ldr	r2, [pc, #104]	@ (8004184 <TIM_OC3_SetConfig+0xe8>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d007      	beq.n	800412e <TIM_OC3_SetConfig+0x92>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a1b      	ldr	r2, [pc, #108]	@ (8004190 <TIM_OC3_SetConfig+0xf4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d003      	beq.n	800412e <TIM_OC3_SetConfig+0x92>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a1a      	ldr	r2, [pc, #104]	@ (8004194 <TIM_OC3_SetConfig+0xf8>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d113      	bne.n	8004156 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	4a19      	ldr	r2, [pc, #100]	@ (8004198 <TIM_OC3_SetConfig+0xfc>)
 8004132:	4013      	ands	r3, r2
 8004134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	4a18      	ldr	r2, [pc, #96]	@ (800419c <TIM_OC3_SetConfig+0x100>)
 800413a:	4013      	ands	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	011b      	lsls	r3, r3, #4
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	4313      	orrs	r3, r2
 8004154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	621a      	str	r2, [r3, #32]
}
 8004170:	46c0      	nop			@ (mov r8, r8)
 8004172:	46bd      	mov	sp, r7
 8004174:	b006      	add	sp, #24
 8004176:	bd80      	pop	{r7, pc}
 8004178:	fffffeff 	.word	0xfffffeff
 800417c:	fffeff8f 	.word	0xfffeff8f
 8004180:	fffffdff 	.word	0xfffffdff
 8004184:	40012c00 	.word	0x40012c00
 8004188:	fffff7ff 	.word	0xfffff7ff
 800418c:	fffffbff 	.word	0xfffffbff
 8004190:	40014400 	.word	0x40014400
 8004194:	40014800 	.word	0x40014800
 8004198:	ffffefff 	.word	0xffffefff
 800419c:	ffffdfff 	.word	0xffffdfff

080041a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	4a24      	ldr	r2, [pc, #144]	@ (8004248 <TIM_OC4_SetConfig+0xa8>)
 80041b6:	401a      	ands	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	69db      	ldr	r3, [r3, #28]
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4a20      	ldr	r2, [pc, #128]	@ (800424c <TIM_OC4_SetConfig+0xac>)
 80041cc:	4013      	ands	r3, r2
 80041ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4a1f      	ldr	r2, [pc, #124]	@ (8004250 <TIM_OC4_SetConfig+0xb0>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	021b      	lsls	r3, r3, #8
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004254 <TIM_OC4_SetConfig+0xb4>)
 80041e8:	4013      	ands	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	031b      	lsls	r3, r3, #12
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a17      	ldr	r2, [pc, #92]	@ (8004258 <TIM_OC4_SetConfig+0xb8>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d007      	beq.n	8004210 <TIM_OC4_SetConfig+0x70>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a16      	ldr	r2, [pc, #88]	@ (800425c <TIM_OC4_SetConfig+0xbc>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d003      	beq.n	8004210 <TIM_OC4_SetConfig+0x70>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a15      	ldr	r2, [pc, #84]	@ (8004260 <TIM_OC4_SetConfig+0xc0>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d109      	bne.n	8004224 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	4a14      	ldr	r2, [pc, #80]	@ (8004264 <TIM_OC4_SetConfig+0xc4>)
 8004214:	4013      	ands	r3, r2
 8004216:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	019b      	lsls	r3, r3, #6
 800421e:	697a      	ldr	r2, [r7, #20]
 8004220:	4313      	orrs	r3, r2
 8004222:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	621a      	str	r2, [r3, #32]
}
 800423e:	46c0      	nop			@ (mov r8, r8)
 8004240:	46bd      	mov	sp, r7
 8004242:	b006      	add	sp, #24
 8004244:	bd80      	pop	{r7, pc}
 8004246:	46c0      	nop			@ (mov r8, r8)
 8004248:	ffffefff 	.word	0xffffefff
 800424c:	feff8fff 	.word	0xfeff8fff
 8004250:	fffffcff 	.word	0xfffffcff
 8004254:	ffffdfff 	.word	0xffffdfff
 8004258:	40012c00 	.word	0x40012c00
 800425c:	40014400 	.word	0x40014400
 8004260:	40014800 	.word	0x40014800
 8004264:	ffffbfff 	.word	0xffffbfff

08004268 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	4a21      	ldr	r2, [pc, #132]	@ (8004304 <TIM_OC5_SetConfig+0x9c>)
 800427e:	401a      	ands	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800428e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4a1d      	ldr	r2, [pc, #116]	@ (8004308 <TIM_OC5_SetConfig+0xa0>)
 8004294:	4013      	ands	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	4313      	orrs	r3, r2
 80042a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4a19      	ldr	r2, [pc, #100]	@ (800430c <TIM_OC5_SetConfig+0xa4>)
 80042a6:	4013      	ands	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	041b      	lsls	r3, r3, #16
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a15      	ldr	r2, [pc, #84]	@ (8004310 <TIM_OC5_SetConfig+0xa8>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d007      	beq.n	80042ce <TIM_OC5_SetConfig+0x66>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a14      	ldr	r2, [pc, #80]	@ (8004314 <TIM_OC5_SetConfig+0xac>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d003      	beq.n	80042ce <TIM_OC5_SetConfig+0x66>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a13      	ldr	r2, [pc, #76]	@ (8004318 <TIM_OC5_SetConfig+0xb0>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d109      	bne.n	80042e2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	4a0c      	ldr	r2, [pc, #48]	@ (8004304 <TIM_OC5_SetConfig+0x9c>)
 80042d2:	4013      	ands	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	021b      	lsls	r3, r3, #8
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	4313      	orrs	r3, r2
 80042e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	621a      	str	r2, [r3, #32]
}
 80042fc:	46c0      	nop			@ (mov r8, r8)
 80042fe:	46bd      	mov	sp, r7
 8004300:	b006      	add	sp, #24
 8004302:	bd80      	pop	{r7, pc}
 8004304:	fffeffff 	.word	0xfffeffff
 8004308:	fffeff8f 	.word	0xfffeff8f
 800430c:	fffdffff 	.word	0xfffdffff
 8004310:	40012c00 	.word	0x40012c00
 8004314:	40014400 	.word	0x40014400
 8004318:	40014800 	.word	0x40014800

0800431c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	4a22      	ldr	r2, [pc, #136]	@ (80043bc <TIM_OC6_SetConfig+0xa0>)
 8004332:	401a      	ands	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4a1e      	ldr	r2, [pc, #120]	@ (80043c0 <TIM_OC6_SetConfig+0xa4>)
 8004348:	4013      	ands	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	021b      	lsls	r3, r3, #8
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	4313      	orrs	r3, r2
 8004356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	4a1a      	ldr	r2, [pc, #104]	@ (80043c4 <TIM_OC6_SetConfig+0xa8>)
 800435c:	4013      	ands	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	051b      	lsls	r3, r3, #20
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	4313      	orrs	r3, r2
 800436a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a16      	ldr	r2, [pc, #88]	@ (80043c8 <TIM_OC6_SetConfig+0xac>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d007      	beq.n	8004384 <TIM_OC6_SetConfig+0x68>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a15      	ldr	r2, [pc, #84]	@ (80043cc <TIM_OC6_SetConfig+0xb0>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d003      	beq.n	8004384 <TIM_OC6_SetConfig+0x68>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a14      	ldr	r2, [pc, #80]	@ (80043d0 <TIM_OC6_SetConfig+0xb4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d109      	bne.n	8004398 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	4a13      	ldr	r2, [pc, #76]	@ (80043d4 <TIM_OC6_SetConfig+0xb8>)
 8004388:	4013      	ands	r3, r2
 800438a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	029b      	lsls	r3, r3, #10
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	4313      	orrs	r3, r2
 8004396:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	621a      	str	r2, [r3, #32]
}
 80043b2:	46c0      	nop			@ (mov r8, r8)
 80043b4:	46bd      	mov	sp, r7
 80043b6:	b006      	add	sp, #24
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	46c0      	nop			@ (mov r8, r8)
 80043bc:	ffefffff 	.word	0xffefffff
 80043c0:	feff8fff 	.word	0xfeff8fff
 80043c4:	ffdfffff 	.word	0xffdfffff
 80043c8:	40012c00 	.word	0x40012c00
 80043cc:	40014400 	.word	0x40014400
 80043d0:	40014800 	.word	0x40014800
 80043d4:	fffbffff 	.word	0xfffbffff

080043d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	2201      	movs	r2, #1
 80043f0:	4393      	bics	r3, r2
 80043f2:	001a      	movs	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	22f0      	movs	r2, #240	@ 0xf0
 8004402:	4393      	bics	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	4313      	orrs	r3, r2
 800440e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	220a      	movs	r2, #10
 8004414:	4393      	bics	r3, r2
 8004416:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004418:	697a      	ldr	r2, [r7, #20]
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	4313      	orrs	r3, r2
 800441e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	621a      	str	r2, [r3, #32]
}
 800442c:	46c0      	nop			@ (mov r8, r8)
 800442e:	46bd      	mov	sp, r7
 8004430:	b006      	add	sp, #24
 8004432:	bd80      	pop	{r7, pc}

08004434 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	2210      	movs	r2, #16
 800444c:	4393      	bics	r3, r2
 800444e:	001a      	movs	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	4a0d      	ldr	r2, [pc, #52]	@ (8004494 <TIM_TI2_ConfigInputStage+0x60>)
 800445e:	4013      	ands	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	031b      	lsls	r3, r3, #12
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	4313      	orrs	r3, r2
 800446a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	22a0      	movs	r2, #160	@ 0xa0
 8004470:	4393      	bics	r3, r2
 8004472:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	4313      	orrs	r3, r2
 800447c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	621a      	str	r2, [r3, #32]
}
 800448a:	46c0      	nop			@ (mov r8, r8)
 800448c:	46bd      	mov	sp, r7
 800448e:	b006      	add	sp, #24
 8004490:	bd80      	pop	{r7, pc}
 8004492:	46c0      	nop			@ (mov r8, r8)
 8004494:	ffff0fff 	.word	0xffff0fff

08004498 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	4a08      	ldr	r2, [pc, #32]	@ (80044cc <TIM_ITRx_SetConfig+0x34>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	2207      	movs	r2, #7
 80044b8:	4313      	orrs	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	609a      	str	r2, [r3, #8]
}
 80044c2:	46c0      	nop			@ (mov r8, r8)
 80044c4:	46bd      	mov	sp, r7
 80044c6:	b004      	add	sp, #16
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	46c0      	nop			@ (mov r8, r8)
 80044cc:	ffcfff8f 	.word	0xffcfff8f

080044d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
 80044dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	4a09      	ldr	r2, [pc, #36]	@ (800450c <TIM_ETR_SetConfig+0x3c>)
 80044e8:	4013      	ands	r3, r2
 80044ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	021a      	lsls	r2, r3, #8
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	431a      	orrs	r2, r3
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	609a      	str	r2, [r3, #8]
}
 8004504:	46c0      	nop			@ (mov r8, r8)
 8004506:	46bd      	mov	sp, r7
 8004508:	b006      	add	sp, #24
 800450a:	bd80      	pop	{r7, pc}
 800450c:	ffff00ff 	.word	0xffff00ff

08004510 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	221f      	movs	r2, #31
 8004520:	4013      	ands	r3, r2
 8004522:	2201      	movs	r2, #1
 8004524:	409a      	lsls	r2, r3
 8004526:	0013      	movs	r3, r2
 8004528:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6a1b      	ldr	r3, [r3, #32]
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	43d2      	mvns	r2, r2
 8004532:	401a      	ands	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6a1a      	ldr	r2, [r3, #32]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	211f      	movs	r1, #31
 8004540:	400b      	ands	r3, r1
 8004542:	6879      	ldr	r1, [r7, #4]
 8004544:	4099      	lsls	r1, r3
 8004546:	000b      	movs	r3, r1
 8004548:	431a      	orrs	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	621a      	str	r2, [r3, #32]
}
 800454e:	46c0      	nop			@ (mov r8, r8)
 8004550:	46bd      	mov	sp, r7
 8004552:	b006      	add	sp, #24
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	223c      	movs	r2, #60	@ 0x3c
 8004566:	5c9b      	ldrb	r3, [r3, r2]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d101      	bne.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800456c:	2302      	movs	r3, #2
 800456e:	e04a      	b.n	8004606 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	223c      	movs	r2, #60	@ 0x3c
 8004574:	2101      	movs	r1, #1
 8004576:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	223d      	movs	r2, #61	@ 0x3d
 800457c:	2102      	movs	r1, #2
 800457e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1e      	ldr	r2, [pc, #120]	@ (8004610 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d108      	bne.n	80045ac <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	4a1d      	ldr	r2, [pc, #116]	@ (8004614 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800459e:	4013      	ands	r3, r2
 80045a0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2270      	movs	r2, #112	@ 0x70
 80045b0:	4393      	bics	r3, r2
 80045b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a11      	ldr	r2, [pc, #68]	@ (8004610 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d004      	beq.n	80045da <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a10      	ldr	r2, [pc, #64]	@ (8004618 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d10c      	bne.n	80045f4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2280      	movs	r2, #128	@ 0x80
 80045de:	4393      	bics	r3, r2
 80045e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	68ba      	ldr	r2, [r7, #8]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	223d      	movs	r2, #61	@ 0x3d
 80045f8:	2101      	movs	r1, #1
 80045fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	223c      	movs	r2, #60	@ 0x3c
 8004600:	2100      	movs	r1, #0
 8004602:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	0018      	movs	r0, r3
 8004608:	46bd      	mov	sp, r7
 800460a:	b004      	add	sp, #16
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			@ (mov r8, r8)
 8004610:	40012c00 	.word	0x40012c00
 8004614:	ff0fffff 	.word	0xff0fffff
 8004618:	40000400 	.word	0x40000400

0800461c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d101      	bne.n	800462e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e046      	b.n	80046bc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2288      	movs	r2, #136	@ 0x88
 8004632:	589b      	ldr	r3, [r3, r2]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d107      	bne.n	8004648 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2284      	movs	r2, #132	@ 0x84
 800463c:	2100      	movs	r1, #0
 800463e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	0018      	movs	r0, r3
 8004644:	f7fd faea 	bl	8001c1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2288      	movs	r2, #136	@ 0x88
 800464c:	2124      	movs	r1, #36	@ 0x24
 800464e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2101      	movs	r1, #1
 800465c:	438a      	bics	r2, r1
 800465e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	0018      	movs	r0, r3
 800466c:	f000 fa4e 	bl	8004b0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	0018      	movs	r0, r3
 8004674:	f000 f8cc 	bl	8004810 <UART_SetConfig>
 8004678:	0003      	movs	r3, r0
 800467a:	2b01      	cmp	r3, #1
 800467c:	d101      	bne.n	8004682 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e01c      	b.n	80046bc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	490d      	ldr	r1, [pc, #52]	@ (80046c4 <HAL_UART_Init+0xa8>)
 800468e:	400a      	ands	r2, r1
 8004690:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	212a      	movs	r1, #42	@ 0x2a
 800469e:	438a      	bics	r2, r1
 80046a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2101      	movs	r1, #1
 80046ae:	430a      	orrs	r2, r1
 80046b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f000 fadd 	bl	8004c74 <UART_CheckIdleState>
 80046ba:	0003      	movs	r3, r0
}
 80046bc:	0018      	movs	r0, r3
 80046be:	46bd      	mov	sp, r7
 80046c0:	b002      	add	sp, #8
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	ffffb7ff 	.word	0xffffb7ff

080046c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08a      	sub	sp, #40	@ 0x28
 80046cc:	af02      	add	r7, sp, #8
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	603b      	str	r3, [r7, #0]
 80046d4:	1dbb      	adds	r3, r7, #6
 80046d6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2288      	movs	r2, #136	@ 0x88
 80046dc:	589b      	ldr	r3, [r3, r2]
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d000      	beq.n	80046e4 <HAL_UART_Transmit+0x1c>
 80046e2:	e090      	b.n	8004806 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <HAL_UART_Transmit+0x2a>
 80046ea:	1dbb      	adds	r3, r7, #6
 80046ec:	881b      	ldrh	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e088      	b.n	8004808 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	689a      	ldr	r2, [r3, #8]
 80046fa:	2380      	movs	r3, #128	@ 0x80
 80046fc:	015b      	lsls	r3, r3, #5
 80046fe:	429a      	cmp	r2, r3
 8004700:	d109      	bne.n	8004716 <HAL_UART_Transmit+0x4e>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d105      	bne.n	8004716 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2201      	movs	r2, #1
 800470e:	4013      	ands	r3, r2
 8004710:	d001      	beq.n	8004716 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e078      	b.n	8004808 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2290      	movs	r2, #144	@ 0x90
 800471a:	2100      	movs	r1, #0
 800471c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2288      	movs	r2, #136	@ 0x88
 8004722:	2121      	movs	r1, #33	@ 0x21
 8004724:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004726:	f7fd fbd3 	bl	8001ed0 <HAL_GetTick>
 800472a:	0003      	movs	r3, r0
 800472c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	1dba      	adds	r2, r7, #6
 8004732:	2154      	movs	r1, #84	@ 0x54
 8004734:	8812      	ldrh	r2, [r2, #0]
 8004736:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	1dba      	adds	r2, r7, #6
 800473c:	2156      	movs	r1, #86	@ 0x56
 800473e:	8812      	ldrh	r2, [r2, #0]
 8004740:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	689a      	ldr	r2, [r3, #8]
 8004746:	2380      	movs	r3, #128	@ 0x80
 8004748:	015b      	lsls	r3, r3, #5
 800474a:	429a      	cmp	r2, r3
 800474c:	d108      	bne.n	8004760 <HAL_UART_Transmit+0x98>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d104      	bne.n	8004760 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004756:	2300      	movs	r3, #0
 8004758:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	61bb      	str	r3, [r7, #24]
 800475e:	e003      	b.n	8004768 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004764:	2300      	movs	r3, #0
 8004766:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004768:	e030      	b.n	80047cc <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	0013      	movs	r3, r2
 8004774:	2200      	movs	r2, #0
 8004776:	2180      	movs	r1, #128	@ 0x80
 8004778:	f000 fb26 	bl	8004dc8 <UART_WaitOnFlagUntilTimeout>
 800477c:	1e03      	subs	r3, r0, #0
 800477e:	d005      	beq.n	800478c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2288      	movs	r2, #136	@ 0x88
 8004784:	2120      	movs	r1, #32
 8004786:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e03d      	b.n	8004808 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10b      	bne.n	80047aa <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	881b      	ldrh	r3, [r3, #0]
 8004796:	001a      	movs	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	05d2      	lsls	r2, r2, #23
 800479e:	0dd2      	lsrs	r2, r2, #23
 80047a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	3302      	adds	r3, #2
 80047a6:	61bb      	str	r3, [r7, #24]
 80047a8:	e007      	b.n	80047ba <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	781a      	ldrb	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	3301      	adds	r3, #1
 80047b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2256      	movs	r2, #86	@ 0x56
 80047be:	5a9b      	ldrh	r3, [r3, r2]
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	3b01      	subs	r3, #1
 80047c4:	b299      	uxth	r1, r3
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2256      	movs	r2, #86	@ 0x56
 80047ca:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2256      	movs	r2, #86	@ 0x56
 80047d0:	5a9b      	ldrh	r3, [r3, r2]
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1c8      	bne.n	800476a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	68f8      	ldr	r0, [r7, #12]
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	0013      	movs	r3, r2
 80047e2:	2200      	movs	r2, #0
 80047e4:	2140      	movs	r1, #64	@ 0x40
 80047e6:	f000 faef 	bl	8004dc8 <UART_WaitOnFlagUntilTimeout>
 80047ea:	1e03      	subs	r3, r0, #0
 80047ec:	d005      	beq.n	80047fa <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2288      	movs	r2, #136	@ 0x88
 80047f2:	2120      	movs	r1, #32
 80047f4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e006      	b.n	8004808 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2288      	movs	r2, #136	@ 0x88
 80047fe:	2120      	movs	r1, #32
 8004800:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004802:	2300      	movs	r3, #0
 8004804:	e000      	b.n	8004808 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004806:	2302      	movs	r3, #2
  }
}
 8004808:	0018      	movs	r0, r3
 800480a:	46bd      	mov	sp, r7
 800480c:	b008      	add	sp, #32
 800480e:	bd80      	pop	{r7, pc}

08004810 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b088      	sub	sp, #32
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004818:	231e      	movs	r3, #30
 800481a:	18fb      	adds	r3, r7, r3
 800481c:	2200      	movs	r2, #0
 800481e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	431a      	orrs	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	69db      	ldr	r3, [r3, #28]
 8004834:	4313      	orrs	r3, r2
 8004836:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4aab      	ldr	r2, [pc, #684]	@ (8004aec <UART_SetConfig+0x2dc>)
 8004840:	4013      	ands	r3, r2
 8004842:	0019      	movs	r1, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	430a      	orrs	r2, r1
 800484c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	4aa6      	ldr	r2, [pc, #664]	@ (8004af0 <UART_SetConfig+0x2e0>)
 8004856:	4013      	ands	r3, r2
 8004858:	0019      	movs	r1, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	430a      	orrs	r2, r1
 8004864:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	4313      	orrs	r3, r2
 8004874:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	4a9d      	ldr	r2, [pc, #628]	@ (8004af4 <UART_SetConfig+0x2e4>)
 800487e:	4013      	ands	r3, r2
 8004880:	0019      	movs	r1, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	697a      	ldr	r2, [r7, #20]
 8004888:	430a      	orrs	r2, r1
 800488a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004892:	220f      	movs	r2, #15
 8004894:	4393      	bics	r3, r2
 8004896:	0019      	movs	r1, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a93      	ldr	r2, [pc, #588]	@ (8004af8 <UART_SetConfig+0x2e8>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d127      	bne.n	80048fe <UART_SetConfig+0xee>
 80048ae:	4b93      	ldr	r3, [pc, #588]	@ (8004afc <UART_SetConfig+0x2ec>)
 80048b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b2:	2203      	movs	r2, #3
 80048b4:	4013      	ands	r3, r2
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d017      	beq.n	80048ea <UART_SetConfig+0xda>
 80048ba:	d81b      	bhi.n	80048f4 <UART_SetConfig+0xe4>
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d00a      	beq.n	80048d6 <UART_SetConfig+0xc6>
 80048c0:	d818      	bhi.n	80048f4 <UART_SetConfig+0xe4>
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d002      	beq.n	80048cc <UART_SetConfig+0xbc>
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d00a      	beq.n	80048e0 <UART_SetConfig+0xd0>
 80048ca:	e013      	b.n	80048f4 <UART_SetConfig+0xe4>
 80048cc:	231f      	movs	r3, #31
 80048ce:	18fb      	adds	r3, r7, r3
 80048d0:	2200      	movs	r2, #0
 80048d2:	701a      	strb	r2, [r3, #0]
 80048d4:	e021      	b.n	800491a <UART_SetConfig+0x10a>
 80048d6:	231f      	movs	r3, #31
 80048d8:	18fb      	adds	r3, r7, r3
 80048da:	2202      	movs	r2, #2
 80048dc:	701a      	strb	r2, [r3, #0]
 80048de:	e01c      	b.n	800491a <UART_SetConfig+0x10a>
 80048e0:	231f      	movs	r3, #31
 80048e2:	18fb      	adds	r3, r7, r3
 80048e4:	2204      	movs	r2, #4
 80048e6:	701a      	strb	r2, [r3, #0]
 80048e8:	e017      	b.n	800491a <UART_SetConfig+0x10a>
 80048ea:	231f      	movs	r3, #31
 80048ec:	18fb      	adds	r3, r7, r3
 80048ee:	2208      	movs	r2, #8
 80048f0:	701a      	strb	r2, [r3, #0]
 80048f2:	e012      	b.n	800491a <UART_SetConfig+0x10a>
 80048f4:	231f      	movs	r3, #31
 80048f6:	18fb      	adds	r3, r7, r3
 80048f8:	2210      	movs	r2, #16
 80048fa:	701a      	strb	r2, [r3, #0]
 80048fc:	e00d      	b.n	800491a <UART_SetConfig+0x10a>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a7f      	ldr	r2, [pc, #508]	@ (8004b00 <UART_SetConfig+0x2f0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d104      	bne.n	8004912 <UART_SetConfig+0x102>
 8004908:	231f      	movs	r3, #31
 800490a:	18fb      	adds	r3, r7, r3
 800490c:	2200      	movs	r2, #0
 800490e:	701a      	strb	r2, [r3, #0]
 8004910:	e003      	b.n	800491a <UART_SetConfig+0x10a>
 8004912:	231f      	movs	r3, #31
 8004914:	18fb      	adds	r3, r7, r3
 8004916:	2210      	movs	r2, #16
 8004918:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	69da      	ldr	r2, [r3, #28]
 800491e:	2380      	movs	r3, #128	@ 0x80
 8004920:	021b      	lsls	r3, r3, #8
 8004922:	429a      	cmp	r2, r3
 8004924:	d000      	beq.n	8004928 <UART_SetConfig+0x118>
 8004926:	e06f      	b.n	8004a08 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8004928:	231f      	movs	r3, #31
 800492a:	18fb      	adds	r3, r7, r3
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	2b08      	cmp	r3, #8
 8004930:	d01f      	beq.n	8004972 <UART_SetConfig+0x162>
 8004932:	dc22      	bgt.n	800497a <UART_SetConfig+0x16a>
 8004934:	2b04      	cmp	r3, #4
 8004936:	d017      	beq.n	8004968 <UART_SetConfig+0x158>
 8004938:	dc1f      	bgt.n	800497a <UART_SetConfig+0x16a>
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <UART_SetConfig+0x134>
 800493e:	2b02      	cmp	r3, #2
 8004940:	d005      	beq.n	800494e <UART_SetConfig+0x13e>
 8004942:	e01a      	b.n	800497a <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004944:	f7fe fd18 	bl	8003378 <HAL_RCC_GetPCLK1Freq>
 8004948:	0003      	movs	r3, r0
 800494a:	61bb      	str	r3, [r7, #24]
        break;
 800494c:	e01c      	b.n	8004988 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800494e:	4b6b      	ldr	r3, [pc, #428]	@ (8004afc <UART_SetConfig+0x2ec>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	2207      	movs	r2, #7
 8004956:	4013      	ands	r3, r2
 8004958:	3301      	adds	r3, #1
 800495a:	0019      	movs	r1, r3
 800495c:	4869      	ldr	r0, [pc, #420]	@ (8004b04 <UART_SetConfig+0x2f4>)
 800495e:	f7fb fbe5 	bl	800012c <__udivsi3>
 8004962:	0003      	movs	r3, r0
 8004964:	61bb      	str	r3, [r7, #24]
        break;
 8004966:	e00f      	b.n	8004988 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004968:	f7fe fca6 	bl	80032b8 <HAL_RCC_GetSysClockFreq>
 800496c:	0003      	movs	r3, r0
 800496e:	61bb      	str	r3, [r7, #24]
        break;
 8004970:	e00a      	b.n	8004988 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004972:	2380      	movs	r3, #128	@ 0x80
 8004974:	021b      	lsls	r3, r3, #8
 8004976:	61bb      	str	r3, [r7, #24]
        break;
 8004978:	e006      	b.n	8004988 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 800497a:	2300      	movs	r3, #0
 800497c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800497e:	231e      	movs	r3, #30
 8004980:	18fb      	adds	r3, r7, r3
 8004982:	2201      	movs	r2, #1
 8004984:	701a      	strb	r2, [r3, #0]
        break;
 8004986:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d100      	bne.n	8004990 <UART_SetConfig+0x180>
 800498e:	e097      	b.n	8004ac0 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004994:	4b5c      	ldr	r3, [pc, #368]	@ (8004b08 <UART_SetConfig+0x2f8>)
 8004996:	0052      	lsls	r2, r2, #1
 8004998:	5ad3      	ldrh	r3, [r2, r3]
 800499a:	0019      	movs	r1, r3
 800499c:	69b8      	ldr	r0, [r7, #24]
 800499e:	f7fb fbc5 	bl	800012c <__udivsi3>
 80049a2:	0003      	movs	r3, r0
 80049a4:	005a      	lsls	r2, r3, #1
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	085b      	lsrs	r3, r3, #1
 80049ac:	18d2      	adds	r2, r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	0019      	movs	r1, r3
 80049b4:	0010      	movs	r0, r2
 80049b6:	f7fb fbb9 	bl	800012c <__udivsi3>
 80049ba:	0003      	movs	r3, r0
 80049bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	2b0f      	cmp	r3, #15
 80049c2:	d91c      	bls.n	80049fe <UART_SetConfig+0x1ee>
 80049c4:	693a      	ldr	r2, [r7, #16]
 80049c6:	2380      	movs	r3, #128	@ 0x80
 80049c8:	025b      	lsls	r3, r3, #9
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d217      	bcs.n	80049fe <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	200e      	movs	r0, #14
 80049d4:	183b      	adds	r3, r7, r0
 80049d6:	210f      	movs	r1, #15
 80049d8:	438a      	bics	r2, r1
 80049da:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	085b      	lsrs	r3, r3, #1
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	2207      	movs	r2, #7
 80049e4:	4013      	ands	r3, r2
 80049e6:	b299      	uxth	r1, r3
 80049e8:	183b      	adds	r3, r7, r0
 80049ea:	183a      	adds	r2, r7, r0
 80049ec:	8812      	ldrh	r2, [r2, #0]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	183a      	adds	r2, r7, r0
 80049f8:	8812      	ldrh	r2, [r2, #0]
 80049fa:	60da      	str	r2, [r3, #12]
 80049fc:	e060      	b.n	8004ac0 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 80049fe:	231e      	movs	r3, #30
 8004a00:	18fb      	adds	r3, r7, r3
 8004a02:	2201      	movs	r2, #1
 8004a04:	701a      	strb	r2, [r3, #0]
 8004a06:	e05b      	b.n	8004ac0 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a08:	231f      	movs	r3, #31
 8004a0a:	18fb      	adds	r3, r7, r3
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	2b08      	cmp	r3, #8
 8004a10:	d01f      	beq.n	8004a52 <UART_SetConfig+0x242>
 8004a12:	dc22      	bgt.n	8004a5a <UART_SetConfig+0x24a>
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d017      	beq.n	8004a48 <UART_SetConfig+0x238>
 8004a18:	dc1f      	bgt.n	8004a5a <UART_SetConfig+0x24a>
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <UART_SetConfig+0x214>
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d005      	beq.n	8004a2e <UART_SetConfig+0x21e>
 8004a22:	e01a      	b.n	8004a5a <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a24:	f7fe fca8 	bl	8003378 <HAL_RCC_GetPCLK1Freq>
 8004a28:	0003      	movs	r3, r0
 8004a2a:	61bb      	str	r3, [r7, #24]
        break;
 8004a2c:	e01c      	b.n	8004a68 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8004a2e:	4b33      	ldr	r3, [pc, #204]	@ (8004afc <UART_SetConfig+0x2ec>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	095b      	lsrs	r3, r3, #5
 8004a34:	2207      	movs	r2, #7
 8004a36:	4013      	ands	r3, r2
 8004a38:	3301      	adds	r3, #1
 8004a3a:	0019      	movs	r1, r3
 8004a3c:	4831      	ldr	r0, [pc, #196]	@ (8004b04 <UART_SetConfig+0x2f4>)
 8004a3e:	f7fb fb75 	bl	800012c <__udivsi3>
 8004a42:	0003      	movs	r3, r0
 8004a44:	61bb      	str	r3, [r7, #24]
        break;
 8004a46:	e00f      	b.n	8004a68 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a48:	f7fe fc36 	bl	80032b8 <HAL_RCC_GetSysClockFreq>
 8004a4c:	0003      	movs	r3, r0
 8004a4e:	61bb      	str	r3, [r7, #24]
        break;
 8004a50:	e00a      	b.n	8004a68 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a52:	2380      	movs	r3, #128	@ 0x80
 8004a54:	021b      	lsls	r3, r3, #8
 8004a56:	61bb      	str	r3, [r7, #24]
        break;
 8004a58:	e006      	b.n	8004a68 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004a5e:	231e      	movs	r3, #30
 8004a60:	18fb      	adds	r3, r7, r3
 8004a62:	2201      	movs	r2, #1
 8004a64:	701a      	strb	r2, [r3, #0]
        break;
 8004a66:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d028      	beq.n	8004ac0 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a72:	4b25      	ldr	r3, [pc, #148]	@ (8004b08 <UART_SetConfig+0x2f8>)
 8004a74:	0052      	lsls	r2, r2, #1
 8004a76:	5ad3      	ldrh	r3, [r2, r3]
 8004a78:	0019      	movs	r1, r3
 8004a7a:	69b8      	ldr	r0, [r7, #24]
 8004a7c:	f7fb fb56 	bl	800012c <__udivsi3>
 8004a80:	0003      	movs	r3, r0
 8004a82:	001a      	movs	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	085b      	lsrs	r3, r3, #1
 8004a8a:	18d2      	adds	r2, r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	0019      	movs	r1, r3
 8004a92:	0010      	movs	r0, r2
 8004a94:	f7fb fb4a 	bl	800012c <__udivsi3>
 8004a98:	0003      	movs	r3, r0
 8004a9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	2b0f      	cmp	r3, #15
 8004aa0:	d90a      	bls.n	8004ab8 <UART_SetConfig+0x2a8>
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	2380      	movs	r3, #128	@ 0x80
 8004aa6:	025b      	lsls	r3, r3, #9
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d205      	bcs.n	8004ab8 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	60da      	str	r2, [r3, #12]
 8004ab6:	e003      	b.n	8004ac0 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8004ab8:	231e      	movs	r3, #30
 8004aba:	18fb      	adds	r3, r7, r3
 8004abc:	2201      	movs	r2, #1
 8004abe:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	226a      	movs	r2, #106	@ 0x6a
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2268      	movs	r2, #104	@ 0x68
 8004acc:	2101      	movs	r1, #1
 8004ace:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004adc:	231e      	movs	r3, #30
 8004ade:	18fb      	adds	r3, r7, r3
 8004ae0:	781b      	ldrb	r3, [r3, #0]
}
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	b008      	add	sp, #32
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	cfff69f3 	.word	0xcfff69f3
 8004af0:	ffffcfff 	.word	0xffffcfff
 8004af4:	11fff4ff 	.word	0x11fff4ff
 8004af8:	40013800 	.word	0x40013800
 8004afc:	40021000 	.word	0x40021000
 8004b00:	40004400 	.word	0x40004400
 8004b04:	02dc6c00 	.word	0x02dc6c00
 8004b08:	08005d34 	.word	0x08005d34

08004b0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b18:	2208      	movs	r2, #8
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	d00b      	beq.n	8004b36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	4a4a      	ldr	r2, [pc, #296]	@ (8004c50 <UART_AdvFeatureConfig+0x144>)
 8004b26:	4013      	ands	r3, r2
 8004b28:	0019      	movs	r1, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	d00b      	beq.n	8004b58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	4a43      	ldr	r2, [pc, #268]	@ (8004c54 <UART_AdvFeatureConfig+0x148>)
 8004b48:	4013      	ands	r3, r2
 8004b4a:	0019      	movs	r1, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5c:	2202      	movs	r2, #2
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d00b      	beq.n	8004b7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	4a3b      	ldr	r2, [pc, #236]	@ (8004c58 <UART_AdvFeatureConfig+0x14c>)
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	0019      	movs	r1, r3
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b7e:	2204      	movs	r2, #4
 8004b80:	4013      	ands	r3, r2
 8004b82:	d00b      	beq.n	8004b9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	4a34      	ldr	r2, [pc, #208]	@ (8004c5c <UART_AdvFeatureConfig+0x150>)
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	0019      	movs	r1, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba0:	2210      	movs	r2, #16
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	d00b      	beq.n	8004bbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	4a2c      	ldr	r2, [pc, #176]	@ (8004c60 <UART_AdvFeatureConfig+0x154>)
 8004bae:	4013      	ands	r3, r2
 8004bb0:	0019      	movs	r1, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc2:	2220      	movs	r2, #32
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	d00b      	beq.n	8004be0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	4a25      	ldr	r2, [pc, #148]	@ (8004c64 <UART_AdvFeatureConfig+0x158>)
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	0019      	movs	r1, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be4:	2240      	movs	r2, #64	@ 0x40
 8004be6:	4013      	ands	r3, r2
 8004be8:	d01d      	beq.n	8004c26 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	4a1d      	ldr	r2, [pc, #116]	@ (8004c68 <UART_AdvFeatureConfig+0x15c>)
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	0019      	movs	r1, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c06:	2380      	movs	r3, #128	@ 0x80
 8004c08:	035b      	lsls	r3, r3, #13
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d10b      	bne.n	8004c26 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	4a15      	ldr	r2, [pc, #84]	@ (8004c6c <UART_AdvFeatureConfig+0x160>)
 8004c16:	4013      	ands	r3, r2
 8004c18:	0019      	movs	r1, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	430a      	orrs	r2, r1
 8004c24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c2a:	2280      	movs	r2, #128	@ 0x80
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	d00b      	beq.n	8004c48 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	4a0e      	ldr	r2, [pc, #56]	@ (8004c70 <UART_AdvFeatureConfig+0x164>)
 8004c38:	4013      	ands	r3, r2
 8004c3a:	0019      	movs	r1, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	605a      	str	r2, [r3, #4]
  }
}
 8004c48:	46c0      	nop			@ (mov r8, r8)
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	b002      	add	sp, #8
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	ffff7fff 	.word	0xffff7fff
 8004c54:	fffdffff 	.word	0xfffdffff
 8004c58:	fffeffff 	.word	0xfffeffff
 8004c5c:	fffbffff 	.word	0xfffbffff
 8004c60:	ffffefff 	.word	0xffffefff
 8004c64:	ffffdfff 	.word	0xffffdfff
 8004c68:	ffefffff 	.word	0xffefffff
 8004c6c:	ff9fffff 	.word	0xff9fffff
 8004c70:	fff7ffff 	.word	0xfff7ffff

08004c74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b092      	sub	sp, #72	@ 0x48
 8004c78:	af02      	add	r7, sp, #8
 8004c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2290      	movs	r2, #144	@ 0x90
 8004c80:	2100      	movs	r1, #0
 8004c82:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c84:	f7fd f924 	bl	8001ed0 <HAL_GetTick>
 8004c88:	0003      	movs	r3, r0
 8004c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2208      	movs	r2, #8
 8004c94:	4013      	ands	r3, r2
 8004c96:	2b08      	cmp	r3, #8
 8004c98:	d12d      	bne.n	8004cf6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c9c:	2280      	movs	r2, #128	@ 0x80
 8004c9e:	0391      	lsls	r1, r2, #14
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	4a47      	ldr	r2, [pc, #284]	@ (8004dc0 <UART_CheckIdleState+0x14c>)
 8004ca4:	9200      	str	r2, [sp, #0]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f000 f88e 	bl	8004dc8 <UART_WaitOnFlagUntilTimeout>
 8004cac:	1e03      	subs	r3, r0, #0
 8004cae:	d022      	beq.n	8004cf6 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004cb0:	f3ef 8310 	mrs	r3, PRIMASK
 8004cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cba:	2301      	movs	r3, #1
 8004cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc0:	f383 8810 	msr	PRIMASK, r3
}
 8004cc4:	46c0      	nop			@ (mov r8, r8)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2180      	movs	r1, #128	@ 0x80
 8004cd2:	438a      	bics	r2, r1
 8004cd4:	601a      	str	r2, [r3, #0]
 8004cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cdc:	f383 8810 	msr	PRIMASK, r3
}
 8004ce0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2288      	movs	r2, #136	@ 0x88
 8004ce6:	2120      	movs	r1, #32
 8004ce8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2284      	movs	r2, #132	@ 0x84
 8004cee:	2100      	movs	r1, #0
 8004cf0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e060      	b.n	8004db8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2204      	movs	r2, #4
 8004cfe:	4013      	ands	r3, r2
 8004d00:	2b04      	cmp	r3, #4
 8004d02:	d146      	bne.n	8004d92 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d06:	2280      	movs	r2, #128	@ 0x80
 8004d08:	03d1      	lsls	r1, r2, #15
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	4a2c      	ldr	r2, [pc, #176]	@ (8004dc0 <UART_CheckIdleState+0x14c>)
 8004d0e:	9200      	str	r2, [sp, #0]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f000 f859 	bl	8004dc8 <UART_WaitOnFlagUntilTimeout>
 8004d16:	1e03      	subs	r3, r0, #0
 8004d18:	d03b      	beq.n	8004d92 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004d1a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d1e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d20:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d22:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d24:	2301      	movs	r3, #1
 8004d26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f383 8810 	msr	PRIMASK, r3
}
 8004d2e:	46c0      	nop			@ (mov r8, r8)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4922      	ldr	r1, [pc, #136]	@ (8004dc4 <UART_CheckIdleState+0x150>)
 8004d3c:	400a      	ands	r2, r1
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d42:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f383 8810 	msr	PRIMASK, r3
}
 8004d4a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004d4c:	f3ef 8310 	mrs	r3, PRIMASK
 8004d50:	61bb      	str	r3, [r7, #24]
  return(result);
 8004d52:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d54:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d56:	2301      	movs	r3, #1
 8004d58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	f383 8810 	msr	PRIMASK, r3
}
 8004d60:	46c0      	nop			@ (mov r8, r8)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	438a      	bics	r2, r1
 8004d70:	609a      	str	r2, [r3, #8]
 8004d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d74:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d76:	6a3b      	ldr	r3, [r7, #32]
 8004d78:	f383 8810 	msr	PRIMASK, r3
}
 8004d7c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	228c      	movs	r2, #140	@ 0x8c
 8004d82:	2120      	movs	r1, #32
 8004d84:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2284      	movs	r2, #132	@ 0x84
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e012      	b.n	8004db8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2288      	movs	r2, #136	@ 0x88
 8004d96:	2120      	movs	r1, #32
 8004d98:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	228c      	movs	r2, #140	@ 0x8c
 8004d9e:	2120      	movs	r1, #32
 8004da0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2284      	movs	r2, #132	@ 0x84
 8004db2:	2100      	movs	r1, #0
 8004db4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	0018      	movs	r0, r3
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	b010      	add	sp, #64	@ 0x40
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	01ffffff 	.word	0x01ffffff
 8004dc4:	fffffedf 	.word	0xfffffedf

08004dc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	603b      	str	r3, [r7, #0]
 8004dd4:	1dfb      	adds	r3, r7, #7
 8004dd6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dd8:	e051      	b.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	3301      	adds	r3, #1
 8004dde:	d04e      	beq.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004de0:	f7fd f876 	bl	8001ed0 <HAL_GetTick>
 8004de4:	0002      	movs	r2, r0
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d302      	bcc.n	8004df6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e051      	b.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2204      	movs	r2, #4
 8004e02:	4013      	ands	r3, r2
 8004e04:	d03b      	beq.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xb6>
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	2b80      	cmp	r3, #128	@ 0x80
 8004e0a:	d038      	beq.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xb6>
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b40      	cmp	r3, #64	@ 0x40
 8004e10:	d035      	beq.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	2208      	movs	r2, #8
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	2b08      	cmp	r3, #8
 8004e1e:	d111      	bne.n	8004e44 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2208      	movs	r2, #8
 8004e26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	f000 f83c 	bl	8004ea8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2290      	movs	r2, #144	@ 0x90
 8004e34:	2108      	movs	r1, #8
 8004e36:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2284      	movs	r2, #132	@ 0x84
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e02c      	b.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	69da      	ldr	r2, [r3, #28]
 8004e4a:	2380      	movs	r3, #128	@ 0x80
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	401a      	ands	r2, r3
 8004e50:	2380      	movs	r3, #128	@ 0x80
 8004e52:	011b      	lsls	r3, r3, #4
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d112      	bne.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2280      	movs	r2, #128	@ 0x80
 8004e5e:	0112      	lsls	r2, r2, #4
 8004e60:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	0018      	movs	r0, r3
 8004e66:	f000 f81f 	bl	8004ea8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2290      	movs	r2, #144	@ 0x90
 8004e6e:	2120      	movs	r1, #32
 8004e70:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2284      	movs	r2, #132	@ 0x84
 8004e76:	2100      	movs	r1, #0
 8004e78:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e00f      	b.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	4013      	ands	r3, r2
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	425a      	negs	r2, r3
 8004e8e:	4153      	adcs	r3, r2
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	001a      	movs	r2, r3
 8004e94:	1dfb      	adds	r3, r7, #7
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d09e      	beq.n	8004dda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
}
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	b004      	add	sp, #16
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08e      	sub	sp, #56	@ 0x38
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004eb0:	f3ef 8310 	mrs	r3, PRIMASK
 8004eb4:	617b      	str	r3, [r7, #20]
  return(result);
 8004eb6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004eba:	2301      	movs	r3, #1
 8004ebc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	f383 8810 	msr	PRIMASK, r3
}
 8004ec4:	46c0      	nop			@ (mov r8, r8)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4926      	ldr	r1, [pc, #152]	@ (8004f6c <UART_EndRxTransfer+0xc4>)
 8004ed2:	400a      	ands	r2, r1
 8004ed4:	601a      	str	r2, [r3, #0]
 8004ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ed8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	f383 8810 	msr	PRIMASK, r3
}
 8004ee0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004ee2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ee6:	623b      	str	r3, [r7, #32]
  return(result);
 8004ee8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004eea:	633b      	str	r3, [r7, #48]	@ 0x30
 8004eec:	2301      	movs	r3, #1
 8004eee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef2:	f383 8810 	msr	PRIMASK, r3
}
 8004ef6:	46c0      	nop			@ (mov r8, r8)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689a      	ldr	r2, [r3, #8]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	491b      	ldr	r1, [pc, #108]	@ (8004f70 <UART_EndRxTransfer+0xc8>)
 8004f04:	400a      	ands	r2, r1
 8004f06:	609a      	str	r2, [r3, #8]
 8004f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0e:	f383 8810 	msr	PRIMASK, r3
}
 8004f12:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d118      	bne.n	8004f4e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f20:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f22:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f26:	2301      	movs	r3, #1
 8004f28:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f383 8810 	msr	PRIMASK, r3
}
 8004f30:	46c0      	nop			@ (mov r8, r8)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2110      	movs	r1, #16
 8004f3e:	438a      	bics	r2, r1
 8004f40:	601a      	str	r2, [r3, #0]
 8004f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f383 8810 	msr	PRIMASK, r3
}
 8004f4c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	228c      	movs	r2, #140	@ 0x8c
 8004f52:	2120      	movs	r1, #32
 8004f54:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004f62:	46c0      	nop			@ (mov r8, r8)
 8004f64:	46bd      	mov	sp, r7
 8004f66:	b00e      	add	sp, #56	@ 0x38
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	46c0      	nop			@ (mov r8, r8)
 8004f6c:	fffffedf 	.word	0xfffffedf
 8004f70:	effffffe 	.word	0xeffffffe

08004f74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2284      	movs	r2, #132	@ 0x84
 8004f80:	5c9b      	ldrb	r3, [r3, r2]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d101      	bne.n	8004f8a <HAL_UARTEx_DisableFifoMode+0x16>
 8004f86:	2302      	movs	r3, #2
 8004f88:	e027      	b.n	8004fda <HAL_UARTEx_DisableFifoMode+0x66>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2284      	movs	r2, #132	@ 0x84
 8004f8e:	2101      	movs	r1, #1
 8004f90:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2288      	movs	r2, #136	@ 0x88
 8004f96:	2124      	movs	r1, #36	@ 0x24
 8004f98:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2101      	movs	r1, #1
 8004fae:	438a      	bics	r2, r1
 8004fb0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8004fe4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2288      	movs	r2, #136	@ 0x88
 8004fcc:	2120      	movs	r1, #32
 8004fce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2284      	movs	r2, #132	@ 0x84
 8004fd4:	2100      	movs	r1, #0
 8004fd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	0018      	movs	r0, r3
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	b004      	add	sp, #16
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	46c0      	nop			@ (mov r8, r8)
 8004fe4:	dfffffff 	.word	0xdfffffff

08004fe8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2284      	movs	r2, #132	@ 0x84
 8004ff6:	5c9b      	ldrb	r3, [r3, r2]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d101      	bne.n	8005000 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	e02e      	b.n	800505e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2284      	movs	r2, #132	@ 0x84
 8005004:	2101      	movs	r1, #1
 8005006:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2288      	movs	r2, #136	@ 0x88
 800500c:	2124      	movs	r1, #36	@ 0x24
 800500e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2101      	movs	r1, #1
 8005024:	438a      	bics	r2, r1
 8005026:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	08d9      	lsrs	r1, r3, #3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	0018      	movs	r0, r3
 8005040:	f000 f854 	bl	80050ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2288      	movs	r2, #136	@ 0x88
 8005050:	2120      	movs	r1, #32
 8005052:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2284      	movs	r2, #132	@ 0x84
 8005058:	2100      	movs	r1, #0
 800505a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	0018      	movs	r0, r3
 8005060:	46bd      	mov	sp, r7
 8005062:	b004      	add	sp, #16
 8005064:	bd80      	pop	{r7, pc}
	...

08005068 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2284      	movs	r2, #132	@ 0x84
 8005076:	5c9b      	ldrb	r3, [r3, r2]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d101      	bne.n	8005080 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800507c:	2302      	movs	r3, #2
 800507e:	e02f      	b.n	80050e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2284      	movs	r2, #132	@ 0x84
 8005084:	2101      	movs	r1, #1
 8005086:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2288      	movs	r2, #136	@ 0x88
 800508c:	2124      	movs	r1, #36	@ 0x24
 800508e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2101      	movs	r1, #1
 80050a4:	438a      	bics	r2, r1
 80050a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	4a0e      	ldr	r2, [pc, #56]	@ (80050e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80050b0:	4013      	ands	r3, r2
 80050b2:	0019      	movs	r1, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	683a      	ldr	r2, [r7, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	0018      	movs	r0, r3
 80050c2:	f000 f813 	bl	80050ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2288      	movs	r2, #136	@ 0x88
 80050d2:	2120      	movs	r1, #32
 80050d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2284      	movs	r2, #132	@ 0x84
 80050da:	2100      	movs	r1, #0
 80050dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	0018      	movs	r0, r3
 80050e2:	46bd      	mov	sp, r7
 80050e4:	b004      	add	sp, #16
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	f1ffffff 	.word	0xf1ffffff

080050ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80050ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d108      	bne.n	800510e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	226a      	movs	r2, #106	@ 0x6a
 8005100:	2101      	movs	r1, #1
 8005102:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2268      	movs	r2, #104	@ 0x68
 8005108:	2101      	movs	r1, #1
 800510a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800510c:	e043      	b.n	8005196 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800510e:	260f      	movs	r6, #15
 8005110:	19bb      	adds	r3, r7, r6
 8005112:	2208      	movs	r2, #8
 8005114:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005116:	200e      	movs	r0, #14
 8005118:	183b      	adds	r3, r7, r0
 800511a:	2208      	movs	r2, #8
 800511c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	0e5b      	lsrs	r3, r3, #25
 8005126:	b2da      	uxtb	r2, r3
 8005128:	240d      	movs	r4, #13
 800512a:	193b      	adds	r3, r7, r4
 800512c:	2107      	movs	r1, #7
 800512e:	400a      	ands	r2, r1
 8005130:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	0f5b      	lsrs	r3, r3, #29
 800513a:	b2da      	uxtb	r2, r3
 800513c:	250c      	movs	r5, #12
 800513e:	197b      	adds	r3, r7, r5
 8005140:	2107      	movs	r1, #7
 8005142:	400a      	ands	r2, r1
 8005144:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005146:	183b      	adds	r3, r7, r0
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	197a      	adds	r2, r7, r5
 800514c:	7812      	ldrb	r2, [r2, #0]
 800514e:	4914      	ldr	r1, [pc, #80]	@ (80051a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8005150:	5c8a      	ldrb	r2, [r1, r2]
 8005152:	435a      	muls	r2, r3
 8005154:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005156:	197b      	adds	r3, r7, r5
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	4a12      	ldr	r2, [pc, #72]	@ (80051a4 <UARTEx_SetNbDataToProcess+0xb8>)
 800515c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800515e:	0019      	movs	r1, r3
 8005160:	f7fb f86e 	bl	8000240 <__divsi3>
 8005164:	0003      	movs	r3, r0
 8005166:	b299      	uxth	r1, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	226a      	movs	r2, #106	@ 0x6a
 800516c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800516e:	19bb      	adds	r3, r7, r6
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	193a      	adds	r2, r7, r4
 8005174:	7812      	ldrb	r2, [r2, #0]
 8005176:	490a      	ldr	r1, [pc, #40]	@ (80051a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8005178:	5c8a      	ldrb	r2, [r1, r2]
 800517a:	435a      	muls	r2, r3
 800517c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800517e:	193b      	adds	r3, r7, r4
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	4a08      	ldr	r2, [pc, #32]	@ (80051a4 <UARTEx_SetNbDataToProcess+0xb8>)
 8005184:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005186:	0019      	movs	r1, r3
 8005188:	f7fb f85a 	bl	8000240 <__divsi3>
 800518c:	0003      	movs	r3, r0
 800518e:	b299      	uxth	r1, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2268      	movs	r2, #104	@ 0x68
 8005194:	5299      	strh	r1, [r3, r2]
}
 8005196:	46c0      	nop			@ (mov r8, r8)
 8005198:	46bd      	mov	sp, r7
 800519a:	b005      	add	sp, #20
 800519c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800519e:	46c0      	nop			@ (mov r8, r8)
 80051a0:	08005d4c 	.word	0x08005d4c
 80051a4:	08005d54 	.word	0x08005d54

080051a8 <siprintf>:
 80051a8:	b40e      	push	{r1, r2, r3}
 80051aa:	b510      	push	{r4, lr}
 80051ac:	2400      	movs	r4, #0
 80051ae:	490c      	ldr	r1, [pc, #48]	@ (80051e0 <siprintf+0x38>)
 80051b0:	b09d      	sub	sp, #116	@ 0x74
 80051b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80051b4:	9002      	str	r0, [sp, #8]
 80051b6:	9006      	str	r0, [sp, #24]
 80051b8:	9107      	str	r1, [sp, #28]
 80051ba:	9104      	str	r1, [sp, #16]
 80051bc:	4809      	ldr	r0, [pc, #36]	@ (80051e4 <siprintf+0x3c>)
 80051be:	490a      	ldr	r1, [pc, #40]	@ (80051e8 <siprintf+0x40>)
 80051c0:	cb04      	ldmia	r3!, {r2}
 80051c2:	9105      	str	r1, [sp, #20]
 80051c4:	6800      	ldr	r0, [r0, #0]
 80051c6:	a902      	add	r1, sp, #8
 80051c8:	9301      	str	r3, [sp, #4]
 80051ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80051cc:	f000 f99e 	bl	800550c <_svfiprintf_r>
 80051d0:	9b02      	ldr	r3, [sp, #8]
 80051d2:	701c      	strb	r4, [r3, #0]
 80051d4:	b01d      	add	sp, #116	@ 0x74
 80051d6:	bc10      	pop	{r4}
 80051d8:	bc08      	pop	{r3}
 80051da:	b003      	add	sp, #12
 80051dc:	4718      	bx	r3
 80051de:	46c0      	nop			@ (mov r8, r8)
 80051e0:	7fffffff 	.word	0x7fffffff
 80051e4:	20000018 	.word	0x20000018
 80051e8:	ffff0208 	.word	0xffff0208

080051ec <memset>:
 80051ec:	0003      	movs	r3, r0
 80051ee:	1882      	adds	r2, r0, r2
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d100      	bne.n	80051f6 <memset+0xa>
 80051f4:	4770      	bx	lr
 80051f6:	7019      	strb	r1, [r3, #0]
 80051f8:	3301      	adds	r3, #1
 80051fa:	e7f9      	b.n	80051f0 <memset+0x4>

080051fc <__errno>:
 80051fc:	4b01      	ldr	r3, [pc, #4]	@ (8005204 <__errno+0x8>)
 80051fe:	6818      	ldr	r0, [r3, #0]
 8005200:	4770      	bx	lr
 8005202:	46c0      	nop			@ (mov r8, r8)
 8005204:	20000018 	.word	0x20000018

08005208 <__libc_init_array>:
 8005208:	b570      	push	{r4, r5, r6, lr}
 800520a:	2600      	movs	r6, #0
 800520c:	4c0c      	ldr	r4, [pc, #48]	@ (8005240 <__libc_init_array+0x38>)
 800520e:	4d0d      	ldr	r5, [pc, #52]	@ (8005244 <__libc_init_array+0x3c>)
 8005210:	1b64      	subs	r4, r4, r5
 8005212:	10a4      	asrs	r4, r4, #2
 8005214:	42a6      	cmp	r6, r4
 8005216:	d109      	bne.n	800522c <__libc_init_array+0x24>
 8005218:	2600      	movs	r6, #0
 800521a:	f000 fc61 	bl	8005ae0 <_init>
 800521e:	4c0a      	ldr	r4, [pc, #40]	@ (8005248 <__libc_init_array+0x40>)
 8005220:	4d0a      	ldr	r5, [pc, #40]	@ (800524c <__libc_init_array+0x44>)
 8005222:	1b64      	subs	r4, r4, r5
 8005224:	10a4      	asrs	r4, r4, #2
 8005226:	42a6      	cmp	r6, r4
 8005228:	d105      	bne.n	8005236 <__libc_init_array+0x2e>
 800522a:	bd70      	pop	{r4, r5, r6, pc}
 800522c:	00b3      	lsls	r3, r6, #2
 800522e:	58eb      	ldr	r3, [r5, r3]
 8005230:	4798      	blx	r3
 8005232:	3601      	adds	r6, #1
 8005234:	e7ee      	b.n	8005214 <__libc_init_array+0xc>
 8005236:	00b3      	lsls	r3, r6, #2
 8005238:	58eb      	ldr	r3, [r5, r3]
 800523a:	4798      	blx	r3
 800523c:	3601      	adds	r6, #1
 800523e:	e7f2      	b.n	8005226 <__libc_init_array+0x1e>
 8005240:	08005d90 	.word	0x08005d90
 8005244:	08005d90 	.word	0x08005d90
 8005248:	08005d94 	.word	0x08005d94
 800524c:	08005d90 	.word	0x08005d90

08005250 <__retarget_lock_acquire_recursive>:
 8005250:	4770      	bx	lr

08005252 <__retarget_lock_release_recursive>:
 8005252:	4770      	bx	lr

08005254 <_free_r>:
 8005254:	b570      	push	{r4, r5, r6, lr}
 8005256:	0005      	movs	r5, r0
 8005258:	1e0c      	subs	r4, r1, #0
 800525a:	d010      	beq.n	800527e <_free_r+0x2a>
 800525c:	3c04      	subs	r4, #4
 800525e:	6823      	ldr	r3, [r4, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	da00      	bge.n	8005266 <_free_r+0x12>
 8005264:	18e4      	adds	r4, r4, r3
 8005266:	0028      	movs	r0, r5
 8005268:	f000 f8e0 	bl	800542c <__malloc_lock>
 800526c:	4a1d      	ldr	r2, [pc, #116]	@ (80052e4 <_free_r+0x90>)
 800526e:	6813      	ldr	r3, [r2, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d105      	bne.n	8005280 <_free_r+0x2c>
 8005274:	6063      	str	r3, [r4, #4]
 8005276:	6014      	str	r4, [r2, #0]
 8005278:	0028      	movs	r0, r5
 800527a:	f000 f8df 	bl	800543c <__malloc_unlock>
 800527e:	bd70      	pop	{r4, r5, r6, pc}
 8005280:	42a3      	cmp	r3, r4
 8005282:	d908      	bls.n	8005296 <_free_r+0x42>
 8005284:	6820      	ldr	r0, [r4, #0]
 8005286:	1821      	adds	r1, r4, r0
 8005288:	428b      	cmp	r3, r1
 800528a:	d1f3      	bne.n	8005274 <_free_r+0x20>
 800528c:	6819      	ldr	r1, [r3, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	1809      	adds	r1, r1, r0
 8005292:	6021      	str	r1, [r4, #0]
 8005294:	e7ee      	b.n	8005274 <_free_r+0x20>
 8005296:	001a      	movs	r2, r3
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <_free_r+0x4e>
 800529e:	42a3      	cmp	r3, r4
 80052a0:	d9f9      	bls.n	8005296 <_free_r+0x42>
 80052a2:	6811      	ldr	r1, [r2, #0]
 80052a4:	1850      	adds	r0, r2, r1
 80052a6:	42a0      	cmp	r0, r4
 80052a8:	d10b      	bne.n	80052c2 <_free_r+0x6e>
 80052aa:	6820      	ldr	r0, [r4, #0]
 80052ac:	1809      	adds	r1, r1, r0
 80052ae:	1850      	adds	r0, r2, r1
 80052b0:	6011      	str	r1, [r2, #0]
 80052b2:	4283      	cmp	r3, r0
 80052b4:	d1e0      	bne.n	8005278 <_free_r+0x24>
 80052b6:	6818      	ldr	r0, [r3, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	1841      	adds	r1, r0, r1
 80052bc:	6011      	str	r1, [r2, #0]
 80052be:	6053      	str	r3, [r2, #4]
 80052c0:	e7da      	b.n	8005278 <_free_r+0x24>
 80052c2:	42a0      	cmp	r0, r4
 80052c4:	d902      	bls.n	80052cc <_free_r+0x78>
 80052c6:	230c      	movs	r3, #12
 80052c8:	602b      	str	r3, [r5, #0]
 80052ca:	e7d5      	b.n	8005278 <_free_r+0x24>
 80052cc:	6820      	ldr	r0, [r4, #0]
 80052ce:	1821      	adds	r1, r4, r0
 80052d0:	428b      	cmp	r3, r1
 80052d2:	d103      	bne.n	80052dc <_free_r+0x88>
 80052d4:	6819      	ldr	r1, [r3, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	1809      	adds	r1, r1, r0
 80052da:	6021      	str	r1, [r4, #0]
 80052dc:	6063      	str	r3, [r4, #4]
 80052de:	6054      	str	r4, [r2, #4]
 80052e0:	e7ca      	b.n	8005278 <_free_r+0x24>
 80052e2:	46c0      	nop			@ (mov r8, r8)
 80052e4:	200003dc 	.word	0x200003dc

080052e8 <sbrk_aligned>:
 80052e8:	b570      	push	{r4, r5, r6, lr}
 80052ea:	4e0f      	ldr	r6, [pc, #60]	@ (8005328 <sbrk_aligned+0x40>)
 80052ec:	000d      	movs	r5, r1
 80052ee:	6831      	ldr	r1, [r6, #0]
 80052f0:	0004      	movs	r4, r0
 80052f2:	2900      	cmp	r1, #0
 80052f4:	d102      	bne.n	80052fc <sbrk_aligned+0x14>
 80052f6:	f000 fb95 	bl	8005a24 <_sbrk_r>
 80052fa:	6030      	str	r0, [r6, #0]
 80052fc:	0029      	movs	r1, r5
 80052fe:	0020      	movs	r0, r4
 8005300:	f000 fb90 	bl	8005a24 <_sbrk_r>
 8005304:	1c43      	adds	r3, r0, #1
 8005306:	d103      	bne.n	8005310 <sbrk_aligned+0x28>
 8005308:	2501      	movs	r5, #1
 800530a:	426d      	negs	r5, r5
 800530c:	0028      	movs	r0, r5
 800530e:	bd70      	pop	{r4, r5, r6, pc}
 8005310:	2303      	movs	r3, #3
 8005312:	1cc5      	adds	r5, r0, #3
 8005314:	439d      	bics	r5, r3
 8005316:	42a8      	cmp	r0, r5
 8005318:	d0f8      	beq.n	800530c <sbrk_aligned+0x24>
 800531a:	1a29      	subs	r1, r5, r0
 800531c:	0020      	movs	r0, r4
 800531e:	f000 fb81 	bl	8005a24 <_sbrk_r>
 8005322:	3001      	adds	r0, #1
 8005324:	d1f2      	bne.n	800530c <sbrk_aligned+0x24>
 8005326:	e7ef      	b.n	8005308 <sbrk_aligned+0x20>
 8005328:	200003d8 	.word	0x200003d8

0800532c <_malloc_r>:
 800532c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800532e:	2203      	movs	r2, #3
 8005330:	1ccb      	adds	r3, r1, #3
 8005332:	4393      	bics	r3, r2
 8005334:	3308      	adds	r3, #8
 8005336:	0005      	movs	r5, r0
 8005338:	001f      	movs	r7, r3
 800533a:	2b0c      	cmp	r3, #12
 800533c:	d234      	bcs.n	80053a8 <_malloc_r+0x7c>
 800533e:	270c      	movs	r7, #12
 8005340:	42b9      	cmp	r1, r7
 8005342:	d833      	bhi.n	80053ac <_malloc_r+0x80>
 8005344:	0028      	movs	r0, r5
 8005346:	f000 f871 	bl	800542c <__malloc_lock>
 800534a:	4e37      	ldr	r6, [pc, #220]	@ (8005428 <_malloc_r+0xfc>)
 800534c:	6833      	ldr	r3, [r6, #0]
 800534e:	001c      	movs	r4, r3
 8005350:	2c00      	cmp	r4, #0
 8005352:	d12f      	bne.n	80053b4 <_malloc_r+0x88>
 8005354:	0039      	movs	r1, r7
 8005356:	0028      	movs	r0, r5
 8005358:	f7ff ffc6 	bl	80052e8 <sbrk_aligned>
 800535c:	0004      	movs	r4, r0
 800535e:	1c43      	adds	r3, r0, #1
 8005360:	d15f      	bne.n	8005422 <_malloc_r+0xf6>
 8005362:	6834      	ldr	r4, [r6, #0]
 8005364:	9400      	str	r4, [sp, #0]
 8005366:	9b00      	ldr	r3, [sp, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d14a      	bne.n	8005402 <_malloc_r+0xd6>
 800536c:	2c00      	cmp	r4, #0
 800536e:	d052      	beq.n	8005416 <_malloc_r+0xea>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	0028      	movs	r0, r5
 8005374:	18e3      	adds	r3, r4, r3
 8005376:	9900      	ldr	r1, [sp, #0]
 8005378:	9301      	str	r3, [sp, #4]
 800537a:	f000 fb53 	bl	8005a24 <_sbrk_r>
 800537e:	9b01      	ldr	r3, [sp, #4]
 8005380:	4283      	cmp	r3, r0
 8005382:	d148      	bne.n	8005416 <_malloc_r+0xea>
 8005384:	6823      	ldr	r3, [r4, #0]
 8005386:	0028      	movs	r0, r5
 8005388:	1aff      	subs	r7, r7, r3
 800538a:	0039      	movs	r1, r7
 800538c:	f7ff ffac 	bl	80052e8 <sbrk_aligned>
 8005390:	3001      	adds	r0, #1
 8005392:	d040      	beq.n	8005416 <_malloc_r+0xea>
 8005394:	6823      	ldr	r3, [r4, #0]
 8005396:	19db      	adds	r3, r3, r7
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	6833      	ldr	r3, [r6, #0]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	2a00      	cmp	r2, #0
 80053a0:	d133      	bne.n	800540a <_malloc_r+0xde>
 80053a2:	9b00      	ldr	r3, [sp, #0]
 80053a4:	6033      	str	r3, [r6, #0]
 80053a6:	e019      	b.n	80053dc <_malloc_r+0xb0>
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	dac9      	bge.n	8005340 <_malloc_r+0x14>
 80053ac:	230c      	movs	r3, #12
 80053ae:	602b      	str	r3, [r5, #0]
 80053b0:	2000      	movs	r0, #0
 80053b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80053b4:	6821      	ldr	r1, [r4, #0]
 80053b6:	1bc9      	subs	r1, r1, r7
 80053b8:	d420      	bmi.n	80053fc <_malloc_r+0xd0>
 80053ba:	290b      	cmp	r1, #11
 80053bc:	d90a      	bls.n	80053d4 <_malloc_r+0xa8>
 80053be:	19e2      	adds	r2, r4, r7
 80053c0:	6027      	str	r7, [r4, #0]
 80053c2:	42a3      	cmp	r3, r4
 80053c4:	d104      	bne.n	80053d0 <_malloc_r+0xa4>
 80053c6:	6032      	str	r2, [r6, #0]
 80053c8:	6863      	ldr	r3, [r4, #4]
 80053ca:	6011      	str	r1, [r2, #0]
 80053cc:	6053      	str	r3, [r2, #4]
 80053ce:	e005      	b.n	80053dc <_malloc_r+0xb0>
 80053d0:	605a      	str	r2, [r3, #4]
 80053d2:	e7f9      	b.n	80053c8 <_malloc_r+0x9c>
 80053d4:	6862      	ldr	r2, [r4, #4]
 80053d6:	42a3      	cmp	r3, r4
 80053d8:	d10e      	bne.n	80053f8 <_malloc_r+0xcc>
 80053da:	6032      	str	r2, [r6, #0]
 80053dc:	0028      	movs	r0, r5
 80053de:	f000 f82d 	bl	800543c <__malloc_unlock>
 80053e2:	0020      	movs	r0, r4
 80053e4:	2207      	movs	r2, #7
 80053e6:	300b      	adds	r0, #11
 80053e8:	1d23      	adds	r3, r4, #4
 80053ea:	4390      	bics	r0, r2
 80053ec:	1ac2      	subs	r2, r0, r3
 80053ee:	4298      	cmp	r0, r3
 80053f0:	d0df      	beq.n	80053b2 <_malloc_r+0x86>
 80053f2:	1a1b      	subs	r3, r3, r0
 80053f4:	50a3      	str	r3, [r4, r2]
 80053f6:	e7dc      	b.n	80053b2 <_malloc_r+0x86>
 80053f8:	605a      	str	r2, [r3, #4]
 80053fa:	e7ef      	b.n	80053dc <_malloc_r+0xb0>
 80053fc:	0023      	movs	r3, r4
 80053fe:	6864      	ldr	r4, [r4, #4]
 8005400:	e7a6      	b.n	8005350 <_malloc_r+0x24>
 8005402:	9c00      	ldr	r4, [sp, #0]
 8005404:	6863      	ldr	r3, [r4, #4]
 8005406:	9300      	str	r3, [sp, #0]
 8005408:	e7ad      	b.n	8005366 <_malloc_r+0x3a>
 800540a:	001a      	movs	r2, r3
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	42a3      	cmp	r3, r4
 8005410:	d1fb      	bne.n	800540a <_malloc_r+0xde>
 8005412:	2300      	movs	r3, #0
 8005414:	e7da      	b.n	80053cc <_malloc_r+0xa0>
 8005416:	230c      	movs	r3, #12
 8005418:	0028      	movs	r0, r5
 800541a:	602b      	str	r3, [r5, #0]
 800541c:	f000 f80e 	bl	800543c <__malloc_unlock>
 8005420:	e7c6      	b.n	80053b0 <_malloc_r+0x84>
 8005422:	6007      	str	r7, [r0, #0]
 8005424:	e7da      	b.n	80053dc <_malloc_r+0xb0>
 8005426:	46c0      	nop			@ (mov r8, r8)
 8005428:	200003dc 	.word	0x200003dc

0800542c <__malloc_lock>:
 800542c:	b510      	push	{r4, lr}
 800542e:	4802      	ldr	r0, [pc, #8]	@ (8005438 <__malloc_lock+0xc>)
 8005430:	f7ff ff0e 	bl	8005250 <__retarget_lock_acquire_recursive>
 8005434:	bd10      	pop	{r4, pc}
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	200003d4 	.word	0x200003d4

0800543c <__malloc_unlock>:
 800543c:	b510      	push	{r4, lr}
 800543e:	4802      	ldr	r0, [pc, #8]	@ (8005448 <__malloc_unlock+0xc>)
 8005440:	f7ff ff07 	bl	8005252 <__retarget_lock_release_recursive>
 8005444:	bd10      	pop	{r4, pc}
 8005446:	46c0      	nop			@ (mov r8, r8)
 8005448:	200003d4 	.word	0x200003d4

0800544c <__ssputs_r>:
 800544c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800544e:	688e      	ldr	r6, [r1, #8]
 8005450:	b085      	sub	sp, #20
 8005452:	001f      	movs	r7, r3
 8005454:	000c      	movs	r4, r1
 8005456:	680b      	ldr	r3, [r1, #0]
 8005458:	9002      	str	r0, [sp, #8]
 800545a:	9203      	str	r2, [sp, #12]
 800545c:	42be      	cmp	r6, r7
 800545e:	d830      	bhi.n	80054c2 <__ssputs_r+0x76>
 8005460:	210c      	movs	r1, #12
 8005462:	5e62      	ldrsh	r2, [r4, r1]
 8005464:	2190      	movs	r1, #144	@ 0x90
 8005466:	00c9      	lsls	r1, r1, #3
 8005468:	420a      	tst	r2, r1
 800546a:	d028      	beq.n	80054be <__ssputs_r+0x72>
 800546c:	2003      	movs	r0, #3
 800546e:	6921      	ldr	r1, [r4, #16]
 8005470:	1a5b      	subs	r3, r3, r1
 8005472:	9301      	str	r3, [sp, #4]
 8005474:	6963      	ldr	r3, [r4, #20]
 8005476:	4343      	muls	r3, r0
 8005478:	9801      	ldr	r0, [sp, #4]
 800547a:	0fdd      	lsrs	r5, r3, #31
 800547c:	18ed      	adds	r5, r5, r3
 800547e:	1c7b      	adds	r3, r7, #1
 8005480:	181b      	adds	r3, r3, r0
 8005482:	106d      	asrs	r5, r5, #1
 8005484:	42ab      	cmp	r3, r5
 8005486:	d900      	bls.n	800548a <__ssputs_r+0x3e>
 8005488:	001d      	movs	r5, r3
 800548a:	0552      	lsls	r2, r2, #21
 800548c:	d528      	bpl.n	80054e0 <__ssputs_r+0x94>
 800548e:	0029      	movs	r1, r5
 8005490:	9802      	ldr	r0, [sp, #8]
 8005492:	f7ff ff4b 	bl	800532c <_malloc_r>
 8005496:	1e06      	subs	r6, r0, #0
 8005498:	d02c      	beq.n	80054f4 <__ssputs_r+0xa8>
 800549a:	9a01      	ldr	r2, [sp, #4]
 800549c:	6921      	ldr	r1, [r4, #16]
 800549e:	f000 fade 	bl	8005a5e <memcpy>
 80054a2:	89a2      	ldrh	r2, [r4, #12]
 80054a4:	4b18      	ldr	r3, [pc, #96]	@ (8005508 <__ssputs_r+0xbc>)
 80054a6:	401a      	ands	r2, r3
 80054a8:	2380      	movs	r3, #128	@ 0x80
 80054aa:	4313      	orrs	r3, r2
 80054ac:	81a3      	strh	r3, [r4, #12]
 80054ae:	9b01      	ldr	r3, [sp, #4]
 80054b0:	6126      	str	r6, [r4, #16]
 80054b2:	18f6      	adds	r6, r6, r3
 80054b4:	6026      	str	r6, [r4, #0]
 80054b6:	003e      	movs	r6, r7
 80054b8:	6165      	str	r5, [r4, #20]
 80054ba:	1aed      	subs	r5, r5, r3
 80054bc:	60a5      	str	r5, [r4, #8]
 80054be:	42be      	cmp	r6, r7
 80054c0:	d900      	bls.n	80054c4 <__ssputs_r+0x78>
 80054c2:	003e      	movs	r6, r7
 80054c4:	0032      	movs	r2, r6
 80054c6:	9903      	ldr	r1, [sp, #12]
 80054c8:	6820      	ldr	r0, [r4, #0]
 80054ca:	f000 fa99 	bl	8005a00 <memmove>
 80054ce:	2000      	movs	r0, #0
 80054d0:	68a3      	ldr	r3, [r4, #8]
 80054d2:	1b9b      	subs	r3, r3, r6
 80054d4:	60a3      	str	r3, [r4, #8]
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	199b      	adds	r3, r3, r6
 80054da:	6023      	str	r3, [r4, #0]
 80054dc:	b005      	add	sp, #20
 80054de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054e0:	002a      	movs	r2, r5
 80054e2:	9802      	ldr	r0, [sp, #8]
 80054e4:	f000 fac4 	bl	8005a70 <_realloc_r>
 80054e8:	1e06      	subs	r6, r0, #0
 80054ea:	d1e0      	bne.n	80054ae <__ssputs_r+0x62>
 80054ec:	6921      	ldr	r1, [r4, #16]
 80054ee:	9802      	ldr	r0, [sp, #8]
 80054f0:	f7ff feb0 	bl	8005254 <_free_r>
 80054f4:	230c      	movs	r3, #12
 80054f6:	2001      	movs	r0, #1
 80054f8:	9a02      	ldr	r2, [sp, #8]
 80054fa:	4240      	negs	r0, r0
 80054fc:	6013      	str	r3, [r2, #0]
 80054fe:	89a2      	ldrh	r2, [r4, #12]
 8005500:	3334      	adds	r3, #52	@ 0x34
 8005502:	4313      	orrs	r3, r2
 8005504:	81a3      	strh	r3, [r4, #12]
 8005506:	e7e9      	b.n	80054dc <__ssputs_r+0x90>
 8005508:	fffffb7f 	.word	0xfffffb7f

0800550c <_svfiprintf_r>:
 800550c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800550e:	b0a1      	sub	sp, #132	@ 0x84
 8005510:	9003      	str	r0, [sp, #12]
 8005512:	001d      	movs	r5, r3
 8005514:	898b      	ldrh	r3, [r1, #12]
 8005516:	000f      	movs	r7, r1
 8005518:	0016      	movs	r6, r2
 800551a:	061b      	lsls	r3, r3, #24
 800551c:	d511      	bpl.n	8005542 <_svfiprintf_r+0x36>
 800551e:	690b      	ldr	r3, [r1, #16]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10e      	bne.n	8005542 <_svfiprintf_r+0x36>
 8005524:	2140      	movs	r1, #64	@ 0x40
 8005526:	f7ff ff01 	bl	800532c <_malloc_r>
 800552a:	6038      	str	r0, [r7, #0]
 800552c:	6138      	str	r0, [r7, #16]
 800552e:	2800      	cmp	r0, #0
 8005530:	d105      	bne.n	800553e <_svfiprintf_r+0x32>
 8005532:	230c      	movs	r3, #12
 8005534:	9a03      	ldr	r2, [sp, #12]
 8005536:	6013      	str	r3, [r2, #0]
 8005538:	2001      	movs	r0, #1
 800553a:	4240      	negs	r0, r0
 800553c:	e0cf      	b.n	80056de <_svfiprintf_r+0x1d2>
 800553e:	2340      	movs	r3, #64	@ 0x40
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	2300      	movs	r3, #0
 8005544:	ac08      	add	r4, sp, #32
 8005546:	6163      	str	r3, [r4, #20]
 8005548:	3320      	adds	r3, #32
 800554a:	7663      	strb	r3, [r4, #25]
 800554c:	3310      	adds	r3, #16
 800554e:	76a3      	strb	r3, [r4, #26]
 8005550:	9507      	str	r5, [sp, #28]
 8005552:	0035      	movs	r5, r6
 8005554:	782b      	ldrb	r3, [r5, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <_svfiprintf_r+0x52>
 800555a:	2b25      	cmp	r3, #37	@ 0x25
 800555c:	d148      	bne.n	80055f0 <_svfiprintf_r+0xe4>
 800555e:	1bab      	subs	r3, r5, r6
 8005560:	9305      	str	r3, [sp, #20]
 8005562:	42b5      	cmp	r5, r6
 8005564:	d00b      	beq.n	800557e <_svfiprintf_r+0x72>
 8005566:	0032      	movs	r2, r6
 8005568:	0039      	movs	r1, r7
 800556a:	9803      	ldr	r0, [sp, #12]
 800556c:	f7ff ff6e 	bl	800544c <__ssputs_r>
 8005570:	3001      	adds	r0, #1
 8005572:	d100      	bne.n	8005576 <_svfiprintf_r+0x6a>
 8005574:	e0ae      	b.n	80056d4 <_svfiprintf_r+0x1c8>
 8005576:	6963      	ldr	r3, [r4, #20]
 8005578:	9a05      	ldr	r2, [sp, #20]
 800557a:	189b      	adds	r3, r3, r2
 800557c:	6163      	str	r3, [r4, #20]
 800557e:	782b      	ldrb	r3, [r5, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d100      	bne.n	8005586 <_svfiprintf_r+0x7a>
 8005584:	e0a6      	b.n	80056d4 <_svfiprintf_r+0x1c8>
 8005586:	2201      	movs	r2, #1
 8005588:	2300      	movs	r3, #0
 800558a:	4252      	negs	r2, r2
 800558c:	6062      	str	r2, [r4, #4]
 800558e:	a904      	add	r1, sp, #16
 8005590:	3254      	adds	r2, #84	@ 0x54
 8005592:	1852      	adds	r2, r2, r1
 8005594:	1c6e      	adds	r6, r5, #1
 8005596:	6023      	str	r3, [r4, #0]
 8005598:	60e3      	str	r3, [r4, #12]
 800559a:	60a3      	str	r3, [r4, #8]
 800559c:	7013      	strb	r3, [r2, #0]
 800559e:	65a3      	str	r3, [r4, #88]	@ 0x58
 80055a0:	4b54      	ldr	r3, [pc, #336]	@ (80056f4 <_svfiprintf_r+0x1e8>)
 80055a2:	2205      	movs	r2, #5
 80055a4:	0018      	movs	r0, r3
 80055a6:	7831      	ldrb	r1, [r6, #0]
 80055a8:	9305      	str	r3, [sp, #20]
 80055aa:	f000 fa4d 	bl	8005a48 <memchr>
 80055ae:	1c75      	adds	r5, r6, #1
 80055b0:	2800      	cmp	r0, #0
 80055b2:	d11f      	bne.n	80055f4 <_svfiprintf_r+0xe8>
 80055b4:	6822      	ldr	r2, [r4, #0]
 80055b6:	06d3      	lsls	r3, r2, #27
 80055b8:	d504      	bpl.n	80055c4 <_svfiprintf_r+0xb8>
 80055ba:	2353      	movs	r3, #83	@ 0x53
 80055bc:	a904      	add	r1, sp, #16
 80055be:	185b      	adds	r3, r3, r1
 80055c0:	2120      	movs	r1, #32
 80055c2:	7019      	strb	r1, [r3, #0]
 80055c4:	0713      	lsls	r3, r2, #28
 80055c6:	d504      	bpl.n	80055d2 <_svfiprintf_r+0xc6>
 80055c8:	2353      	movs	r3, #83	@ 0x53
 80055ca:	a904      	add	r1, sp, #16
 80055cc:	185b      	adds	r3, r3, r1
 80055ce:	212b      	movs	r1, #43	@ 0x2b
 80055d0:	7019      	strb	r1, [r3, #0]
 80055d2:	7833      	ldrb	r3, [r6, #0]
 80055d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80055d6:	d016      	beq.n	8005606 <_svfiprintf_r+0xfa>
 80055d8:	0035      	movs	r5, r6
 80055da:	2100      	movs	r1, #0
 80055dc:	200a      	movs	r0, #10
 80055de:	68e3      	ldr	r3, [r4, #12]
 80055e0:	782a      	ldrb	r2, [r5, #0]
 80055e2:	1c6e      	adds	r6, r5, #1
 80055e4:	3a30      	subs	r2, #48	@ 0x30
 80055e6:	2a09      	cmp	r2, #9
 80055e8:	d950      	bls.n	800568c <_svfiprintf_r+0x180>
 80055ea:	2900      	cmp	r1, #0
 80055ec:	d111      	bne.n	8005612 <_svfiprintf_r+0x106>
 80055ee:	e017      	b.n	8005620 <_svfiprintf_r+0x114>
 80055f0:	3501      	adds	r5, #1
 80055f2:	e7af      	b.n	8005554 <_svfiprintf_r+0x48>
 80055f4:	9b05      	ldr	r3, [sp, #20]
 80055f6:	6822      	ldr	r2, [r4, #0]
 80055f8:	1ac0      	subs	r0, r0, r3
 80055fa:	2301      	movs	r3, #1
 80055fc:	4083      	lsls	r3, r0
 80055fe:	4313      	orrs	r3, r2
 8005600:	002e      	movs	r6, r5
 8005602:	6023      	str	r3, [r4, #0]
 8005604:	e7cc      	b.n	80055a0 <_svfiprintf_r+0x94>
 8005606:	9b07      	ldr	r3, [sp, #28]
 8005608:	1d19      	adds	r1, r3, #4
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	9107      	str	r1, [sp, #28]
 800560e:	2b00      	cmp	r3, #0
 8005610:	db01      	blt.n	8005616 <_svfiprintf_r+0x10a>
 8005612:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005614:	e004      	b.n	8005620 <_svfiprintf_r+0x114>
 8005616:	425b      	negs	r3, r3
 8005618:	60e3      	str	r3, [r4, #12]
 800561a:	2302      	movs	r3, #2
 800561c:	4313      	orrs	r3, r2
 800561e:	6023      	str	r3, [r4, #0]
 8005620:	782b      	ldrb	r3, [r5, #0]
 8005622:	2b2e      	cmp	r3, #46	@ 0x2e
 8005624:	d10c      	bne.n	8005640 <_svfiprintf_r+0x134>
 8005626:	786b      	ldrb	r3, [r5, #1]
 8005628:	2b2a      	cmp	r3, #42	@ 0x2a
 800562a:	d134      	bne.n	8005696 <_svfiprintf_r+0x18a>
 800562c:	9b07      	ldr	r3, [sp, #28]
 800562e:	3502      	adds	r5, #2
 8005630:	1d1a      	adds	r2, r3, #4
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	9207      	str	r2, [sp, #28]
 8005636:	2b00      	cmp	r3, #0
 8005638:	da01      	bge.n	800563e <_svfiprintf_r+0x132>
 800563a:	2301      	movs	r3, #1
 800563c:	425b      	negs	r3, r3
 800563e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005640:	4e2d      	ldr	r6, [pc, #180]	@ (80056f8 <_svfiprintf_r+0x1ec>)
 8005642:	2203      	movs	r2, #3
 8005644:	0030      	movs	r0, r6
 8005646:	7829      	ldrb	r1, [r5, #0]
 8005648:	f000 f9fe 	bl	8005a48 <memchr>
 800564c:	2800      	cmp	r0, #0
 800564e:	d006      	beq.n	800565e <_svfiprintf_r+0x152>
 8005650:	2340      	movs	r3, #64	@ 0x40
 8005652:	1b80      	subs	r0, r0, r6
 8005654:	4083      	lsls	r3, r0
 8005656:	6822      	ldr	r2, [r4, #0]
 8005658:	3501      	adds	r5, #1
 800565a:	4313      	orrs	r3, r2
 800565c:	6023      	str	r3, [r4, #0]
 800565e:	7829      	ldrb	r1, [r5, #0]
 8005660:	2206      	movs	r2, #6
 8005662:	4826      	ldr	r0, [pc, #152]	@ (80056fc <_svfiprintf_r+0x1f0>)
 8005664:	1c6e      	adds	r6, r5, #1
 8005666:	7621      	strb	r1, [r4, #24]
 8005668:	f000 f9ee 	bl	8005a48 <memchr>
 800566c:	2800      	cmp	r0, #0
 800566e:	d038      	beq.n	80056e2 <_svfiprintf_r+0x1d6>
 8005670:	4b23      	ldr	r3, [pc, #140]	@ (8005700 <_svfiprintf_r+0x1f4>)
 8005672:	2b00      	cmp	r3, #0
 8005674:	d122      	bne.n	80056bc <_svfiprintf_r+0x1b0>
 8005676:	2207      	movs	r2, #7
 8005678:	9b07      	ldr	r3, [sp, #28]
 800567a:	3307      	adds	r3, #7
 800567c:	4393      	bics	r3, r2
 800567e:	3308      	adds	r3, #8
 8005680:	9307      	str	r3, [sp, #28]
 8005682:	6963      	ldr	r3, [r4, #20]
 8005684:	9a04      	ldr	r2, [sp, #16]
 8005686:	189b      	adds	r3, r3, r2
 8005688:	6163      	str	r3, [r4, #20]
 800568a:	e762      	b.n	8005552 <_svfiprintf_r+0x46>
 800568c:	4343      	muls	r3, r0
 800568e:	0035      	movs	r5, r6
 8005690:	2101      	movs	r1, #1
 8005692:	189b      	adds	r3, r3, r2
 8005694:	e7a4      	b.n	80055e0 <_svfiprintf_r+0xd4>
 8005696:	2300      	movs	r3, #0
 8005698:	200a      	movs	r0, #10
 800569a:	0019      	movs	r1, r3
 800569c:	3501      	adds	r5, #1
 800569e:	6063      	str	r3, [r4, #4]
 80056a0:	782a      	ldrb	r2, [r5, #0]
 80056a2:	1c6e      	adds	r6, r5, #1
 80056a4:	3a30      	subs	r2, #48	@ 0x30
 80056a6:	2a09      	cmp	r2, #9
 80056a8:	d903      	bls.n	80056b2 <_svfiprintf_r+0x1a6>
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d0c8      	beq.n	8005640 <_svfiprintf_r+0x134>
 80056ae:	9109      	str	r1, [sp, #36]	@ 0x24
 80056b0:	e7c6      	b.n	8005640 <_svfiprintf_r+0x134>
 80056b2:	4341      	muls	r1, r0
 80056b4:	0035      	movs	r5, r6
 80056b6:	2301      	movs	r3, #1
 80056b8:	1889      	adds	r1, r1, r2
 80056ba:	e7f1      	b.n	80056a0 <_svfiprintf_r+0x194>
 80056bc:	aa07      	add	r2, sp, #28
 80056be:	9200      	str	r2, [sp, #0]
 80056c0:	0021      	movs	r1, r4
 80056c2:	003a      	movs	r2, r7
 80056c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005704 <_svfiprintf_r+0x1f8>)
 80056c6:	9803      	ldr	r0, [sp, #12]
 80056c8:	e000      	b.n	80056cc <_svfiprintf_r+0x1c0>
 80056ca:	bf00      	nop
 80056cc:	9004      	str	r0, [sp, #16]
 80056ce:	9b04      	ldr	r3, [sp, #16]
 80056d0:	3301      	adds	r3, #1
 80056d2:	d1d6      	bne.n	8005682 <_svfiprintf_r+0x176>
 80056d4:	89bb      	ldrh	r3, [r7, #12]
 80056d6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80056d8:	065b      	lsls	r3, r3, #25
 80056da:	d500      	bpl.n	80056de <_svfiprintf_r+0x1d2>
 80056dc:	e72c      	b.n	8005538 <_svfiprintf_r+0x2c>
 80056de:	b021      	add	sp, #132	@ 0x84
 80056e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056e2:	aa07      	add	r2, sp, #28
 80056e4:	9200      	str	r2, [sp, #0]
 80056e6:	0021      	movs	r1, r4
 80056e8:	003a      	movs	r2, r7
 80056ea:	4b06      	ldr	r3, [pc, #24]	@ (8005704 <_svfiprintf_r+0x1f8>)
 80056ec:	9803      	ldr	r0, [sp, #12]
 80056ee:	f000 f87b 	bl	80057e8 <_printf_i>
 80056f2:	e7eb      	b.n	80056cc <_svfiprintf_r+0x1c0>
 80056f4:	08005d5c 	.word	0x08005d5c
 80056f8:	08005d62 	.word	0x08005d62
 80056fc:	08005d66 	.word	0x08005d66
 8005700:	00000000 	.word	0x00000000
 8005704:	0800544d 	.word	0x0800544d

08005708 <_printf_common>:
 8005708:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800570a:	0016      	movs	r6, r2
 800570c:	9301      	str	r3, [sp, #4]
 800570e:	688a      	ldr	r2, [r1, #8]
 8005710:	690b      	ldr	r3, [r1, #16]
 8005712:	000c      	movs	r4, r1
 8005714:	9000      	str	r0, [sp, #0]
 8005716:	4293      	cmp	r3, r2
 8005718:	da00      	bge.n	800571c <_printf_common+0x14>
 800571a:	0013      	movs	r3, r2
 800571c:	0022      	movs	r2, r4
 800571e:	6033      	str	r3, [r6, #0]
 8005720:	3243      	adds	r2, #67	@ 0x43
 8005722:	7812      	ldrb	r2, [r2, #0]
 8005724:	2a00      	cmp	r2, #0
 8005726:	d001      	beq.n	800572c <_printf_common+0x24>
 8005728:	3301      	adds	r3, #1
 800572a:	6033      	str	r3, [r6, #0]
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	069b      	lsls	r3, r3, #26
 8005730:	d502      	bpl.n	8005738 <_printf_common+0x30>
 8005732:	6833      	ldr	r3, [r6, #0]
 8005734:	3302      	adds	r3, #2
 8005736:	6033      	str	r3, [r6, #0]
 8005738:	6822      	ldr	r2, [r4, #0]
 800573a:	2306      	movs	r3, #6
 800573c:	0015      	movs	r5, r2
 800573e:	401d      	ands	r5, r3
 8005740:	421a      	tst	r2, r3
 8005742:	d027      	beq.n	8005794 <_printf_common+0x8c>
 8005744:	0023      	movs	r3, r4
 8005746:	3343      	adds	r3, #67	@ 0x43
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	1e5a      	subs	r2, r3, #1
 800574c:	4193      	sbcs	r3, r2
 800574e:	6822      	ldr	r2, [r4, #0]
 8005750:	0692      	lsls	r2, r2, #26
 8005752:	d430      	bmi.n	80057b6 <_printf_common+0xae>
 8005754:	0022      	movs	r2, r4
 8005756:	9901      	ldr	r1, [sp, #4]
 8005758:	9800      	ldr	r0, [sp, #0]
 800575a:	9d08      	ldr	r5, [sp, #32]
 800575c:	3243      	adds	r2, #67	@ 0x43
 800575e:	47a8      	blx	r5
 8005760:	3001      	adds	r0, #1
 8005762:	d025      	beq.n	80057b0 <_printf_common+0xa8>
 8005764:	2206      	movs	r2, #6
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	2500      	movs	r5, #0
 800576a:	4013      	ands	r3, r2
 800576c:	2b04      	cmp	r3, #4
 800576e:	d105      	bne.n	800577c <_printf_common+0x74>
 8005770:	6833      	ldr	r3, [r6, #0]
 8005772:	68e5      	ldr	r5, [r4, #12]
 8005774:	1aed      	subs	r5, r5, r3
 8005776:	43eb      	mvns	r3, r5
 8005778:	17db      	asrs	r3, r3, #31
 800577a:	401d      	ands	r5, r3
 800577c:	68a3      	ldr	r3, [r4, #8]
 800577e:	6922      	ldr	r2, [r4, #16]
 8005780:	4293      	cmp	r3, r2
 8005782:	dd01      	ble.n	8005788 <_printf_common+0x80>
 8005784:	1a9b      	subs	r3, r3, r2
 8005786:	18ed      	adds	r5, r5, r3
 8005788:	2600      	movs	r6, #0
 800578a:	42b5      	cmp	r5, r6
 800578c:	d120      	bne.n	80057d0 <_printf_common+0xc8>
 800578e:	2000      	movs	r0, #0
 8005790:	e010      	b.n	80057b4 <_printf_common+0xac>
 8005792:	3501      	adds	r5, #1
 8005794:	68e3      	ldr	r3, [r4, #12]
 8005796:	6832      	ldr	r2, [r6, #0]
 8005798:	1a9b      	subs	r3, r3, r2
 800579a:	42ab      	cmp	r3, r5
 800579c:	ddd2      	ble.n	8005744 <_printf_common+0x3c>
 800579e:	0022      	movs	r2, r4
 80057a0:	2301      	movs	r3, #1
 80057a2:	9901      	ldr	r1, [sp, #4]
 80057a4:	9800      	ldr	r0, [sp, #0]
 80057a6:	9f08      	ldr	r7, [sp, #32]
 80057a8:	3219      	adds	r2, #25
 80057aa:	47b8      	blx	r7
 80057ac:	3001      	adds	r0, #1
 80057ae:	d1f0      	bne.n	8005792 <_printf_common+0x8a>
 80057b0:	2001      	movs	r0, #1
 80057b2:	4240      	negs	r0, r0
 80057b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057b6:	2030      	movs	r0, #48	@ 0x30
 80057b8:	18e1      	adds	r1, r4, r3
 80057ba:	3143      	adds	r1, #67	@ 0x43
 80057bc:	7008      	strb	r0, [r1, #0]
 80057be:	0021      	movs	r1, r4
 80057c0:	1c5a      	adds	r2, r3, #1
 80057c2:	3145      	adds	r1, #69	@ 0x45
 80057c4:	7809      	ldrb	r1, [r1, #0]
 80057c6:	18a2      	adds	r2, r4, r2
 80057c8:	3243      	adds	r2, #67	@ 0x43
 80057ca:	3302      	adds	r3, #2
 80057cc:	7011      	strb	r1, [r2, #0]
 80057ce:	e7c1      	b.n	8005754 <_printf_common+0x4c>
 80057d0:	0022      	movs	r2, r4
 80057d2:	2301      	movs	r3, #1
 80057d4:	9901      	ldr	r1, [sp, #4]
 80057d6:	9800      	ldr	r0, [sp, #0]
 80057d8:	9f08      	ldr	r7, [sp, #32]
 80057da:	321a      	adds	r2, #26
 80057dc:	47b8      	blx	r7
 80057de:	3001      	adds	r0, #1
 80057e0:	d0e6      	beq.n	80057b0 <_printf_common+0xa8>
 80057e2:	3601      	adds	r6, #1
 80057e4:	e7d1      	b.n	800578a <_printf_common+0x82>
	...

080057e8 <_printf_i>:
 80057e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ea:	b08b      	sub	sp, #44	@ 0x2c
 80057ec:	9206      	str	r2, [sp, #24]
 80057ee:	000a      	movs	r2, r1
 80057f0:	3243      	adds	r2, #67	@ 0x43
 80057f2:	9307      	str	r3, [sp, #28]
 80057f4:	9005      	str	r0, [sp, #20]
 80057f6:	9203      	str	r2, [sp, #12]
 80057f8:	7e0a      	ldrb	r2, [r1, #24]
 80057fa:	000c      	movs	r4, r1
 80057fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057fe:	2a78      	cmp	r2, #120	@ 0x78
 8005800:	d809      	bhi.n	8005816 <_printf_i+0x2e>
 8005802:	2a62      	cmp	r2, #98	@ 0x62
 8005804:	d80b      	bhi.n	800581e <_printf_i+0x36>
 8005806:	2a00      	cmp	r2, #0
 8005808:	d100      	bne.n	800580c <_printf_i+0x24>
 800580a:	e0ba      	b.n	8005982 <_printf_i+0x19a>
 800580c:	497a      	ldr	r1, [pc, #488]	@ (80059f8 <_printf_i+0x210>)
 800580e:	9104      	str	r1, [sp, #16]
 8005810:	2a58      	cmp	r2, #88	@ 0x58
 8005812:	d100      	bne.n	8005816 <_printf_i+0x2e>
 8005814:	e08e      	b.n	8005934 <_printf_i+0x14c>
 8005816:	0025      	movs	r5, r4
 8005818:	3542      	adds	r5, #66	@ 0x42
 800581a:	702a      	strb	r2, [r5, #0]
 800581c:	e022      	b.n	8005864 <_printf_i+0x7c>
 800581e:	0010      	movs	r0, r2
 8005820:	3863      	subs	r0, #99	@ 0x63
 8005822:	2815      	cmp	r0, #21
 8005824:	d8f7      	bhi.n	8005816 <_printf_i+0x2e>
 8005826:	f7fa fc77 	bl	8000118 <__gnu_thumb1_case_shi>
 800582a:	0016      	.short	0x0016
 800582c:	fff6001f 	.word	0xfff6001f
 8005830:	fff6fff6 	.word	0xfff6fff6
 8005834:	001ffff6 	.word	0x001ffff6
 8005838:	fff6fff6 	.word	0xfff6fff6
 800583c:	fff6fff6 	.word	0xfff6fff6
 8005840:	0036009f 	.word	0x0036009f
 8005844:	fff6007e 	.word	0xfff6007e
 8005848:	00b0fff6 	.word	0x00b0fff6
 800584c:	0036fff6 	.word	0x0036fff6
 8005850:	fff6fff6 	.word	0xfff6fff6
 8005854:	0082      	.short	0x0082
 8005856:	0025      	movs	r5, r4
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	3542      	adds	r5, #66	@ 0x42
 800585c:	1d11      	adds	r1, r2, #4
 800585e:	6019      	str	r1, [r3, #0]
 8005860:	6813      	ldr	r3, [r2, #0]
 8005862:	702b      	strb	r3, [r5, #0]
 8005864:	2301      	movs	r3, #1
 8005866:	e09e      	b.n	80059a6 <_printf_i+0x1be>
 8005868:	6818      	ldr	r0, [r3, #0]
 800586a:	6809      	ldr	r1, [r1, #0]
 800586c:	1d02      	adds	r2, r0, #4
 800586e:	060d      	lsls	r5, r1, #24
 8005870:	d50b      	bpl.n	800588a <_printf_i+0xa2>
 8005872:	6806      	ldr	r6, [r0, #0]
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	2e00      	cmp	r6, #0
 8005878:	da03      	bge.n	8005882 <_printf_i+0x9a>
 800587a:	232d      	movs	r3, #45	@ 0x2d
 800587c:	9a03      	ldr	r2, [sp, #12]
 800587e:	4276      	negs	r6, r6
 8005880:	7013      	strb	r3, [r2, #0]
 8005882:	4b5d      	ldr	r3, [pc, #372]	@ (80059f8 <_printf_i+0x210>)
 8005884:	270a      	movs	r7, #10
 8005886:	9304      	str	r3, [sp, #16]
 8005888:	e018      	b.n	80058bc <_printf_i+0xd4>
 800588a:	6806      	ldr	r6, [r0, #0]
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	0649      	lsls	r1, r1, #25
 8005890:	d5f1      	bpl.n	8005876 <_printf_i+0x8e>
 8005892:	b236      	sxth	r6, r6
 8005894:	e7ef      	b.n	8005876 <_printf_i+0x8e>
 8005896:	6808      	ldr	r0, [r1, #0]
 8005898:	6819      	ldr	r1, [r3, #0]
 800589a:	c940      	ldmia	r1!, {r6}
 800589c:	0605      	lsls	r5, r0, #24
 800589e:	d402      	bmi.n	80058a6 <_printf_i+0xbe>
 80058a0:	0640      	lsls	r0, r0, #25
 80058a2:	d500      	bpl.n	80058a6 <_printf_i+0xbe>
 80058a4:	b2b6      	uxth	r6, r6
 80058a6:	6019      	str	r1, [r3, #0]
 80058a8:	4b53      	ldr	r3, [pc, #332]	@ (80059f8 <_printf_i+0x210>)
 80058aa:	270a      	movs	r7, #10
 80058ac:	9304      	str	r3, [sp, #16]
 80058ae:	2a6f      	cmp	r2, #111	@ 0x6f
 80058b0:	d100      	bne.n	80058b4 <_printf_i+0xcc>
 80058b2:	3f02      	subs	r7, #2
 80058b4:	0023      	movs	r3, r4
 80058b6:	2200      	movs	r2, #0
 80058b8:	3343      	adds	r3, #67	@ 0x43
 80058ba:	701a      	strb	r2, [r3, #0]
 80058bc:	6863      	ldr	r3, [r4, #4]
 80058be:	60a3      	str	r3, [r4, #8]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	db06      	blt.n	80058d2 <_printf_i+0xea>
 80058c4:	2104      	movs	r1, #4
 80058c6:	6822      	ldr	r2, [r4, #0]
 80058c8:	9d03      	ldr	r5, [sp, #12]
 80058ca:	438a      	bics	r2, r1
 80058cc:	6022      	str	r2, [r4, #0]
 80058ce:	4333      	orrs	r3, r6
 80058d0:	d00c      	beq.n	80058ec <_printf_i+0x104>
 80058d2:	9d03      	ldr	r5, [sp, #12]
 80058d4:	0030      	movs	r0, r6
 80058d6:	0039      	movs	r1, r7
 80058d8:	f7fa fcae 	bl	8000238 <__aeabi_uidivmod>
 80058dc:	9b04      	ldr	r3, [sp, #16]
 80058de:	3d01      	subs	r5, #1
 80058e0:	5c5b      	ldrb	r3, [r3, r1]
 80058e2:	702b      	strb	r3, [r5, #0]
 80058e4:	0033      	movs	r3, r6
 80058e6:	0006      	movs	r6, r0
 80058e8:	429f      	cmp	r7, r3
 80058ea:	d9f3      	bls.n	80058d4 <_printf_i+0xec>
 80058ec:	2f08      	cmp	r7, #8
 80058ee:	d109      	bne.n	8005904 <_printf_i+0x11c>
 80058f0:	6823      	ldr	r3, [r4, #0]
 80058f2:	07db      	lsls	r3, r3, #31
 80058f4:	d506      	bpl.n	8005904 <_printf_i+0x11c>
 80058f6:	6862      	ldr	r2, [r4, #4]
 80058f8:	6923      	ldr	r3, [r4, #16]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	dc02      	bgt.n	8005904 <_printf_i+0x11c>
 80058fe:	2330      	movs	r3, #48	@ 0x30
 8005900:	3d01      	subs	r5, #1
 8005902:	702b      	strb	r3, [r5, #0]
 8005904:	9b03      	ldr	r3, [sp, #12]
 8005906:	1b5b      	subs	r3, r3, r5
 8005908:	6123      	str	r3, [r4, #16]
 800590a:	9b07      	ldr	r3, [sp, #28]
 800590c:	0021      	movs	r1, r4
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	9805      	ldr	r0, [sp, #20]
 8005912:	9b06      	ldr	r3, [sp, #24]
 8005914:	aa09      	add	r2, sp, #36	@ 0x24
 8005916:	f7ff fef7 	bl	8005708 <_printf_common>
 800591a:	3001      	adds	r0, #1
 800591c:	d148      	bne.n	80059b0 <_printf_i+0x1c8>
 800591e:	2001      	movs	r0, #1
 8005920:	4240      	negs	r0, r0
 8005922:	b00b      	add	sp, #44	@ 0x2c
 8005924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005926:	2220      	movs	r2, #32
 8005928:	6809      	ldr	r1, [r1, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	6022      	str	r2, [r4, #0]
 800592e:	2278      	movs	r2, #120	@ 0x78
 8005930:	4932      	ldr	r1, [pc, #200]	@ (80059fc <_printf_i+0x214>)
 8005932:	9104      	str	r1, [sp, #16]
 8005934:	0021      	movs	r1, r4
 8005936:	3145      	adds	r1, #69	@ 0x45
 8005938:	700a      	strb	r2, [r1, #0]
 800593a:	6819      	ldr	r1, [r3, #0]
 800593c:	6822      	ldr	r2, [r4, #0]
 800593e:	c940      	ldmia	r1!, {r6}
 8005940:	0610      	lsls	r0, r2, #24
 8005942:	d402      	bmi.n	800594a <_printf_i+0x162>
 8005944:	0650      	lsls	r0, r2, #25
 8005946:	d500      	bpl.n	800594a <_printf_i+0x162>
 8005948:	b2b6      	uxth	r6, r6
 800594a:	6019      	str	r1, [r3, #0]
 800594c:	07d3      	lsls	r3, r2, #31
 800594e:	d502      	bpl.n	8005956 <_printf_i+0x16e>
 8005950:	2320      	movs	r3, #32
 8005952:	4313      	orrs	r3, r2
 8005954:	6023      	str	r3, [r4, #0]
 8005956:	2e00      	cmp	r6, #0
 8005958:	d001      	beq.n	800595e <_printf_i+0x176>
 800595a:	2710      	movs	r7, #16
 800595c:	e7aa      	b.n	80058b4 <_printf_i+0xcc>
 800595e:	2220      	movs	r2, #32
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	4393      	bics	r3, r2
 8005964:	6023      	str	r3, [r4, #0]
 8005966:	e7f8      	b.n	800595a <_printf_i+0x172>
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	680d      	ldr	r5, [r1, #0]
 800596c:	1d10      	adds	r0, r2, #4
 800596e:	6949      	ldr	r1, [r1, #20]
 8005970:	6018      	str	r0, [r3, #0]
 8005972:	6813      	ldr	r3, [r2, #0]
 8005974:	062e      	lsls	r6, r5, #24
 8005976:	d501      	bpl.n	800597c <_printf_i+0x194>
 8005978:	6019      	str	r1, [r3, #0]
 800597a:	e002      	b.n	8005982 <_printf_i+0x19a>
 800597c:	066d      	lsls	r5, r5, #25
 800597e:	d5fb      	bpl.n	8005978 <_printf_i+0x190>
 8005980:	8019      	strh	r1, [r3, #0]
 8005982:	2300      	movs	r3, #0
 8005984:	9d03      	ldr	r5, [sp, #12]
 8005986:	6123      	str	r3, [r4, #16]
 8005988:	e7bf      	b.n	800590a <_printf_i+0x122>
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	1d11      	adds	r1, r2, #4
 800598e:	6019      	str	r1, [r3, #0]
 8005990:	6815      	ldr	r5, [r2, #0]
 8005992:	2100      	movs	r1, #0
 8005994:	0028      	movs	r0, r5
 8005996:	6862      	ldr	r2, [r4, #4]
 8005998:	f000 f856 	bl	8005a48 <memchr>
 800599c:	2800      	cmp	r0, #0
 800599e:	d001      	beq.n	80059a4 <_printf_i+0x1bc>
 80059a0:	1b40      	subs	r0, r0, r5
 80059a2:	6060      	str	r0, [r4, #4]
 80059a4:	6863      	ldr	r3, [r4, #4]
 80059a6:	6123      	str	r3, [r4, #16]
 80059a8:	2300      	movs	r3, #0
 80059aa:	9a03      	ldr	r2, [sp, #12]
 80059ac:	7013      	strb	r3, [r2, #0]
 80059ae:	e7ac      	b.n	800590a <_printf_i+0x122>
 80059b0:	002a      	movs	r2, r5
 80059b2:	6923      	ldr	r3, [r4, #16]
 80059b4:	9906      	ldr	r1, [sp, #24]
 80059b6:	9805      	ldr	r0, [sp, #20]
 80059b8:	9d07      	ldr	r5, [sp, #28]
 80059ba:	47a8      	blx	r5
 80059bc:	3001      	adds	r0, #1
 80059be:	d0ae      	beq.n	800591e <_printf_i+0x136>
 80059c0:	6823      	ldr	r3, [r4, #0]
 80059c2:	079b      	lsls	r3, r3, #30
 80059c4:	d415      	bmi.n	80059f2 <_printf_i+0x20a>
 80059c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c8:	68e0      	ldr	r0, [r4, #12]
 80059ca:	4298      	cmp	r0, r3
 80059cc:	daa9      	bge.n	8005922 <_printf_i+0x13a>
 80059ce:	0018      	movs	r0, r3
 80059d0:	e7a7      	b.n	8005922 <_printf_i+0x13a>
 80059d2:	0022      	movs	r2, r4
 80059d4:	2301      	movs	r3, #1
 80059d6:	9906      	ldr	r1, [sp, #24]
 80059d8:	9805      	ldr	r0, [sp, #20]
 80059da:	9e07      	ldr	r6, [sp, #28]
 80059dc:	3219      	adds	r2, #25
 80059de:	47b0      	blx	r6
 80059e0:	3001      	adds	r0, #1
 80059e2:	d09c      	beq.n	800591e <_printf_i+0x136>
 80059e4:	3501      	adds	r5, #1
 80059e6:	68e3      	ldr	r3, [r4, #12]
 80059e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059ea:	1a9b      	subs	r3, r3, r2
 80059ec:	42ab      	cmp	r3, r5
 80059ee:	dcf0      	bgt.n	80059d2 <_printf_i+0x1ea>
 80059f0:	e7e9      	b.n	80059c6 <_printf_i+0x1de>
 80059f2:	2500      	movs	r5, #0
 80059f4:	e7f7      	b.n	80059e6 <_printf_i+0x1fe>
 80059f6:	46c0      	nop			@ (mov r8, r8)
 80059f8:	08005d6d 	.word	0x08005d6d
 80059fc:	08005d7e 	.word	0x08005d7e

08005a00 <memmove>:
 8005a00:	b510      	push	{r4, lr}
 8005a02:	4288      	cmp	r0, r1
 8005a04:	d902      	bls.n	8005a0c <memmove+0xc>
 8005a06:	188b      	adds	r3, r1, r2
 8005a08:	4298      	cmp	r0, r3
 8005a0a:	d308      	bcc.n	8005a1e <memmove+0x1e>
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d007      	beq.n	8005a22 <memmove+0x22>
 8005a12:	5ccc      	ldrb	r4, [r1, r3]
 8005a14:	54c4      	strb	r4, [r0, r3]
 8005a16:	3301      	adds	r3, #1
 8005a18:	e7f9      	b.n	8005a0e <memmove+0xe>
 8005a1a:	5c8b      	ldrb	r3, [r1, r2]
 8005a1c:	5483      	strb	r3, [r0, r2]
 8005a1e:	3a01      	subs	r2, #1
 8005a20:	d2fb      	bcs.n	8005a1a <memmove+0x1a>
 8005a22:	bd10      	pop	{r4, pc}

08005a24 <_sbrk_r>:
 8005a24:	2300      	movs	r3, #0
 8005a26:	b570      	push	{r4, r5, r6, lr}
 8005a28:	4d06      	ldr	r5, [pc, #24]	@ (8005a44 <_sbrk_r+0x20>)
 8005a2a:	0004      	movs	r4, r0
 8005a2c:	0008      	movs	r0, r1
 8005a2e:	602b      	str	r3, [r5, #0]
 8005a30:	f7fc f970 	bl	8001d14 <_sbrk>
 8005a34:	1c43      	adds	r3, r0, #1
 8005a36:	d103      	bne.n	8005a40 <_sbrk_r+0x1c>
 8005a38:	682b      	ldr	r3, [r5, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d000      	beq.n	8005a40 <_sbrk_r+0x1c>
 8005a3e:	6023      	str	r3, [r4, #0]
 8005a40:	bd70      	pop	{r4, r5, r6, pc}
 8005a42:	46c0      	nop			@ (mov r8, r8)
 8005a44:	200003d0 	.word	0x200003d0

08005a48 <memchr>:
 8005a48:	b2c9      	uxtb	r1, r1
 8005a4a:	1882      	adds	r2, r0, r2
 8005a4c:	4290      	cmp	r0, r2
 8005a4e:	d101      	bne.n	8005a54 <memchr+0xc>
 8005a50:	2000      	movs	r0, #0
 8005a52:	4770      	bx	lr
 8005a54:	7803      	ldrb	r3, [r0, #0]
 8005a56:	428b      	cmp	r3, r1
 8005a58:	d0fb      	beq.n	8005a52 <memchr+0xa>
 8005a5a:	3001      	adds	r0, #1
 8005a5c:	e7f6      	b.n	8005a4c <memchr+0x4>

08005a5e <memcpy>:
 8005a5e:	2300      	movs	r3, #0
 8005a60:	b510      	push	{r4, lr}
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d100      	bne.n	8005a68 <memcpy+0xa>
 8005a66:	bd10      	pop	{r4, pc}
 8005a68:	5ccc      	ldrb	r4, [r1, r3]
 8005a6a:	54c4      	strb	r4, [r0, r3]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	e7f8      	b.n	8005a62 <memcpy+0x4>

08005a70 <_realloc_r>:
 8005a70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a72:	0006      	movs	r6, r0
 8005a74:	000c      	movs	r4, r1
 8005a76:	0015      	movs	r5, r2
 8005a78:	2900      	cmp	r1, #0
 8005a7a:	d105      	bne.n	8005a88 <_realloc_r+0x18>
 8005a7c:	0011      	movs	r1, r2
 8005a7e:	f7ff fc55 	bl	800532c <_malloc_r>
 8005a82:	0004      	movs	r4, r0
 8005a84:	0020      	movs	r0, r4
 8005a86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a88:	2a00      	cmp	r2, #0
 8005a8a:	d103      	bne.n	8005a94 <_realloc_r+0x24>
 8005a8c:	f7ff fbe2 	bl	8005254 <_free_r>
 8005a90:	002c      	movs	r4, r5
 8005a92:	e7f7      	b.n	8005a84 <_realloc_r+0x14>
 8005a94:	f000 f81c 	bl	8005ad0 <_malloc_usable_size_r>
 8005a98:	0007      	movs	r7, r0
 8005a9a:	4285      	cmp	r5, r0
 8005a9c:	d802      	bhi.n	8005aa4 <_realloc_r+0x34>
 8005a9e:	0843      	lsrs	r3, r0, #1
 8005aa0:	42ab      	cmp	r3, r5
 8005aa2:	d3ef      	bcc.n	8005a84 <_realloc_r+0x14>
 8005aa4:	0029      	movs	r1, r5
 8005aa6:	0030      	movs	r0, r6
 8005aa8:	f7ff fc40 	bl	800532c <_malloc_r>
 8005aac:	9001      	str	r0, [sp, #4]
 8005aae:	2800      	cmp	r0, #0
 8005ab0:	d101      	bne.n	8005ab6 <_realloc_r+0x46>
 8005ab2:	9c01      	ldr	r4, [sp, #4]
 8005ab4:	e7e6      	b.n	8005a84 <_realloc_r+0x14>
 8005ab6:	002a      	movs	r2, r5
 8005ab8:	42bd      	cmp	r5, r7
 8005aba:	d900      	bls.n	8005abe <_realloc_r+0x4e>
 8005abc:	003a      	movs	r2, r7
 8005abe:	0021      	movs	r1, r4
 8005ac0:	9801      	ldr	r0, [sp, #4]
 8005ac2:	f7ff ffcc 	bl	8005a5e <memcpy>
 8005ac6:	0021      	movs	r1, r4
 8005ac8:	0030      	movs	r0, r6
 8005aca:	f7ff fbc3 	bl	8005254 <_free_r>
 8005ace:	e7f0      	b.n	8005ab2 <_realloc_r+0x42>

08005ad0 <_malloc_usable_size_r>:
 8005ad0:	1f0b      	subs	r3, r1, #4
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	1f18      	subs	r0, r3, #4
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	da01      	bge.n	8005ade <_malloc_usable_size_r+0xe>
 8005ada:	580b      	ldr	r3, [r1, r0]
 8005adc:	18c0      	adds	r0, r0, r3
 8005ade:	4770      	bx	lr

08005ae0 <_init>:
 8005ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ae2:	46c0      	nop			@ (mov r8, r8)
 8005ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ae6:	bc08      	pop	{r3}
 8005ae8:	469e      	mov	lr, r3
 8005aea:	4770      	bx	lr

08005aec <_fini>:
 8005aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aee:	46c0      	nop			@ (mov r8, r8)
 8005af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005af2:	bc08      	pop	{r3}
 8005af4:	469e      	mov	lr, r3
 8005af6:	4770      	bx	lr
