--------------- Build Started: 03/11/2021 20:05:14 Project: TJ Temperature Spatial Profile, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\cdrow\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj" -d CY8C4145LQI-PS433 -s "C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Info: plm.M0038: The pin named Pin_10(0) at location [IOP=(1)][IoId=(3)] prevents usage of special purposes: F(OA,3). (App=cydsfit)
Info: plm.M0038: The pin named Pin_11(0) at location [IOP=(1)][IoId=(2)] prevents usage of special purposes: F(OA,2). (App=cydsfit)
Info: plm.M0038: The pin named Pin_15(0) at location [IOP=(2)][IoId=(3)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 03/11/2021 20:05:51 ---------------
