#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 26 14:50:48 2020
# Process ID: 200
# Current directory: C:/Users/user/Desktop/pld/pld3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6216 C:\Users\user\Desktop\pld\pld3\pld3.xpr
# Log file: C:/Users/user/Desktop/pld/pld3/vivado.log
# Journal file: C:/Users/user/Desktop/pld/pld3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/pld/pld3/pld3.xpr
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs synth_3 -jobs 2
wait_on_run synth_3
create_run synth_4 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_4]
set_property part xc7s15ftgb196-1 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {clk_wiz_0 rgb2dvi_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {clk_wiz_0 rgb2dvi_0}] -no_script -sync -force -quiet
generate_target all [get_files  {C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}]
export_ip_user_files -of_objects [get_files C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files -ipstatic_source_dir C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files -ipstatic_source_dir C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  {c:/Users/user/Desktop/pld/SEA开发板使用教程v1.6/SEA开发板使用教程/FPGA的样例工程（放在英文路径）/IP C:/Users/user/Desktop/SEA-Tutorial/IP_Core/RGB2DVI_IP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/user/Desktop/pld/SEA开发板使用教程v1.6/SEA开发板使用教程/FPGA的样例工程（放在英文路径）/IP c:/Users/user/Desktop/SEA-Tutorial/IP_Core/RGB2DVI_IP C:/Users/user/Desktop/IP_Core/RGB2DVI_IP} [current_project]
update_ip_catalog
launch_runs synth_4 -jobs 2
wait_on_run synth_4
launch_runs impl_4 -jobs 2
wait_on_run impl_4
launch_runs impl_4 -to_step write_bitstream -jobs 2
wait_on_run impl_4
open_run impl_4
set_property -dict [list CONFIG.kRstActiveHigh {false}] [get_ips rgb2dvi_0]
set_property -dict [list CONFIG.kClkRange {2}] [get_ips rgb2dvi_0]
reset_run synth_4
launch_runs synth_4 -jobs 2
wait_on_run synth_4
reset_run synth_4
launch_runs synth_4 -jobs 2
wait_on_run synth_4
reset_run synth_4
launch_runs synth_4 -jobs 2
wait_on_run synth_4
launch_runs impl_4 -jobs 2
wait_on_run impl_4
launch_runs impl_4 -to_step write_bitstream -jobs 2
wait_on_run impl_4
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/user/Desktop/pld/pld3/pld3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files -ipstatic_source_dir C:/Users/user/Desktop/pld/pld3/pld3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/pld/pld3/pld3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_4
launch_runs synth_4 -jobs 2
wait_on_run synth_4
launch_runs impl_4 -jobs 2
wait_on_run impl_4
reset_run synth_4
launch_runs synth_4 -jobs 2
wait_on_run synth_4
launch_runs impl_4 -jobs 2
wait_on_run impl_4
launch_runs impl_4 -to_step write_bitstream -jobs 2
wait_on_run impl_4
