need to review ASTAT write behavior

create on-chip maps and default SP to scratch pad

implement all unhandled_instruction locations

how to model RETE and IVG0 bit in IPEND ...
