#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 24 12:19:03 2024
# Process ID: 53852
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1241.695 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :21640 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.xpr
launch_simulation
open_wave_config /home/nothon/fpga2C/ip_repo/noip_lvds_stream/simu_1.wcfg
source tb_lvds_stream.tcl
create_bd_design "stream_test_design"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vfifo_ctrl:2.0 axi_vfifo_ctrl_0
endgroup
set_property location {1 -2 -214} [get_bd_cells axi_vfifo_ctrl_0]
delete_bd_objs [get_bd_cells axi_vfifo_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins fifo_generator_0/clk]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
save_bd_design
set_property -dict [list \
  CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} \
  CONFIG.Input_Data_Width {8} \
] [get_bd_cells fifo_generator_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:noip_lvds_stream:1.0 noip_lvds_stream_0
endgroup
set_property location {1 -20 -69} [get_bd_cells noip_lvds_stream_0]
connect_bd_net [get_bd_pins noip_lvds_stream_0/m00_axis_aclk] [get_bd_pins fifo_generator_0/clk]
delete_bd_objs [get_bd_nets Net]
startgroup
make_bd_pins_external  [get_bd_cells noip_lvds_stream_0]
make_bd_intf_pins_external  [get_bd_cells noip_lvds_stream_0]
endgroup
connect_bd_net [get_bd_ports s00_axis_aclk_0] [get_bd_pins fifo_generator_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property CONFIG.C_OPERATION {not} [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 util_reduced_logic_0
endgroup
delete_bd_objs [get_bd_cells util_reduced_logic_0]
set_property CONFIG.C_SIZE {1} [get_bd_cells util_vector_logic_0]
set_property location {1.5 112 -96} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins fifo_generator_0/srst]
connect_bd_net [get_bd_ports s00_axis_aresetn_0] [get_bd_pins util_vector_logic_0/Op1]
save_bd_design
startgroup
set_property CONFIG.Output_Data_Width {32} [get_bd_cells fifo_generator_0]
endgroup
save_bd_design
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:noip_lvds_stream:1.0 [get_ips  stream_test_design_noip_lvds_stream_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips stream_test_design_noip_lvds_stream_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/stream_test_design/stream_test_design.bd]
