# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_cam_TB_func_synth.v" \
"../../../../../simulation/test_cam_TB.v" \

# Do not sort compile order
nosort
