<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P7_L0_weak_2023_TEST.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1702614689" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1702614688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702614689" xil_pn:in_ck="-4912733878215178208" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1702614689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="D_Reg.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="E_Reg.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="MExCheck.v"/>
      <outfile xil_pn:name="MULDIV.v"/>
      <outfile xil_pn:name="MUXs.v"/>
      <outfile xil_pn:name="M_Reg.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="P7_standard_timer_2019.v"/>
      <outfile xil_pn:name="RAM.v"/>
      <outfile xil_pn:name="ROM.v"/>
      <outfile xil_pn:name="ReadBE.v"/>
      <outfile xil_pn:name="W_Reg.v"/>
      <outfile xil_pn:name="WriteBE.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="controlStop.v"/>
      <outfile xil_pn:name="cpuex_def_h.v"/>
      <outfile xil_pn:name="getByteEn.v"/>
      <outfile xil_pn:name="instr_def_h.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="tb_mips.v"/>
    </transform>
    <transform xil_pn:end_ts="1702614692" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1702614692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702614692" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3568741513279794379" xil_pn:start_ts="1702614692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702614692" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5301061792804917223" xil_pn:start_ts="1702614692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702614692" xil_pn:in_ck="-4912733878215178208" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1702614692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="D_Reg.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="E_Reg.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="MExCheck.v"/>
      <outfile xil_pn:name="MULDIV.v"/>
      <outfile xil_pn:name="MUXs.v"/>
      <outfile xil_pn:name="M_Reg.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="P7_standard_timer_2019.v"/>
      <outfile xil_pn:name="RAM.v"/>
      <outfile xil_pn:name="ROM.v"/>
      <outfile xil_pn:name="ReadBE.v"/>
      <outfile xil_pn:name="W_Reg.v"/>
      <outfile xil_pn:name="WriteBE.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="controlStop.v"/>
      <outfile xil_pn:name="cpuex_def_h.v"/>
      <outfile xil_pn:name="getByteEn.v"/>
      <outfile xil_pn:name="instr_def_h.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="tb_mips.v"/>
    </transform>
    <transform xil_pn:end_ts="1702614696" xil_pn:in_ck="-4912733878215178208" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2681722192551549307" xil_pn:start_ts="1702614692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1702618470" xil_pn:in_ck="-3788864461252563001" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-208475232981962449" xil_pn:start_ts="1702618470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
