Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Jun  8 01:35:41 2022
| Host         : Mubarak-XPS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WORDLE_TOP_LEVEL_SHELL2_timing_summary_routed.rpt -pb WORDLE_TOP_LEVEL_SHELL2_timing_summary_routed.pb -rpx WORDLE_TOP_LEVEL_SHELL2_timing_summary_routed.rpx -warn_on_violation
| Design       : WORDLE_TOP_LEVEL_SHELL2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.859        0.000                      0                 2405        0.079        0.000                      0                 2405        4.500        0.000                       0                   889  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.859        0.000                      0                 2405        0.079        0.000                      0                 2405        4.500        0.000                       0                   889  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 2.791ns (35.694%)  route 5.028ns (64.306%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.602     5.123    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.005 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.958     7.963    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[12]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.087 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.087    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.301 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.499     9.799    state_machine/word_exist_block/douta_0[16]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.297    10.096 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.096    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.646    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.760    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.917 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.843    11.761    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.329    12.090 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.160    12.249    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.373 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.569    12.942    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.801    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 2.791ns (35.694%)  route 5.028ns (64.306%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.602     5.123    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.005 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.958     7.963    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[12]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.087 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.087    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.301 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.499     9.799    state_machine/word_exist_block/douta_0[16]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.297    10.096 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.096    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.646    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.760    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.917 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.843    11.761    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.329    12.090 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.160    12.249    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.373 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.569    12.942    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.801    state_machine/word_exist_block/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 2.791ns (35.694%)  route 5.028ns (64.306%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.602     5.123    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.005 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.958     7.963    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[12]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.087 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.087    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.301 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.499     9.799    state_machine/word_exist_block/douta_0[16]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.297    10.096 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.096    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.646    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.760    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.917 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.843    11.761    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.329    12.090 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.160    12.249    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.373 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.569    12.942    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.801    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 2.791ns (35.694%)  route 5.028ns (64.306%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.602     5.123    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.005 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.958     7.963    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[12]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.087 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.087    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.301 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.499     9.799    state_machine/word_exist_block/douta_0[16]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.297    10.096 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.096    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.646    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.760    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.917 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.843    11.761    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.329    12.090 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.160    12.249    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.373 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.569    12.942    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.801    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 2.662ns (36.245%)  route 4.682ns (63.755%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.602     5.123    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.005 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.958     7.963    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[12]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.087 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.087    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.301 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.499     9.799    state_machine/word_exist_block/douta_0[16]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.297    10.096 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.096    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.646    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.760    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.917 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.843    11.761    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.324    12.085 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2__0/O
                         net (fo=1, routed)           0.383    12.467    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2__0_n_0
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.269    14.737    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 2.791ns (37.042%)  route 4.744ns (62.958%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.602     5.123    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.005 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.958     7.963    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[12]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.087 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.087    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.301 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.499     9.799    state_machine/word_exist_block/douta_0[16]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.297    10.096 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.096    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.646    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.760    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.917 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.843    11.761    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.329    12.090 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.444    12.533    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124    12.657 r  state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.657    state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0_n_0
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)        0.029    15.035    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 2.661ns (38.250%)  route 4.296ns (61.750%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.602     5.123    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.005 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.958     7.963    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[12]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.087 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.087    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.301 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.499     9.799    state_machine/word_exist_block/douta_0[16]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.297    10.096 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.096    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.646    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.760    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.917 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.839    11.757    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.323    12.080 r  state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.080    state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)        0.075    15.081    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 receiver/Rx_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/next_char_index_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 2.550ns (38.988%)  route 3.990ns (61.012%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.554     5.075    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  receiver/Rx_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  receiver/Rx_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.204     6.735    receiver/Q[0]
    SLICE_X44Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.859 f  receiver/FSM_onehot_current_state[3]_i_2/O
                         net (fo=3, routed)           0.693     7.552    receiver/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.676 f  receiver/FSM_onehot_current_state[26]_i_7/O
                         net (fo=2, routed)           0.775     8.451    receiver/state_machine/word_loader/is_valid_alpha
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.575 f  receiver/word_size[2]_i_2/O
                         net (fo=41, routed)          0.832     9.407    state_machine/word_loader/word_size1__0
    SLICE_X38Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.531 r  state_machine/word_loader/next_char_index[0]_i_4/O
                         net (fo=1, routed)           0.477    10.009    state_machine/word_loader/next_char_index[0]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.589 r  state_machine/word_loader/next_char_index_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.589    state_machine/word_loader/next_char_index_reg[0]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.703 r  state_machine/word_loader/next_char_index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    state_machine/word_loader/next_char_index_reg[4]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.817 r  state_machine/word_loader/next_char_index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.817    state_machine/word_loader/next_char_index_reg[8]_i_1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.931 r  state_machine/word_loader/next_char_index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    state_machine/word_loader/next_char_index_reg[12]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.045 r  state_machine/word_loader/next_char_index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.045    state_machine/word_loader/next_char_index_reg[16]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  state_machine/word_loader/next_char_index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.159    state_machine/word_loader/next_char_index_reg[20]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  state_machine/word_loader/next_char_index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.282    state_machine/word_loader/next_char_index_reg[24]_i_1_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.616 r  state_machine/word_loader/next_char_index_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.616    state_machine/word_loader/next_char_index_reg[28]_i_1_n_6
    SLICE_X37Y25         FDRE                                         r  state_machine/word_loader/next_char_index_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.428    14.769    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  state_machine/word_loader/next_char_index_reg[29]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.062    15.056    state_machine/word_loader/next_char_index_reg[29]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 receiver/Rx_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/next_char_index_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.529ns (38.792%)  route 3.990ns (61.208%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.554     5.075    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  receiver/Rx_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  receiver/Rx_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.204     6.735    receiver/Q[0]
    SLICE_X44Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.859 f  receiver/FSM_onehot_current_state[3]_i_2/O
                         net (fo=3, routed)           0.693     7.552    receiver/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.676 f  receiver/FSM_onehot_current_state[26]_i_7/O
                         net (fo=2, routed)           0.775     8.451    receiver/state_machine/word_loader/is_valid_alpha
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.575 f  receiver/word_size[2]_i_2/O
                         net (fo=41, routed)          0.832     9.407    state_machine/word_loader/word_size1__0
    SLICE_X38Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.531 r  state_machine/word_loader/next_char_index[0]_i_4/O
                         net (fo=1, routed)           0.477    10.009    state_machine/word_loader/next_char_index[0]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.589 r  state_machine/word_loader/next_char_index_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.589    state_machine/word_loader/next_char_index_reg[0]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.703 r  state_machine/word_loader/next_char_index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    state_machine/word_loader/next_char_index_reg[4]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.817 r  state_machine/word_loader/next_char_index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.817    state_machine/word_loader/next_char_index_reg[8]_i_1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.931 r  state_machine/word_loader/next_char_index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    state_machine/word_loader/next_char_index_reg[12]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.045 r  state_machine/word_loader/next_char_index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.045    state_machine/word_loader/next_char_index_reg[16]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  state_machine/word_loader/next_char_index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.159    state_machine/word_loader/next_char_index_reg[20]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  state_machine/word_loader/next_char_index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.282    state_machine/word_loader/next_char_index_reg[24]_i_1_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.595 r  state_machine/word_loader/next_char_index_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.595    state_machine/word_loader/next_char_index_reg[28]_i_1_n_4
    SLICE_X37Y25         FDRE                                         r  state_machine/word_loader/next_char_index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.428    14.769    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  state_machine/word_loader/next_char_index_reg[31]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.062    15.056    state_machine/word_loader/next_char_index_reg[31]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 receiver/Rx_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/next_char_index_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 2.455ns (38.089%)  route 3.990ns (61.911%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.554     5.075    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  receiver/Rx_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  receiver/Rx_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.204     6.735    receiver/Q[0]
    SLICE_X44Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.859 f  receiver/FSM_onehot_current_state[3]_i_2/O
                         net (fo=3, routed)           0.693     7.552    receiver/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.676 f  receiver/FSM_onehot_current_state[26]_i_7/O
                         net (fo=2, routed)           0.775     8.451    receiver/state_machine/word_loader/is_valid_alpha
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.575 f  receiver/word_size[2]_i_2/O
                         net (fo=41, routed)          0.832     9.407    state_machine/word_loader/word_size1__0
    SLICE_X38Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.531 r  state_machine/word_loader/next_char_index[0]_i_4/O
                         net (fo=1, routed)           0.477    10.009    state_machine/word_loader/next_char_index[0]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.589 r  state_machine/word_loader/next_char_index_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.589    state_machine/word_loader/next_char_index_reg[0]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.703 r  state_machine/word_loader/next_char_index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    state_machine/word_loader/next_char_index_reg[4]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.817 r  state_machine/word_loader/next_char_index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.817    state_machine/word_loader/next_char_index_reg[8]_i_1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.931 r  state_machine/word_loader/next_char_index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    state_machine/word_loader/next_char_index_reg[12]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.045 r  state_machine/word_loader/next_char_index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.045    state_machine/word_loader/next_char_index_reg[16]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  state_machine/word_loader/next_char_index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.159    state_machine/word_loader/next_char_index_reg[20]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  state_machine/word_loader/next_char_index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.282    state_machine/word_loader/next_char_index_reg[24]_i_1_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.521 r  state_machine/word_loader/next_char_index_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.521    state_machine/word_loader/next_char_index_reg[28]_i_1_n_5
    SLICE_X37Y25         FDRE                                         r  state_machine/word_loader/next_char_index_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.428    14.769    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  state_machine/word_loader/next_char_index_reg[30]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.062    15.056    state_machine/word_loader/next_char_index_reg[30]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  3.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 state_machine/sol_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.164ns (28.624%)  route 0.409ns (71.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.566     1.449    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  state_machine/sol_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  state_machine/sol_addr_reg[12]/Q
                         net (fo=9, routed)           0.409     2.022    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y10         RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.877     2.005    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.944    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 transmitter/Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.484%)  route 0.297ns (61.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.557     1.440    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  transmitter/Shift_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  transmitter/Shift_Reg_reg[3]/Q
                         net (fo=1, routed)           0.297     1.878    transmitter/Shift_Reg_reg_n_0_[3]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.923 r  transmitter/Shift_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.923    transmitter/Shift_Reg[2]
    SLICE_X34Y32         FDRE                                         r  transmitter/Shift_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.823     1.950    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  transmitter/Shift_Reg_reg[2]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120     1.821    transmitter/Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 state_machine/sol_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.339%)  route 0.459ns (73.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.565     1.448    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  state_machine/sol_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  state_machine/sol_addr_reg[4]/Q
                         net (fo=17, routed)          0.459     2.071    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y10         RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.876     2.004    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.943    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.007%)  route 0.314ns (68.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.559     1.442    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y15         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=10, routed)          0.314     1.897    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X30Y17         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.824     1.951    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y17         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.059     1.761    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 state_machine/sol_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.937%)  route 0.247ns (60.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.565     1.448    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  state_machine/sol_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  state_machine/sol_addr_reg[4]/Q
                         net (fo=17, routed)          0.247     1.859    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.878     2.006    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.711    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.553     1.436    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_machine/word_loader/word_chars_reg_reg[0][3]/Q
                         net (fo=1, routed)           0.099     1.676    state_machine/word_loader/word_chars_reg_reg[0][3]
    SLICE_X42Y21         FDRE                                         r  state_machine/word_loader/char_0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.821     1.948    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  state_machine/word_loader/char_0_out_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.076     1.526    state_machine/word_loader/char_0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 state_machine/sol_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.298%)  route 0.484ns (74.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.566     1.449    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  state_machine/sol_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  state_machine/sol_addr_reg[13]/Q
                         net (fo=9, routed)           0.484     2.097    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y10         RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.877     2.005    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.944    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.553     1.436    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_machine/word_loader/word_chars_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.102     1.679    state_machine/word_loader/word_chars_reg_reg[0][0]
    SLICE_X42Y21         FDRE                                         r  state_machine/word_loader/char_0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.821     1.948    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  state_machine/word_loader/char_0_out_reg[0]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.075     1.525    state_machine/word_loader/char_0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 state_machine/sol_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.287%)  route 0.485ns (74.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.565     1.448    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  state_machine/sol_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  state_machine/sol_addr_reg[2]/Q
                         net (fo=17, routed)          0.485     2.097    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y10         RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.876     2.004    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.943    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 receiver/Rx_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/word_chars_reg_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.199%)  route 0.075ns (34.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.555     1.438    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  receiver/Rx_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  receiver/Rx_Data_Out_reg[2]/Q
                         net (fo=10, routed)          0.075     1.654    state_machine/word_loader/D[2]
    SLICE_X41Y19         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.823     1.950    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[4][2]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.047     1.498    state_machine/word_loader/word_chars_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37  state_machine/solution_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37  state_machine/solution_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  state_machine/solution_sig_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  state_machine/solution_sig_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  state_machine/solution_sig_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38  state_machine/solution_sig_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  state_machine/solution_sig_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  state_machine/solution_sig_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38  state_machine/solution_sig_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  state_machine/solution_sig_reg[39]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y29  state_machine/num_tries_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y30  state_machine/num_tries_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y30  state_machine/num_tries_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y30  state_machine/num_tries_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y17  receiver/Rx_Data_Out_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y41  state_machine/sol_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y17  receiver/Rx_Data_Out_reg[4]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y17  receiver/Rx_Data_Out_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y17  receiver/Rx_Data_Out_reg[6]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y17  receiver/Rx_Data_Out_reg[7]_lopt_replica/C



