
freertos_tutorial0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f34  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08004044  08004044  00014044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040b8  080040b8  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080040b8  080040b8  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080040b8  080040b8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040b8  080040b8  000140b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040bc  080040bc  000140bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080040c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019ac  20000010  080040d0  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200019bc  080040d0  000219bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013b9c  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000027cc  00000000  00000000  00033bd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001058  00000000  00000000  000363a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f30  00000000  00000000  00037400  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000155d8  00000000  00000000  00038330  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c568  00000000  00000000  0004d908  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000780e9  00000000  00000000  00059e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d1f59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043c4  00000000  00000000  000d1fd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800402c 	.word	0x0800402c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800402c 	.word	0x0800402c

08000150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000154:	4b08      	ldr	r3, [pc, #32]	; (8000178 <HAL_Init+0x28>)
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	4a07      	ldr	r2, [pc, #28]	; (8000178 <HAL_Init+0x28>)
 800015a:	f043 0310 	orr.w	r3, r3, #16
 800015e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000160:	2003      	movs	r0, #3
 8000162:	f000 f8d1 	bl	8000308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000166:	2000      	movs	r0, #0
 8000168:	f003 fe56 	bl	8003e18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800016c:	f003 fe1c 	bl	8003da8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000170:	2300      	movs	r3, #0
}
 8000172:	4618      	mov	r0, r3
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	40022000 	.word	0x40022000

0800017c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800017c:	b480      	push	{r7}
 800017e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000180:	4b05      	ldr	r3, [pc, #20]	; (8000198 <HAL_IncTick+0x1c>)
 8000182:	781b      	ldrb	r3, [r3, #0]
 8000184:	461a      	mov	r2, r3
 8000186:	4b05      	ldr	r3, [pc, #20]	; (800019c <HAL_IncTick+0x20>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4413      	add	r3, r2
 800018c:	4a03      	ldr	r2, [pc, #12]	; (800019c <HAL_IncTick+0x20>)
 800018e:	6013      	str	r3, [r2, #0]
}
 8000190:	bf00      	nop
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr
 8000198:	20000004 	.word	0x20000004
 800019c:	20001934 	.word	0x20001934

080001a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001a0:	b480      	push	{r7}
 80001a2:	af00      	add	r7, sp, #0
  return uwTick;
 80001a4:	4b02      	ldr	r3, [pc, #8]	; (80001b0 <HAL_GetTick+0x10>)
 80001a6:	681b      	ldr	r3, [r3, #0]
}
 80001a8:	4618      	mov	r0, r3
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr
 80001b0:	20001934 	.word	0x20001934

080001b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b085      	sub	sp, #20
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	f003 0307 	and.w	r3, r3, #7
 80001c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001c4:	4b0c      	ldr	r3, [pc, #48]	; (80001f8 <__NVIC_SetPriorityGrouping+0x44>)
 80001c6:	68db      	ldr	r3, [r3, #12]
 80001c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001ca:	68ba      	ldr	r2, [r7, #8]
 80001cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80001d0:	4013      	ands	r3, r2
 80001d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80001d8:	68bb      	ldr	r3, [r7, #8]
 80001da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80001dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80001e6:	4a04      	ldr	r2, [pc, #16]	; (80001f8 <__NVIC_SetPriorityGrouping+0x44>)
 80001e8:	68bb      	ldr	r3, [r7, #8]
 80001ea:	60d3      	str	r3, [r2, #12]
}
 80001ec:	bf00      	nop
 80001ee:	3714      	adds	r7, #20
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bc80      	pop	{r7}
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop
 80001f8:	e000ed00 	.word	0xe000ed00

080001fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__NVIC_GetPriorityGrouping+0x18>)
 8000202:	68db      	ldr	r3, [r3, #12]
 8000204:	0a1b      	lsrs	r3, r3, #8
 8000206:	f003 0307 	and.w	r3, r3, #7
}
 800020a:	4618      	mov	r0, r3
 800020c:	46bd      	mov	sp, r7
 800020e:	bc80      	pop	{r7}
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	e000ed00 	.word	0xe000ed00

08000218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	2b00      	cmp	r3, #0
 8000228:	db0b      	blt.n	8000242 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800022a:	79fb      	ldrb	r3, [r7, #7]
 800022c:	f003 021f 	and.w	r2, r3, #31
 8000230:	4906      	ldr	r1, [pc, #24]	; (800024c <__NVIC_EnableIRQ+0x34>)
 8000232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000236:	095b      	lsrs	r3, r3, #5
 8000238:	2001      	movs	r0, #1
 800023a:	fa00 f202 	lsl.w	r2, r0, r2
 800023e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000242:	bf00      	nop
 8000244:	370c      	adds	r7, #12
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr
 800024c:	e000e100 	.word	0xe000e100

08000250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000250:	b480      	push	{r7}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	4603      	mov	r3, r0
 8000258:	6039      	str	r1, [r7, #0]
 800025a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800025c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000260:	2b00      	cmp	r3, #0
 8000262:	db0a      	blt.n	800027a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000264:	683b      	ldr	r3, [r7, #0]
 8000266:	b2da      	uxtb	r2, r3
 8000268:	490c      	ldr	r1, [pc, #48]	; (800029c <__NVIC_SetPriority+0x4c>)
 800026a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800026e:	0112      	lsls	r2, r2, #4
 8000270:	b2d2      	uxtb	r2, r2
 8000272:	440b      	add	r3, r1
 8000274:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000278:	e00a      	b.n	8000290 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027a:	683b      	ldr	r3, [r7, #0]
 800027c:	b2da      	uxtb	r2, r3
 800027e:	4908      	ldr	r1, [pc, #32]	; (80002a0 <__NVIC_SetPriority+0x50>)
 8000280:	79fb      	ldrb	r3, [r7, #7]
 8000282:	f003 030f 	and.w	r3, r3, #15
 8000286:	3b04      	subs	r3, #4
 8000288:	0112      	lsls	r2, r2, #4
 800028a:	b2d2      	uxtb	r2, r2
 800028c:	440b      	add	r3, r1
 800028e:	761a      	strb	r2, [r3, #24]
}
 8000290:	bf00      	nop
 8000292:	370c      	adds	r7, #12
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	e000e100 	.word	0xe000e100
 80002a0:	e000ed00 	.word	0xe000ed00

080002a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b089      	sub	sp, #36	; 0x24
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	60f8      	str	r0, [r7, #12]
 80002ac:	60b9      	str	r1, [r7, #8]
 80002ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002b0:	68fb      	ldr	r3, [r7, #12]
 80002b2:	f003 0307 	and.w	r3, r3, #7
 80002b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002b8:	69fb      	ldr	r3, [r7, #28]
 80002ba:	f1c3 0307 	rsb	r3, r3, #7
 80002be:	2b04      	cmp	r3, #4
 80002c0:	bf28      	it	cs
 80002c2:	2304      	movcs	r3, #4
 80002c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002c6:	69fb      	ldr	r3, [r7, #28]
 80002c8:	3304      	adds	r3, #4
 80002ca:	2b06      	cmp	r3, #6
 80002cc:	d902      	bls.n	80002d4 <NVIC_EncodePriority+0x30>
 80002ce:	69fb      	ldr	r3, [r7, #28]
 80002d0:	3b03      	subs	r3, #3
 80002d2:	e000      	b.n	80002d6 <NVIC_EncodePriority+0x32>
 80002d4:	2300      	movs	r3, #0
 80002d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80002dc:	69bb      	ldr	r3, [r7, #24]
 80002de:	fa02 f303 	lsl.w	r3, r2, r3
 80002e2:	43da      	mvns	r2, r3
 80002e4:	68bb      	ldr	r3, [r7, #8]
 80002e6:	401a      	ands	r2, r3
 80002e8:	697b      	ldr	r3, [r7, #20]
 80002ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80002f0:	697b      	ldr	r3, [r7, #20]
 80002f2:	fa01 f303 	lsl.w	r3, r1, r3
 80002f6:	43d9      	mvns	r1, r3
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002fc:	4313      	orrs	r3, r2
         );
}
 80002fe:	4618      	mov	r0, r3
 8000300:	3724      	adds	r7, #36	; 0x24
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr

08000308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000310:	6878      	ldr	r0, [r7, #4]
 8000312:	f7ff ff4f 	bl	80001b4 <__NVIC_SetPriorityGrouping>
}
 8000316:	bf00      	nop
 8000318:	3708      	adds	r7, #8
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}

0800031e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800031e:	b580      	push	{r7, lr}
 8000320:	b086      	sub	sp, #24
 8000322:	af00      	add	r7, sp, #0
 8000324:	4603      	mov	r3, r0
 8000326:	60b9      	str	r1, [r7, #8]
 8000328:	607a      	str	r2, [r7, #4]
 800032a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800032c:	2300      	movs	r3, #0
 800032e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000330:	f7ff ff64 	bl	80001fc <__NVIC_GetPriorityGrouping>
 8000334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000336:	687a      	ldr	r2, [r7, #4]
 8000338:	68b9      	ldr	r1, [r7, #8]
 800033a:	6978      	ldr	r0, [r7, #20]
 800033c:	f7ff ffb2 	bl	80002a4 <NVIC_EncodePriority>
 8000340:	4602      	mov	r2, r0
 8000342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000346:	4611      	mov	r1, r2
 8000348:	4618      	mov	r0, r3
 800034a:	f7ff ff81 	bl	8000250 <__NVIC_SetPriority>
}
 800034e:	bf00      	nop
 8000350:	3718      	adds	r7, #24
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}

08000356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000356:	b580      	push	{r7, lr}
 8000358:	b082      	sub	sp, #8
 800035a:	af00      	add	r7, sp, #0
 800035c:	4603      	mov	r3, r0
 800035e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000364:	4618      	mov	r0, r3
 8000366:	f7ff ff57 	bl	8000218 <__NVIC_EnableIRQ>
}
 800036a:	bf00      	nop
 800036c:	3708      	adds	r7, #8
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
	...

08000374 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000374:	b480      	push	{r7}
 8000376:	b08b      	sub	sp, #44	; 0x2c
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800037e:	2300      	movs	r3, #0
 8000380:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000382:	2300      	movs	r3, #0
 8000384:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000386:	e127      	b.n	80005d8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000388:	2201      	movs	r2, #1
 800038a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800038c:	fa02 f303 	lsl.w	r3, r2, r3
 8000390:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000392:	683b      	ldr	r3, [r7, #0]
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	69fa      	ldr	r2, [r7, #28]
 8000398:	4013      	ands	r3, r2
 800039a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800039c:	69ba      	ldr	r2, [r7, #24]
 800039e:	69fb      	ldr	r3, [r7, #28]
 80003a0:	429a      	cmp	r2, r3
 80003a2:	f040 8116 	bne.w	80005d2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80003a6:	683b      	ldr	r3, [r7, #0]
 80003a8:	685b      	ldr	r3, [r3, #4]
 80003aa:	2b12      	cmp	r3, #18
 80003ac:	d034      	beq.n	8000418 <HAL_GPIO_Init+0xa4>
 80003ae:	2b12      	cmp	r3, #18
 80003b0:	d80d      	bhi.n	80003ce <HAL_GPIO_Init+0x5a>
 80003b2:	2b02      	cmp	r3, #2
 80003b4:	d02b      	beq.n	800040e <HAL_GPIO_Init+0x9a>
 80003b6:	2b02      	cmp	r3, #2
 80003b8:	d804      	bhi.n	80003c4 <HAL_GPIO_Init+0x50>
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d031      	beq.n	8000422 <HAL_GPIO_Init+0xae>
 80003be:	2b01      	cmp	r3, #1
 80003c0:	d01c      	beq.n	80003fc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80003c2:	e048      	b.n	8000456 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80003c4:	2b03      	cmp	r3, #3
 80003c6:	d043      	beq.n	8000450 <HAL_GPIO_Init+0xdc>
 80003c8:	2b11      	cmp	r3, #17
 80003ca:	d01b      	beq.n	8000404 <HAL_GPIO_Init+0x90>
          break;
 80003cc:	e043      	b.n	8000456 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80003ce:	4a89      	ldr	r2, [pc, #548]	; (80005f4 <HAL_GPIO_Init+0x280>)
 80003d0:	4293      	cmp	r3, r2
 80003d2:	d026      	beq.n	8000422 <HAL_GPIO_Init+0xae>
 80003d4:	4a87      	ldr	r2, [pc, #540]	; (80005f4 <HAL_GPIO_Init+0x280>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d806      	bhi.n	80003e8 <HAL_GPIO_Init+0x74>
 80003da:	4a87      	ldr	r2, [pc, #540]	; (80005f8 <HAL_GPIO_Init+0x284>)
 80003dc:	4293      	cmp	r3, r2
 80003de:	d020      	beq.n	8000422 <HAL_GPIO_Init+0xae>
 80003e0:	4a86      	ldr	r2, [pc, #536]	; (80005fc <HAL_GPIO_Init+0x288>)
 80003e2:	4293      	cmp	r3, r2
 80003e4:	d01d      	beq.n	8000422 <HAL_GPIO_Init+0xae>
          break;
 80003e6:	e036      	b.n	8000456 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80003e8:	4a85      	ldr	r2, [pc, #532]	; (8000600 <HAL_GPIO_Init+0x28c>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d019      	beq.n	8000422 <HAL_GPIO_Init+0xae>
 80003ee:	4a85      	ldr	r2, [pc, #532]	; (8000604 <HAL_GPIO_Init+0x290>)
 80003f0:	4293      	cmp	r3, r2
 80003f2:	d016      	beq.n	8000422 <HAL_GPIO_Init+0xae>
 80003f4:	4a84      	ldr	r2, [pc, #528]	; (8000608 <HAL_GPIO_Init+0x294>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d013      	beq.n	8000422 <HAL_GPIO_Init+0xae>
          break;
 80003fa:	e02c      	b.n	8000456 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80003fc:	683b      	ldr	r3, [r7, #0]
 80003fe:	68db      	ldr	r3, [r3, #12]
 8000400:	623b      	str	r3, [r7, #32]
          break;
 8000402:	e028      	b.n	8000456 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000404:	683b      	ldr	r3, [r7, #0]
 8000406:	68db      	ldr	r3, [r3, #12]
 8000408:	3304      	adds	r3, #4
 800040a:	623b      	str	r3, [r7, #32]
          break;
 800040c:	e023      	b.n	8000456 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	68db      	ldr	r3, [r3, #12]
 8000412:	3308      	adds	r3, #8
 8000414:	623b      	str	r3, [r7, #32]
          break;
 8000416:	e01e      	b.n	8000456 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000418:	683b      	ldr	r3, [r7, #0]
 800041a:	68db      	ldr	r3, [r3, #12]
 800041c:	330c      	adds	r3, #12
 800041e:	623b      	str	r3, [r7, #32]
          break;
 8000420:	e019      	b.n	8000456 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000422:	683b      	ldr	r3, [r7, #0]
 8000424:	689b      	ldr	r3, [r3, #8]
 8000426:	2b00      	cmp	r3, #0
 8000428:	d102      	bne.n	8000430 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800042a:	2304      	movs	r3, #4
 800042c:	623b      	str	r3, [r7, #32]
          break;
 800042e:	e012      	b.n	8000456 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	689b      	ldr	r3, [r3, #8]
 8000434:	2b01      	cmp	r3, #1
 8000436:	d105      	bne.n	8000444 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000438:	2308      	movs	r3, #8
 800043a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	69fa      	ldr	r2, [r7, #28]
 8000440:	611a      	str	r2, [r3, #16]
          break;
 8000442:	e008      	b.n	8000456 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000444:	2308      	movs	r3, #8
 8000446:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	69fa      	ldr	r2, [r7, #28]
 800044c:	615a      	str	r2, [r3, #20]
          break;
 800044e:	e002      	b.n	8000456 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000450:	2300      	movs	r3, #0
 8000452:	623b      	str	r3, [r7, #32]
          break;
 8000454:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000456:	69bb      	ldr	r3, [r7, #24]
 8000458:	2bff      	cmp	r3, #255	; 0xff
 800045a:	d801      	bhi.n	8000460 <HAL_GPIO_Init+0xec>
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	e001      	b.n	8000464 <HAL_GPIO_Init+0xf0>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	3304      	adds	r3, #4
 8000464:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000466:	69bb      	ldr	r3, [r7, #24]
 8000468:	2bff      	cmp	r3, #255	; 0xff
 800046a:	d802      	bhi.n	8000472 <HAL_GPIO_Init+0xfe>
 800046c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	e002      	b.n	8000478 <HAL_GPIO_Init+0x104>
 8000472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000474:	3b08      	subs	r3, #8
 8000476:	009b      	lsls	r3, r3, #2
 8000478:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800047a:	697b      	ldr	r3, [r7, #20]
 800047c:	681a      	ldr	r2, [r3, #0]
 800047e:	210f      	movs	r1, #15
 8000480:	693b      	ldr	r3, [r7, #16]
 8000482:	fa01 f303 	lsl.w	r3, r1, r3
 8000486:	43db      	mvns	r3, r3
 8000488:	401a      	ands	r2, r3
 800048a:	6a39      	ldr	r1, [r7, #32]
 800048c:	693b      	ldr	r3, [r7, #16]
 800048e:	fa01 f303 	lsl.w	r3, r1, r3
 8000492:	431a      	orrs	r2, r3
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	f000 8096 	beq.w	80005d2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80004a6:	4b59      	ldr	r3, [pc, #356]	; (800060c <HAL_GPIO_Init+0x298>)
 80004a8:	699b      	ldr	r3, [r3, #24]
 80004aa:	4a58      	ldr	r2, [pc, #352]	; (800060c <HAL_GPIO_Init+0x298>)
 80004ac:	f043 0301 	orr.w	r3, r3, #1
 80004b0:	6193      	str	r3, [r2, #24]
 80004b2:	4b56      	ldr	r3, [pc, #344]	; (800060c <HAL_GPIO_Init+0x298>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	f003 0301 	and.w	r3, r3, #1
 80004ba:	60bb      	str	r3, [r7, #8]
 80004bc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80004be:	4a54      	ldr	r2, [pc, #336]	; (8000610 <HAL_GPIO_Init+0x29c>)
 80004c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004c2:	089b      	lsrs	r3, r3, #2
 80004c4:	3302      	adds	r3, #2
 80004c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004ca:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80004cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004ce:	f003 0303 	and.w	r3, r3, #3
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	220f      	movs	r2, #15
 80004d6:	fa02 f303 	lsl.w	r3, r2, r3
 80004da:	43db      	mvns	r3, r3
 80004dc:	68fa      	ldr	r2, [r7, #12]
 80004de:	4013      	ands	r3, r2
 80004e0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	4a4b      	ldr	r2, [pc, #300]	; (8000614 <HAL_GPIO_Init+0x2a0>)
 80004e6:	4293      	cmp	r3, r2
 80004e8:	d013      	beq.n	8000512 <HAL_GPIO_Init+0x19e>
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	4a4a      	ldr	r2, [pc, #296]	; (8000618 <HAL_GPIO_Init+0x2a4>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d00d      	beq.n	800050e <HAL_GPIO_Init+0x19a>
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4a49      	ldr	r2, [pc, #292]	; (800061c <HAL_GPIO_Init+0x2a8>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d007      	beq.n	800050a <HAL_GPIO_Init+0x196>
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4a48      	ldr	r2, [pc, #288]	; (8000620 <HAL_GPIO_Init+0x2ac>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d101      	bne.n	8000506 <HAL_GPIO_Init+0x192>
 8000502:	2303      	movs	r3, #3
 8000504:	e006      	b.n	8000514 <HAL_GPIO_Init+0x1a0>
 8000506:	2304      	movs	r3, #4
 8000508:	e004      	b.n	8000514 <HAL_GPIO_Init+0x1a0>
 800050a:	2302      	movs	r3, #2
 800050c:	e002      	b.n	8000514 <HAL_GPIO_Init+0x1a0>
 800050e:	2301      	movs	r3, #1
 8000510:	e000      	b.n	8000514 <HAL_GPIO_Init+0x1a0>
 8000512:	2300      	movs	r3, #0
 8000514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000516:	f002 0203 	and.w	r2, r2, #3
 800051a:	0092      	lsls	r2, r2, #2
 800051c:	4093      	lsls	r3, r2
 800051e:	68fa      	ldr	r2, [r7, #12]
 8000520:	4313      	orrs	r3, r2
 8000522:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000524:	493a      	ldr	r1, [pc, #232]	; (8000610 <HAL_GPIO_Init+0x29c>)
 8000526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000528:	089b      	lsrs	r3, r3, #2
 800052a:	3302      	adds	r3, #2
 800052c:	68fa      	ldr	r2, [r7, #12]
 800052e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800053a:	2b00      	cmp	r3, #0
 800053c:	d006      	beq.n	800054c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800053e:	4b39      	ldr	r3, [pc, #228]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	4938      	ldr	r1, [pc, #224]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 8000544:	69bb      	ldr	r3, [r7, #24]
 8000546:	4313      	orrs	r3, r2
 8000548:	600b      	str	r3, [r1, #0]
 800054a:	e006      	b.n	800055a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800054c:	4b35      	ldr	r3, [pc, #212]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 800054e:	681a      	ldr	r2, [r3, #0]
 8000550:	69bb      	ldr	r3, [r7, #24]
 8000552:	43db      	mvns	r3, r3
 8000554:	4933      	ldr	r1, [pc, #204]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 8000556:	4013      	ands	r3, r2
 8000558:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	685b      	ldr	r3, [r3, #4]
 800055e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000562:	2b00      	cmp	r3, #0
 8000564:	d006      	beq.n	8000574 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000566:	4b2f      	ldr	r3, [pc, #188]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 8000568:	685a      	ldr	r2, [r3, #4]
 800056a:	492e      	ldr	r1, [pc, #184]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 800056c:	69bb      	ldr	r3, [r7, #24]
 800056e:	4313      	orrs	r3, r2
 8000570:	604b      	str	r3, [r1, #4]
 8000572:	e006      	b.n	8000582 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000574:	4b2b      	ldr	r3, [pc, #172]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 8000576:	685a      	ldr	r2, [r3, #4]
 8000578:	69bb      	ldr	r3, [r7, #24]
 800057a:	43db      	mvns	r3, r3
 800057c:	4929      	ldr	r1, [pc, #164]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 800057e:	4013      	ands	r3, r2
 8000580:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800058a:	2b00      	cmp	r3, #0
 800058c:	d006      	beq.n	800059c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800058e:	4b25      	ldr	r3, [pc, #148]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 8000590:	689a      	ldr	r2, [r3, #8]
 8000592:	4924      	ldr	r1, [pc, #144]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 8000594:	69bb      	ldr	r3, [r7, #24]
 8000596:	4313      	orrs	r3, r2
 8000598:	608b      	str	r3, [r1, #8]
 800059a:	e006      	b.n	80005aa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800059c:	4b21      	ldr	r3, [pc, #132]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 800059e:	689a      	ldr	r2, [r3, #8]
 80005a0:	69bb      	ldr	r3, [r7, #24]
 80005a2:	43db      	mvns	r3, r3
 80005a4:	491f      	ldr	r1, [pc, #124]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 80005a6:	4013      	ands	r3, r2
 80005a8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d006      	beq.n	80005c4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80005b6:	4b1b      	ldr	r3, [pc, #108]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 80005b8:	68da      	ldr	r2, [r3, #12]
 80005ba:	491a      	ldr	r1, [pc, #104]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 80005bc:	69bb      	ldr	r3, [r7, #24]
 80005be:	4313      	orrs	r3, r2
 80005c0:	60cb      	str	r3, [r1, #12]
 80005c2:	e006      	b.n	80005d2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80005c4:	4b17      	ldr	r3, [pc, #92]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 80005c6:	68da      	ldr	r2, [r3, #12]
 80005c8:	69bb      	ldr	r3, [r7, #24]
 80005ca:	43db      	mvns	r3, r3
 80005cc:	4915      	ldr	r1, [pc, #84]	; (8000624 <HAL_GPIO_Init+0x2b0>)
 80005ce:	4013      	ands	r3, r2
 80005d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80005d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005d4:	3301      	adds	r3, #1
 80005d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005de:	fa22 f303 	lsr.w	r3, r2, r3
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	f47f aed0 	bne.w	8000388 <HAL_GPIO_Init+0x14>
  }
}
 80005e8:	bf00      	nop
 80005ea:	372c      	adds	r7, #44	; 0x2c
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bc80      	pop	{r7}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	10210000 	.word	0x10210000
 80005f8:	10110000 	.word	0x10110000
 80005fc:	10120000 	.word	0x10120000
 8000600:	10310000 	.word	0x10310000
 8000604:	10320000 	.word	0x10320000
 8000608:	10220000 	.word	0x10220000
 800060c:	40021000 	.word	0x40021000
 8000610:	40010000 	.word	0x40010000
 8000614:	40010800 	.word	0x40010800
 8000618:	40010c00 	.word	0x40010c00
 800061c:	40011000 	.word	0x40011000
 8000620:	40011400 	.word	0x40011400
 8000624:	40010400 	.word	0x40010400

08000628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	460b      	mov	r3, r1
 8000632:	807b      	strh	r3, [r7, #2]
 8000634:	4613      	mov	r3, r2
 8000636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000638:	787b      	ldrb	r3, [r7, #1]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d003      	beq.n	8000646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800063e:	887a      	ldrh	r2, [r7, #2]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000644:	e003      	b.n	800064e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000646:	887b      	ldrh	r3, [r7, #2]
 8000648:	041a      	lsls	r2, r3, #16
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	611a      	str	r2, [r3, #16]
}
 800064e:	bf00      	nop
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	460b      	mov	r3, r1
 8000662:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	68da      	ldr	r2, [r3, #12]
 8000668:	887b      	ldrh	r3, [r7, #2]
 800066a:	4013      	ands	r3, r2
 800066c:	2b00      	cmp	r3, #0
 800066e:	d003      	beq.n	8000678 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000670:	887a      	ldrh	r2, [r7, #2]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000676:	e002      	b.n	800067e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000678:	887a      	ldrh	r2, [r7, #2]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	611a      	str	r2, [r3, #16]
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	bc80      	pop	{r7}
 8000686:	4770      	bx	lr

08000688 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b086      	sub	sp, #24
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d101      	bne.n	800069a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000696:	2301      	movs	r3, #1
 8000698:	e26c      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	f000 8087 	beq.w	80007b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80006a8:	4b92      	ldr	r3, [pc, #584]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	f003 030c 	and.w	r3, r3, #12
 80006b0:	2b04      	cmp	r3, #4
 80006b2:	d00c      	beq.n	80006ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006b4:	4b8f      	ldr	r3, [pc, #572]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	f003 030c 	and.w	r3, r3, #12
 80006bc:	2b08      	cmp	r3, #8
 80006be:	d112      	bne.n	80006e6 <HAL_RCC_OscConfig+0x5e>
 80006c0:	4b8c      	ldr	r3, [pc, #560]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006cc:	d10b      	bne.n	80006e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006ce:	4b89      	ldr	r3, [pc, #548]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d06c      	beq.n	80007b4 <HAL_RCC_OscConfig+0x12c>
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d168      	bne.n	80007b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80006e2:	2301      	movs	r3, #1
 80006e4:	e246      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006ee:	d106      	bne.n	80006fe <HAL_RCC_OscConfig+0x76>
 80006f0:	4b80      	ldr	r3, [pc, #512]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a7f      	ldr	r2, [pc, #508]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80006f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006fa:	6013      	str	r3, [r2, #0]
 80006fc:	e02e      	b.n	800075c <HAL_RCC_OscConfig+0xd4>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d10c      	bne.n	8000720 <HAL_RCC_OscConfig+0x98>
 8000706:	4b7b      	ldr	r3, [pc, #492]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a7a      	ldr	r2, [pc, #488]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 800070c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000710:	6013      	str	r3, [r2, #0]
 8000712:	4b78      	ldr	r3, [pc, #480]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a77      	ldr	r2, [pc, #476]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000718:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800071c:	6013      	str	r3, [r2, #0]
 800071e:	e01d      	b.n	800075c <HAL_RCC_OscConfig+0xd4>
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	685b      	ldr	r3, [r3, #4]
 8000724:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000728:	d10c      	bne.n	8000744 <HAL_RCC_OscConfig+0xbc>
 800072a:	4b72      	ldr	r3, [pc, #456]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4a71      	ldr	r2, [pc, #452]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000730:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000734:	6013      	str	r3, [r2, #0]
 8000736:	4b6f      	ldr	r3, [pc, #444]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4a6e      	ldr	r2, [pc, #440]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 800073c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000740:	6013      	str	r3, [r2, #0]
 8000742:	e00b      	b.n	800075c <HAL_RCC_OscConfig+0xd4>
 8000744:	4b6b      	ldr	r3, [pc, #428]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a6a      	ldr	r2, [pc, #424]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 800074a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800074e:	6013      	str	r3, [r2, #0]
 8000750:	4b68      	ldr	r3, [pc, #416]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a67      	ldr	r2, [pc, #412]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000756:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800075a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d013      	beq.n	800078c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000764:	f7ff fd1c 	bl	80001a0 <HAL_GetTick>
 8000768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800076a:	e008      	b.n	800077e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800076c:	f7ff fd18 	bl	80001a0 <HAL_GetTick>
 8000770:	4602      	mov	r2, r0
 8000772:	693b      	ldr	r3, [r7, #16]
 8000774:	1ad3      	subs	r3, r2, r3
 8000776:	2b64      	cmp	r3, #100	; 0x64
 8000778:	d901      	bls.n	800077e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800077a:	2303      	movs	r3, #3
 800077c:	e1fa      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800077e:	4b5d      	ldr	r3, [pc, #372]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000786:	2b00      	cmp	r3, #0
 8000788:	d0f0      	beq.n	800076c <HAL_RCC_OscConfig+0xe4>
 800078a:	e014      	b.n	80007b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800078c:	f7ff fd08 	bl	80001a0 <HAL_GetTick>
 8000790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000792:	e008      	b.n	80007a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000794:	f7ff fd04 	bl	80001a0 <HAL_GetTick>
 8000798:	4602      	mov	r2, r0
 800079a:	693b      	ldr	r3, [r7, #16]
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	2b64      	cmp	r3, #100	; 0x64
 80007a0:	d901      	bls.n	80007a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80007a2:	2303      	movs	r3, #3
 80007a4:	e1e6      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007a6:	4b53      	ldr	r3, [pc, #332]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d1f0      	bne.n	8000794 <HAL_RCC_OscConfig+0x10c>
 80007b2:	e000      	b.n	80007b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f003 0302 	and.w	r3, r3, #2
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d063      	beq.n	800088a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80007c2:	4b4c      	ldr	r3, [pc, #304]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	f003 030c 	and.w	r3, r3, #12
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d00b      	beq.n	80007e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80007ce:	4b49      	ldr	r3, [pc, #292]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	f003 030c 	and.w	r3, r3, #12
 80007d6:	2b08      	cmp	r3, #8
 80007d8:	d11c      	bne.n	8000814 <HAL_RCC_OscConfig+0x18c>
 80007da:	4b46      	ldr	r3, [pc, #280]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d116      	bne.n	8000814 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007e6:	4b43      	ldr	r3, [pc, #268]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f003 0302 	and.w	r3, r3, #2
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d005      	beq.n	80007fe <HAL_RCC_OscConfig+0x176>
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	691b      	ldr	r3, [r3, #16]
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	d001      	beq.n	80007fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	e1ba      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007fe:	4b3d      	ldr	r3, [pc, #244]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	695b      	ldr	r3, [r3, #20]
 800080a:	00db      	lsls	r3, r3, #3
 800080c:	4939      	ldr	r1, [pc, #228]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 800080e:	4313      	orrs	r3, r2
 8000810:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000812:	e03a      	b.n	800088a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	691b      	ldr	r3, [r3, #16]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d020      	beq.n	800085e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800081c:	4b36      	ldr	r3, [pc, #216]	; (80008f8 <HAL_RCC_OscConfig+0x270>)
 800081e:	2201      	movs	r2, #1
 8000820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000822:	f7ff fcbd 	bl	80001a0 <HAL_GetTick>
 8000826:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000828:	e008      	b.n	800083c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800082a:	f7ff fcb9 	bl	80001a0 <HAL_GetTick>
 800082e:	4602      	mov	r2, r0
 8000830:	693b      	ldr	r3, [r7, #16]
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	2b02      	cmp	r3, #2
 8000836:	d901      	bls.n	800083c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000838:	2303      	movs	r3, #3
 800083a:	e19b      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800083c:	4b2d      	ldr	r3, [pc, #180]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f003 0302 	and.w	r3, r3, #2
 8000844:	2b00      	cmp	r3, #0
 8000846:	d0f0      	beq.n	800082a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000848:	4b2a      	ldr	r3, [pc, #168]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	695b      	ldr	r3, [r3, #20]
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	4927      	ldr	r1, [pc, #156]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000858:	4313      	orrs	r3, r2
 800085a:	600b      	str	r3, [r1, #0]
 800085c:	e015      	b.n	800088a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800085e:	4b26      	ldr	r3, [pc, #152]	; (80008f8 <HAL_RCC_OscConfig+0x270>)
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000864:	f7ff fc9c 	bl	80001a0 <HAL_GetTick>
 8000868:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800086a:	e008      	b.n	800087e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800086c:	f7ff fc98 	bl	80001a0 <HAL_GetTick>
 8000870:	4602      	mov	r2, r0
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	2b02      	cmp	r3, #2
 8000878:	d901      	bls.n	800087e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800087a:	2303      	movs	r3, #3
 800087c:	e17a      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800087e:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	2b00      	cmp	r3, #0
 8000888:	d1f0      	bne.n	800086c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f003 0308 	and.w	r3, r3, #8
 8000892:	2b00      	cmp	r3, #0
 8000894:	d03a      	beq.n	800090c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	699b      	ldr	r3, [r3, #24]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d019      	beq.n	80008d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <HAL_RCC_OscConfig+0x274>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008a4:	f7ff fc7c 	bl	80001a0 <HAL_GetTick>
 80008a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008aa:	e008      	b.n	80008be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008ac:	f7ff fc78 	bl	80001a0 <HAL_GetTick>
 80008b0:	4602      	mov	r2, r0
 80008b2:	693b      	ldr	r3, [r7, #16]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	2b02      	cmp	r3, #2
 80008b8:	d901      	bls.n	80008be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80008ba:	2303      	movs	r3, #3
 80008bc:	e15a      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008be:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <HAL_RCC_OscConfig+0x26c>)
 80008c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d0f0      	beq.n	80008ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80008ca:	2001      	movs	r0, #1
 80008cc:	f000 faf6 	bl	8000ebc <RCC_Delay>
 80008d0:	e01c      	b.n	800090c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80008d2:	4b0a      	ldr	r3, [pc, #40]	; (80008fc <HAL_RCC_OscConfig+0x274>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008d8:	f7ff fc62 	bl	80001a0 <HAL_GetTick>
 80008dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008de:	e00f      	b.n	8000900 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008e0:	f7ff fc5e 	bl	80001a0 <HAL_GetTick>
 80008e4:	4602      	mov	r2, r0
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	2b02      	cmp	r3, #2
 80008ec:	d908      	bls.n	8000900 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80008ee:	2303      	movs	r3, #3
 80008f0:	e140      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
 80008f2:	bf00      	nop
 80008f4:	40021000 	.word	0x40021000
 80008f8:	42420000 	.word	0x42420000
 80008fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000900:	4b9e      	ldr	r3, [pc, #632]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000904:	f003 0302 	and.w	r3, r3, #2
 8000908:	2b00      	cmp	r3, #0
 800090a:	d1e9      	bne.n	80008e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f003 0304 	and.w	r3, r3, #4
 8000914:	2b00      	cmp	r3, #0
 8000916:	f000 80a6 	beq.w	8000a66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800091a:	2300      	movs	r3, #0
 800091c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800091e:	4b97      	ldr	r3, [pc, #604]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000920:	69db      	ldr	r3, [r3, #28]
 8000922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000926:	2b00      	cmp	r3, #0
 8000928:	d10d      	bne.n	8000946 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800092a:	4b94      	ldr	r3, [pc, #592]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 800092c:	69db      	ldr	r3, [r3, #28]
 800092e:	4a93      	ldr	r2, [pc, #588]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000934:	61d3      	str	r3, [r2, #28]
 8000936:	4b91      	ldr	r3, [pc, #580]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000942:	2301      	movs	r3, #1
 8000944:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000946:	4b8e      	ldr	r3, [pc, #568]	; (8000b80 <HAL_RCC_OscConfig+0x4f8>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800094e:	2b00      	cmp	r3, #0
 8000950:	d118      	bne.n	8000984 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000952:	4b8b      	ldr	r3, [pc, #556]	; (8000b80 <HAL_RCC_OscConfig+0x4f8>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a8a      	ldr	r2, [pc, #552]	; (8000b80 <HAL_RCC_OscConfig+0x4f8>)
 8000958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800095c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800095e:	f7ff fc1f 	bl	80001a0 <HAL_GetTick>
 8000962:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000964:	e008      	b.n	8000978 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000966:	f7ff fc1b 	bl	80001a0 <HAL_GetTick>
 800096a:	4602      	mov	r2, r0
 800096c:	693b      	ldr	r3, [r7, #16]
 800096e:	1ad3      	subs	r3, r2, r3
 8000970:	2b64      	cmp	r3, #100	; 0x64
 8000972:	d901      	bls.n	8000978 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000974:	2303      	movs	r3, #3
 8000976:	e0fd      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000978:	4b81      	ldr	r3, [pc, #516]	; (8000b80 <HAL_RCC_OscConfig+0x4f8>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000980:	2b00      	cmp	r3, #0
 8000982:	d0f0      	beq.n	8000966 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	68db      	ldr	r3, [r3, #12]
 8000988:	2b01      	cmp	r3, #1
 800098a:	d106      	bne.n	800099a <HAL_RCC_OscConfig+0x312>
 800098c:	4b7b      	ldr	r3, [pc, #492]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 800098e:	6a1b      	ldr	r3, [r3, #32]
 8000990:	4a7a      	ldr	r2, [pc, #488]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	6213      	str	r3, [r2, #32]
 8000998:	e02d      	b.n	80009f6 <HAL_RCC_OscConfig+0x36e>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d10c      	bne.n	80009bc <HAL_RCC_OscConfig+0x334>
 80009a2:	4b76      	ldr	r3, [pc, #472]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009a4:	6a1b      	ldr	r3, [r3, #32]
 80009a6:	4a75      	ldr	r2, [pc, #468]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009a8:	f023 0301 	bic.w	r3, r3, #1
 80009ac:	6213      	str	r3, [r2, #32]
 80009ae:	4b73      	ldr	r3, [pc, #460]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009b0:	6a1b      	ldr	r3, [r3, #32]
 80009b2:	4a72      	ldr	r2, [pc, #456]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009b4:	f023 0304 	bic.w	r3, r3, #4
 80009b8:	6213      	str	r3, [r2, #32]
 80009ba:	e01c      	b.n	80009f6 <HAL_RCC_OscConfig+0x36e>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	2b05      	cmp	r3, #5
 80009c2:	d10c      	bne.n	80009de <HAL_RCC_OscConfig+0x356>
 80009c4:	4b6d      	ldr	r3, [pc, #436]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009c6:	6a1b      	ldr	r3, [r3, #32]
 80009c8:	4a6c      	ldr	r2, [pc, #432]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009ca:	f043 0304 	orr.w	r3, r3, #4
 80009ce:	6213      	str	r3, [r2, #32]
 80009d0:	4b6a      	ldr	r3, [pc, #424]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009d2:	6a1b      	ldr	r3, [r3, #32]
 80009d4:	4a69      	ldr	r2, [pc, #420]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009d6:	f043 0301 	orr.w	r3, r3, #1
 80009da:	6213      	str	r3, [r2, #32]
 80009dc:	e00b      	b.n	80009f6 <HAL_RCC_OscConfig+0x36e>
 80009de:	4b67      	ldr	r3, [pc, #412]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009e0:	6a1b      	ldr	r3, [r3, #32]
 80009e2:	4a66      	ldr	r2, [pc, #408]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009e4:	f023 0301 	bic.w	r3, r3, #1
 80009e8:	6213      	str	r3, [r2, #32]
 80009ea:	4b64      	ldr	r3, [pc, #400]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009ec:	6a1b      	ldr	r3, [r3, #32]
 80009ee:	4a63      	ldr	r2, [pc, #396]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 80009f0:	f023 0304 	bic.w	r3, r3, #4
 80009f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	68db      	ldr	r3, [r3, #12]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d015      	beq.n	8000a2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009fe:	f7ff fbcf 	bl	80001a0 <HAL_GetTick>
 8000a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a04:	e00a      	b.n	8000a1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a06:	f7ff fbcb 	bl	80001a0 <HAL_GetTick>
 8000a0a:	4602      	mov	r2, r0
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	1ad3      	subs	r3, r2, r3
 8000a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d901      	bls.n	8000a1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	e0ab      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a1c:	4b57      	ldr	r3, [pc, #348]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000a1e:	6a1b      	ldr	r3, [r3, #32]
 8000a20:	f003 0302 	and.w	r3, r3, #2
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d0ee      	beq.n	8000a06 <HAL_RCC_OscConfig+0x37e>
 8000a28:	e014      	b.n	8000a54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a2a:	f7ff fbb9 	bl	80001a0 <HAL_GetTick>
 8000a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a30:	e00a      	b.n	8000a48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a32:	f7ff fbb5 	bl	80001a0 <HAL_GetTick>
 8000a36:	4602      	mov	r2, r0
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	1ad3      	subs	r3, r2, r3
 8000a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d901      	bls.n	8000a48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000a44:	2303      	movs	r3, #3
 8000a46:	e095      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a48:	4b4c      	ldr	r3, [pc, #304]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000a4a:	6a1b      	ldr	r3, [r3, #32]
 8000a4c:	f003 0302 	and.w	r3, r3, #2
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d1ee      	bne.n	8000a32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000a54:	7dfb      	ldrb	r3, [r7, #23]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d105      	bne.n	8000a66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a5a:	4b48      	ldr	r3, [pc, #288]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	4a47      	ldr	r2, [pc, #284]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000a60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	f000 8081 	beq.w	8000b72 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a70:	4b42      	ldr	r3, [pc, #264]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	f003 030c 	and.w	r3, r3, #12
 8000a78:	2b08      	cmp	r3, #8
 8000a7a:	d061      	beq.n	8000b40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	69db      	ldr	r3, [r3, #28]
 8000a80:	2b02      	cmp	r3, #2
 8000a82:	d146      	bne.n	8000b12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000a84:	4b3f      	ldr	r3, [pc, #252]	; (8000b84 <HAL_RCC_OscConfig+0x4fc>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a8a:	f7ff fb89 	bl	80001a0 <HAL_GetTick>
 8000a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a90:	e008      	b.n	8000aa4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a92:	f7ff fb85 	bl	80001a0 <HAL_GetTick>
 8000a96:	4602      	mov	r2, r0
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	1ad3      	subs	r3, r2, r3
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d901      	bls.n	8000aa4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	e067      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aa4:	4b35      	ldr	r3, [pc, #212]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d1f0      	bne.n	8000a92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6a1b      	ldr	r3, [r3, #32]
 8000ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ab8:	d108      	bne.n	8000acc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000aba:	4b30      	ldr	r3, [pc, #192]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	492d      	ldr	r1, [pc, #180]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000acc:	4b2b      	ldr	r3, [pc, #172]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6a19      	ldr	r1, [r3, #32]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000adc:	430b      	orrs	r3, r1
 8000ade:	4927      	ldr	r1, [pc, #156]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ae4:	4b27      	ldr	r3, [pc, #156]	; (8000b84 <HAL_RCC_OscConfig+0x4fc>)
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aea:	f7ff fb59 	bl	80001a0 <HAL_GetTick>
 8000aee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000af0:	e008      	b.n	8000b04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000af2:	f7ff fb55 	bl	80001a0 <HAL_GetTick>
 8000af6:	4602      	mov	r2, r0
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	1ad3      	subs	r3, r2, r3
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	d901      	bls.n	8000b04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000b00:	2303      	movs	r3, #3
 8000b02:	e037      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b04:	4b1d      	ldr	r3, [pc, #116]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d0f0      	beq.n	8000af2 <HAL_RCC_OscConfig+0x46a>
 8000b10:	e02f      	b.n	8000b72 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b12:	4b1c      	ldr	r3, [pc, #112]	; (8000b84 <HAL_RCC_OscConfig+0x4fc>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b18:	f7ff fb42 	bl	80001a0 <HAL_GetTick>
 8000b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b1e:	e008      	b.n	8000b32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b20:	f7ff fb3e 	bl	80001a0 <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d901      	bls.n	8000b32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	e020      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b32:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1f0      	bne.n	8000b20 <HAL_RCC_OscConfig+0x498>
 8000b3e:	e018      	b.n	8000b72 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	69db      	ldr	r3, [r3, #28]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d101      	bne.n	8000b4c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	e013      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <HAL_RCC_OscConfig+0x4f4>)
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6a1b      	ldr	r3, [r3, #32]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d106      	bne.n	8000b6e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	d001      	beq.n	8000b72 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e000      	b.n	8000b74 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000b72:	2300      	movs	r3, #0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3718      	adds	r7, #24
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	40007000 	.word	0x40007000
 8000b84:	42420060 	.word	0x42420060

08000b88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d101      	bne.n	8000b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	e0d0      	b.n	8000d3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000b9c:	4b6a      	ldr	r3, [pc, #424]	; (8000d48 <HAL_RCC_ClockConfig+0x1c0>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f003 0307 	and.w	r3, r3, #7
 8000ba4:	683a      	ldr	r2, [r7, #0]
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d910      	bls.n	8000bcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000baa:	4b67      	ldr	r3, [pc, #412]	; (8000d48 <HAL_RCC_ClockConfig+0x1c0>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f023 0207 	bic.w	r2, r3, #7
 8000bb2:	4965      	ldr	r1, [pc, #404]	; (8000d48 <HAL_RCC_ClockConfig+0x1c0>)
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bba:	4b63      	ldr	r3, [pc, #396]	; (8000d48 <HAL_RCC_ClockConfig+0x1c0>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f003 0307 	and.w	r3, r3, #7
 8000bc2:	683a      	ldr	r2, [r7, #0]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d001      	beq.n	8000bcc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	e0b8      	b.n	8000d3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 0302 	and.w	r3, r3, #2
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d020      	beq.n	8000c1a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f003 0304 	and.w	r3, r3, #4
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d005      	beq.n	8000bf0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000be4:	4b59      	ldr	r3, [pc, #356]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	4a58      	ldr	r2, [pc, #352]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000bea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000bee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f003 0308 	and.w	r3, r3, #8
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d005      	beq.n	8000c08 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000bfc:	4b53      	ldr	r3, [pc, #332]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	4a52      	ldr	r2, [pc, #328]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c02:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000c06:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c08:	4b50      	ldr	r3, [pc, #320]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	494d      	ldr	r1, [pc, #308]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c16:	4313      	orrs	r3, r2
 8000c18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d040      	beq.n	8000ca8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d107      	bne.n	8000c3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c2e:	4b47      	ldr	r3, [pc, #284]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d115      	bne.n	8000c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e07f      	b.n	8000d3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d107      	bne.n	8000c56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c46:	4b41      	ldr	r3, [pc, #260]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d109      	bne.n	8000c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e073      	b.n	8000d3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c56:	4b3d      	ldr	r3, [pc, #244]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f003 0302 	and.w	r3, r3, #2
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d101      	bne.n	8000c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e06b      	b.n	8000d3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c66:	4b39      	ldr	r3, [pc, #228]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f023 0203 	bic.w	r2, r3, #3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	4936      	ldr	r1, [pc, #216]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c74:	4313      	orrs	r3, r2
 8000c76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000c78:	f7ff fa92 	bl	80001a0 <HAL_GetTick>
 8000c7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c7e:	e00a      	b.n	8000c96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c80:	f7ff fa8e 	bl	80001a0 <HAL_GetTick>
 8000c84:	4602      	mov	r2, r0
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d901      	bls.n	8000c96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000c92:	2303      	movs	r3, #3
 8000c94:	e053      	b.n	8000d3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c96:	4b2d      	ldr	r3, [pc, #180]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f003 020c 	and.w	r2, r3, #12
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d1eb      	bne.n	8000c80 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000ca8:	4b27      	ldr	r3, [pc, #156]	; (8000d48 <HAL_RCC_ClockConfig+0x1c0>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0307 	and.w	r3, r3, #7
 8000cb0:	683a      	ldr	r2, [r7, #0]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d210      	bcs.n	8000cd8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cb6:	4b24      	ldr	r3, [pc, #144]	; (8000d48 <HAL_RCC_ClockConfig+0x1c0>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f023 0207 	bic.w	r2, r3, #7
 8000cbe:	4922      	ldr	r1, [pc, #136]	; (8000d48 <HAL_RCC_ClockConfig+0x1c0>)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cc6:	4b20      	ldr	r3, [pc, #128]	; (8000d48 <HAL_RCC_ClockConfig+0x1c0>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	683a      	ldr	r2, [r7, #0]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d001      	beq.n	8000cd8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e032      	b.n	8000d3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0304 	and.w	r3, r3, #4
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d008      	beq.n	8000cf6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ce4:	4b19      	ldr	r3, [pc, #100]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	4916      	ldr	r1, [pc, #88]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0308 	and.w	r3, r3, #8
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d009      	beq.n	8000d16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d02:	4b12      	ldr	r3, [pc, #72]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	691b      	ldr	r3, [r3, #16]
 8000d0e:	00db      	lsls	r3, r3, #3
 8000d10:	490e      	ldr	r1, [pc, #56]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d12:	4313      	orrs	r3, r2
 8000d14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000d16:	f000 f821 	bl	8000d5c <HAL_RCC_GetSysClockFreq>
 8000d1a:	4601      	mov	r1, r0
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	091b      	lsrs	r3, r3, #4
 8000d22:	f003 030f 	and.w	r3, r3, #15
 8000d26:	4a0a      	ldr	r2, [pc, #40]	; (8000d50 <HAL_RCC_ClockConfig+0x1c8>)
 8000d28:	5cd3      	ldrb	r3, [r2, r3]
 8000d2a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d2e:	4a09      	ldr	r2, [pc, #36]	; (8000d54 <HAL_RCC_ClockConfig+0x1cc>)
 8000d30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <HAL_RCC_ClockConfig+0x1d0>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4618      	mov	r0, r3
 8000d38:	f003 f86e 	bl	8003e18 <HAL_InitTick>

  return HAL_OK;
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40022000 	.word	0x40022000
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	080040a0 	.word	0x080040a0
 8000d54:	2000000c 	.word	0x2000000c
 8000d58:	20000000 	.word	0x20000000

08000d5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000d5c:	b490      	push	{r4, r7}
 8000d5e:	b08a      	sub	sp, #40	; 0x28
 8000d60:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000d62:	4b2a      	ldr	r3, [pc, #168]	; (8000e0c <HAL_RCC_GetSysClockFreq+0xb0>)
 8000d64:	1d3c      	adds	r4, r7, #4
 8000d66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000d6c:	4b28      	ldr	r3, [pc, #160]	; (8000e10 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000d6e:	881b      	ldrh	r3, [r3, #0]
 8000d70:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61fb      	str	r3, [r7, #28]
 8000d76:	2300      	movs	r3, #0
 8000d78:	61bb      	str	r3, [r7, #24]
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000d82:	2300      	movs	r3, #0
 8000d84:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000d86:	4b23      	ldr	r3, [pc, #140]	; (8000e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000d8c:	69fb      	ldr	r3, [r7, #28]
 8000d8e:	f003 030c 	and.w	r3, r3, #12
 8000d92:	2b04      	cmp	r3, #4
 8000d94:	d002      	beq.n	8000d9c <HAL_RCC_GetSysClockFreq+0x40>
 8000d96:	2b08      	cmp	r3, #8
 8000d98:	d003      	beq.n	8000da2 <HAL_RCC_GetSysClockFreq+0x46>
 8000d9a:	e02d      	b.n	8000df8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000d9c:	4b1e      	ldr	r3, [pc, #120]	; (8000e18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000d9e:	623b      	str	r3, [r7, #32]
      break;
 8000da0:	e02d      	b.n	8000dfe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	0c9b      	lsrs	r3, r3, #18
 8000da6:	f003 030f 	and.w	r3, r3, #15
 8000daa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000dae:	4413      	add	r3, r2
 8000db0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000db4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000db6:	69fb      	ldr	r3, [r7, #28]
 8000db8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d013      	beq.n	8000de8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000dc0:	4b14      	ldr	r3, [pc, #80]	; (8000e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	0c5b      	lsrs	r3, r3, #17
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000dce:	4413      	add	r3, r2
 8000dd0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000dd4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	4a0f      	ldr	r2, [pc, #60]	; (8000e18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000dda:	fb02 f203 	mul.w	r2, r2, r3
 8000dde:	69bb      	ldr	r3, [r7, #24]
 8000de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de4:	627b      	str	r3, [r7, #36]	; 0x24
 8000de6:	e004      	b.n	8000df2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	4a0c      	ldr	r2, [pc, #48]	; (8000e1c <HAL_RCC_GetSysClockFreq+0xc0>)
 8000dec:	fb02 f303 	mul.w	r3, r2, r3
 8000df0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df4:	623b      	str	r3, [r7, #32]
      break;
 8000df6:	e002      	b.n	8000dfe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000df8:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000dfa:	623b      	str	r3, [r7, #32]
      break;
 8000dfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000dfe:	6a3b      	ldr	r3, [r7, #32]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3728      	adds	r7, #40	; 0x28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc90      	pop	{r4, r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	08004044 	.word	0x08004044
 8000e10:	08004054 	.word	0x08004054
 8000e14:	40021000 	.word	0x40021000
 8000e18:	007a1200 	.word	0x007a1200
 8000e1c:	003d0900 	.word	0x003d0900

08000e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000e24:	4b02      	ldr	r3, [pc, #8]	; (8000e30 <HAL_RCC_GetHCLKFreq+0x10>)
 8000e26:	681b      	ldr	r3, [r3, #0]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr
 8000e30:	2000000c 	.word	0x2000000c

08000e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000e38:	f7ff fff2 	bl	8000e20 <HAL_RCC_GetHCLKFreq>
 8000e3c:	4601      	mov	r1, r0
 8000e3e:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	0adb      	lsrs	r3, r3, #11
 8000e44:	f003 0307 	and.w	r3, r3, #7
 8000e48:	4a03      	ldr	r2, [pc, #12]	; (8000e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000e4a:	5cd3      	ldrb	r3, [r2, r3]
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40021000 	.word	0x40021000
 8000e58:	080040b0 	.word	0x080040b0

08000e5c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	220f      	movs	r2, #15
 8000e6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000e6c:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <HAL_RCC_GetClockConfig+0x58>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f003 0203 	and.w	r2, r3, #3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000e78:	4b0e      	ldr	r3, [pc, #56]	; (8000eb4 <HAL_RCC_GetClockConfig+0x58>)
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <HAL_RCC_GetClockConfig+0x58>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8000e90:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <HAL_RCC_GetClockConfig+0x58>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	08db      	lsrs	r3, r3, #3
 8000e96:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000e9e:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f003 0207 	and.w	r2, r3, #7
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bc80      	pop	{r7}
 8000eb2:	4770      	bx	lr
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	40022000 	.word	0x40022000

08000ebc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ec4:	4b0a      	ldr	r3, [pc, #40]	; (8000ef0 <RCC_Delay+0x34>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0a      	ldr	r2, [pc, #40]	; (8000ef4 <RCC_Delay+0x38>)
 8000eca:	fba2 2303 	umull	r2, r3, r2, r3
 8000ece:	0a5b      	lsrs	r3, r3, #9
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	fb02 f303 	mul.w	r3, r2, r3
 8000ed6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000ed8:	bf00      	nop
  }
  while (Delay --);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	1e5a      	subs	r2, r3, #1
 8000ede:	60fa      	str	r2, [r7, #12]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d1f9      	bne.n	8000ed8 <RCC_Delay+0x1c>
}
 8000ee4:	bf00      	nop
 8000ee6:	3714      	adds	r7, #20
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	2000000c 	.word	0x2000000c
 8000ef4:	10624dd3 	.word	0x10624dd3

08000ef8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e01d      	b.n	8000f46 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d106      	bne.n	8000f24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f000 f815 	bl	8000f4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2202      	movs	r2, #2
 8000f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	3304      	adds	r3, #4
 8000f34:	4619      	mov	r1, r3
 8000f36:	4610      	mov	r0, r2
 8000f38:	f000 f962 	bl	8001200 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2201      	movs	r2, #1
 8000f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000f44:	2300      	movs	r3, #0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	b083      	sub	sp, #12
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr

08000f60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	68da      	ldr	r2, [r3, #12]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f042 0201 	orr.w	r2, r2, #1
 8000f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	2b06      	cmp	r3, #6
 8000f88:	d007      	beq.n	8000f9a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f042 0201 	orr.w	r2, r2, #1
 8000f98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000f9a:	2300      	movs	r3, #0
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr

08000fa6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	691b      	ldr	r3, [r3, #16]
 8000fb4:	f003 0302 	and.w	r3, r3, #2
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d122      	bne.n	8001002 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d11b      	bne.n	8001002 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f06f 0202 	mvn.w	r2, #2
 8000fd2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0303 	and.w	r3, r3, #3
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f000 f8ed 	bl	80011c8 <HAL_TIM_IC_CaptureCallback>
 8000fee:	e005      	b.n	8000ffc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f000 f8e0 	bl	80011b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f000 f8ef 	bl	80011da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	691b      	ldr	r3, [r3, #16]
 8001008:	f003 0304 	and.w	r3, r3, #4
 800100c:	2b04      	cmp	r3, #4
 800100e:	d122      	bne.n	8001056 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	f003 0304 	and.w	r3, r3, #4
 800101a:	2b04      	cmp	r3, #4
 800101c:	d11b      	bne.n	8001056 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f06f 0204 	mvn.w	r2, #4
 8001026:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2202      	movs	r2, #2
 800102c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	699b      	ldr	r3, [r3, #24]
 8001034:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f000 f8c3 	bl	80011c8 <HAL_TIM_IC_CaptureCallback>
 8001042:	e005      	b.n	8001050 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f000 f8b6 	bl	80011b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f000 f8c5 	bl	80011da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	691b      	ldr	r3, [r3, #16]
 800105c:	f003 0308 	and.w	r3, r3, #8
 8001060:	2b08      	cmp	r3, #8
 8001062:	d122      	bne.n	80010aa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b08      	cmp	r3, #8
 8001070:	d11b      	bne.n	80010aa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f06f 0208 	mvn.w	r2, #8
 800107a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2204      	movs	r2, #4
 8001080:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	69db      	ldr	r3, [r3, #28]
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d003      	beq.n	8001098 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f000 f899 	bl	80011c8 <HAL_TIM_IC_CaptureCallback>
 8001096:	e005      	b.n	80010a4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f000 f88c 	bl	80011b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f000 f89b 	bl	80011da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2200      	movs	r2, #0
 80010a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	691b      	ldr	r3, [r3, #16]
 80010b0:	f003 0310 	and.w	r3, r3, #16
 80010b4:	2b10      	cmp	r3, #16
 80010b6:	d122      	bne.n	80010fe <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	f003 0310 	and.w	r3, r3, #16
 80010c2:	2b10      	cmp	r3, #16
 80010c4:	d11b      	bne.n	80010fe <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f06f 0210 	mvn.w	r2, #16
 80010ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2208      	movs	r2, #8
 80010d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	69db      	ldr	r3, [r3, #28]
 80010dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d003      	beq.n	80010ec <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f000 f86f 	bl	80011c8 <HAL_TIM_IC_CaptureCallback>
 80010ea:	e005      	b.n	80010f8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f000 f862 	bl	80011b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f000 f871 	bl	80011da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	691b      	ldr	r3, [r3, #16]
 8001104:	f003 0301 	and.w	r3, r3, #1
 8001108:	2b01      	cmp	r3, #1
 800110a:	d10e      	bne.n	800112a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	2b01      	cmp	r3, #1
 8001118:	d107      	bne.n	800112a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f06f 0201 	mvn.w	r2, #1
 8001122:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f002 fe27 	bl	8003d78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	691b      	ldr	r3, [r3, #16]
 8001130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001134:	2b80      	cmp	r3, #128	; 0x80
 8001136:	d10e      	bne.n	8001156 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001142:	2b80      	cmp	r3, #128	; 0x80
 8001144:	d107      	bne.n	8001156 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800114e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f000 f8c0 	bl	80012d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001160:	2b40      	cmp	r3, #64	; 0x40
 8001162:	d10e      	bne.n	8001182 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800116e:	2b40      	cmp	r3, #64	; 0x40
 8001170:	d107      	bne.n	8001182 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800117a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f000 f835 	bl	80011ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	691b      	ldr	r3, [r3, #16]
 8001188:	f003 0320 	and.w	r3, r3, #32
 800118c:	2b20      	cmp	r3, #32
 800118e:	d10e      	bne.n	80011ae <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	68db      	ldr	r3, [r3, #12]
 8001196:	f003 0320 	and.w	r3, r3, #32
 800119a:	2b20      	cmp	r3, #32
 800119c:	d107      	bne.n	80011ae <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f06f 0220 	mvn.w	r2, #32
 80011a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f000 f88b 	bl	80012c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr

080011c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bc80      	pop	{r7}
 80011d8:	4770      	bx	lr

080011da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80011da:	b480      	push	{r7}
 80011dc:	b083      	sub	sp, #12
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr

080011ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
	...

08001200 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a29      	ldr	r2, [pc, #164]	; (80012b8 <TIM_Base_SetConfig+0xb8>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d00b      	beq.n	8001230 <TIM_Base_SetConfig+0x30>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800121e:	d007      	beq.n	8001230 <TIM_Base_SetConfig+0x30>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a26      	ldr	r2, [pc, #152]	; (80012bc <TIM_Base_SetConfig+0xbc>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d003      	beq.n	8001230 <TIM_Base_SetConfig+0x30>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a25      	ldr	r2, [pc, #148]	; (80012c0 <TIM_Base_SetConfig+0xc0>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d108      	bne.n	8001242 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001236:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	4313      	orrs	r3, r2
 8001240:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a1c      	ldr	r2, [pc, #112]	; (80012b8 <TIM_Base_SetConfig+0xb8>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d00b      	beq.n	8001262 <TIM_Base_SetConfig+0x62>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001250:	d007      	beq.n	8001262 <TIM_Base_SetConfig+0x62>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a19      	ldr	r2, [pc, #100]	; (80012bc <TIM_Base_SetConfig+0xbc>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d003      	beq.n	8001262 <TIM_Base_SetConfig+0x62>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a18      	ldr	r2, [pc, #96]	; (80012c0 <TIM_Base_SetConfig+0xc0>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d108      	bne.n	8001274 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	68db      	ldr	r3, [r3, #12]
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	4313      	orrs	r3, r2
 8001272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	4313      	orrs	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68fa      	ldr	r2, [r7, #12]
 8001286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a07      	ldr	r2, [pc, #28]	; (80012b8 <TIM_Base_SetConfig+0xb8>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d103      	bne.n	80012a8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	691a      	ldr	r2, [r3, #16]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2201      	movs	r2, #1
 80012ac:	615a      	str	r2, [r3, #20]
}
 80012ae:	bf00      	nop
 80012b0:	3714      	adds	r7, #20
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr
 80012b8:	40012c00 	.word	0x40012c00
 80012bc:	40000400 	.word	0x40000400
 80012c0:	40000800 	.word	0x40000800

080012c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bc80      	pop	{r7}
 80012d4:	4770      	bx	lr

080012d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80012de:	bf00      	nop
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr

080012e8 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80012ee:	f3ef 8305 	mrs	r3, IPSR
 80012f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80012f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d10f      	bne.n	800131a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012fa:	f3ef 8310 	mrs	r3, PRIMASK
 80012fe:	607b      	str	r3, [r7, #4]
  return(result);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d109      	bne.n	800131a <osKernelInitialize+0x32>
 8001306:	4b10      	ldr	r3, [pc, #64]	; (8001348 <osKernelInitialize+0x60>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b02      	cmp	r3, #2
 800130c:	d109      	bne.n	8001322 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800130e:	f3ef 8311 	mrs	r3, BASEPRI
 8001312:	603b      	str	r3, [r7, #0]
  return(result);
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d003      	beq.n	8001322 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800131a:	f06f 0305 	mvn.w	r3, #5
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	e00c      	b.n	800133c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001322:	4b09      	ldr	r3, [pc, #36]	; (8001348 <osKernelInitialize+0x60>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d105      	bne.n	8001336 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800132a:	4b07      	ldr	r3, [pc, #28]	; (8001348 <osKernelInitialize+0x60>)
 800132c:	2201      	movs	r2, #1
 800132e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	e002      	b.n	800133c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800133a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800133c:	68fb      	ldr	r3, [r7, #12]
}
 800133e:	4618      	mov	r0, r3
 8001340:	3714      	adds	r7, #20
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	2000002c 	.word	0x2000002c

0800134c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001352:	f3ef 8305 	mrs	r3, IPSR
 8001356:	60bb      	str	r3, [r7, #8]
  return(result);
 8001358:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800135a:	2b00      	cmp	r3, #0
 800135c:	d10f      	bne.n	800137e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800135e:	f3ef 8310 	mrs	r3, PRIMASK
 8001362:	607b      	str	r3, [r7, #4]
  return(result);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d109      	bne.n	800137e <osKernelStart+0x32>
 800136a:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <osKernelStart+0x64>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d109      	bne.n	8001386 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001372:	f3ef 8311 	mrs	r3, BASEPRI
 8001376:	603b      	str	r3, [r7, #0]
  return(result);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d003      	beq.n	8001386 <osKernelStart+0x3a>
    stat = osErrorISR;
 800137e:	f06f 0305 	mvn.w	r3, #5
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	e00e      	b.n	80013a4 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <osKernelStart+0x64>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b01      	cmp	r3, #1
 800138c:	d107      	bne.n	800139e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800138e:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <osKernelStart+0x64>)
 8001390:	2202      	movs	r2, #2
 8001392:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8001394:	f001 f864 	bl	8002460 <vTaskStartScheduler>
      stat = osOK;
 8001398:	2300      	movs	r3, #0
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	e002      	b.n	80013a4 <osKernelStart+0x58>
    } else {
      stat = osError;
 800139e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013a2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80013a4:	68fb      	ldr	r3, [r7, #12]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000002c 	.word	0x2000002c

080013b4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b092      	sub	sp, #72	; 0x48
 80013b8:	af04      	add	r7, sp, #16
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80013c4:	f3ef 8305 	mrs	r3, IPSR
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80013ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f040 8094 	bne.w	80014fa <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013d2:	f3ef 8310 	mrs	r3, PRIMASK
 80013d6:	623b      	str	r3, [r7, #32]
  return(result);
 80013d8:	6a3b      	ldr	r3, [r7, #32]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	f040 808d 	bne.w	80014fa <osThreadNew+0x146>
 80013e0:	4b48      	ldr	r3, [pc, #288]	; (8001504 <osThreadNew+0x150>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d106      	bne.n	80013f6 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80013e8:	f3ef 8311 	mrs	r3, BASEPRI
 80013ec:	61fb      	str	r3, [r7, #28]
  return(result);
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	f040 8082 	bne.w	80014fa <osThreadNew+0x146>
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d07e      	beq.n	80014fa <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8001400:	2318      	movs	r3, #24
 8001402:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8001404:	2300      	movs	r3, #0
 8001406:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8001408:	f107 031b 	add.w	r3, r7, #27
 800140c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800140e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001412:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d045      	beq.n	80014a6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d002      	beq.n	8001428 <osThreadNew+0x74>
        name = attr->name;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001438:	2b00      	cmp	r3, #0
 800143a:	d008      	beq.n	800144e <osThreadNew+0x9a>
 800143c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800143e:	2b38      	cmp	r3, #56	; 0x38
 8001440:	d805      	bhi.n	800144e <osThreadNew+0x9a>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <osThreadNew+0x9e>
        return (NULL);
 800144e:	2300      	movs	r3, #0
 8001450:	e054      	b.n	80014fc <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	695b      	ldr	r3, [r3, #20]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	089b      	lsrs	r3, r3, #2
 8001460:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00e      	beq.n	8001488 <osThreadNew+0xd4>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	2b5b      	cmp	r3, #91	; 0x5b
 8001470:	d90a      	bls.n	8001488 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001476:	2b00      	cmp	r3, #0
 8001478:	d006      	beq.n	8001488 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d002      	beq.n	8001488 <osThreadNew+0xd4>
        mem = 1;
 8001482:	2301      	movs	r3, #1
 8001484:	62bb      	str	r3, [r7, #40]	; 0x28
 8001486:	e010      	b.n	80014aa <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d10c      	bne.n	80014aa <osThreadNew+0xf6>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d108      	bne.n	80014aa <osThreadNew+0xf6>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d104      	bne.n	80014aa <osThreadNew+0xf6>
          mem = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80014a4:	e001      	b.n	80014aa <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80014aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d110      	bne.n	80014d2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80014b8:	9202      	str	r2, [sp, #8]
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014c4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80014c6:	68f8      	ldr	r0, [r7, #12]
 80014c8:	f000 fe02 	bl	80020d0 <xTaskCreateStatic>
 80014cc:	4603      	mov	r3, r0
 80014ce:	617b      	str	r3, [r7, #20]
 80014d0:	e013      	b.n	80014fa <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80014d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d110      	bne.n	80014fa <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80014d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014da:	b29a      	uxth	r2, r3
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	9301      	str	r3, [sp, #4]
 80014e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	f000 fe49 	bl	8002182 <xTaskCreate>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d001      	beq.n	80014fa <osThreadNew+0x146>
          hTask = NULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80014fa:	697b      	ldr	r3, [r7, #20]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3738      	adds	r7, #56	; 0x38
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	2000002c 	.word	0x2000002c

08001508 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001510:	f3ef 8305 	mrs	r3, IPSR
 8001514:	613b      	str	r3, [r7, #16]
  return(result);
 8001516:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001518:	2b00      	cmp	r3, #0
 800151a:	d10f      	bne.n	800153c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800151c:	f3ef 8310 	mrs	r3, PRIMASK
 8001520:	60fb      	str	r3, [r7, #12]
  return(result);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d109      	bne.n	800153c <osDelay+0x34>
 8001528:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <osDelay+0x58>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b02      	cmp	r3, #2
 800152e:	d109      	bne.n	8001544 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001530:	f3ef 8311 	mrs	r3, BASEPRI
 8001534:	60bb      	str	r3, [r7, #8]
  return(result);
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d003      	beq.n	8001544 <osDelay+0x3c>
    stat = osErrorISR;
 800153c:	f06f 0305 	mvn.w	r3, #5
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e007      	b.n	8001554 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d002      	beq.n	8001554 <osDelay+0x4c>
      vTaskDelay(ticks);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f000 ff52 	bl	80023f8 <vTaskDelay>
    }
  }

  return (stat);
 8001554:	697b      	ldr	r3, [r7, #20]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	2000002c 	.word	0x2000002c

08001564 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4a06      	ldr	r2, [pc, #24]	; (800158c <vApplicationGetIdleTaskMemory+0x28>)
 8001574:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	4a05      	ldr	r2, [pc, #20]	; (8001590 <vApplicationGetIdleTaskMemory+0x2c>)
 800157a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2280      	movs	r2, #128	; 0x80
 8001580:	601a      	str	r2, [r3, #0]
}
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	20000030 	.word	0x20000030
 8001590:	2000008c 	.word	0x2000008c

08001594 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	4a07      	ldr	r2, [pc, #28]	; (80015c0 <vApplicationGetTimerTaskMemory+0x2c>)
 80015a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	4a06      	ldr	r2, [pc, #24]	; (80015c4 <vApplicationGetTimerTaskMemory+0x30>)
 80015aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015b2:	601a      	str	r2, [r3, #0]
}
 80015b4:	bf00      	nop
 80015b6:	3714      	adds	r7, #20
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc80      	pop	{r7}
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	2000028c 	.word	0x2000028c
 80015c4:	200002e8 	.word	0x200002e8

080015c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f103 0208 	add.w	r2, r3, #8
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f103 0208 	add.w	r2, r3, #8
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f103 0208 	add.w	r2, r3, #8
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr

08001606 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001606:	b480      	push	{r7}
 8001608:	b083      	sub	sp, #12
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr

0800161e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800161e:	b480      	push	{r7}
 8001620:	b085      	sub	sp, #20
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	689a      	ldr	r2, [r3, #8]
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	1c5a      	adds	r2, r3, #1
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	601a      	str	r2, [r3, #0]
}
 800165a:	bf00      	nop
 800165c:	3714      	adds	r7, #20
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800167a:	d103      	bne.n	8001684 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	e00c      	b.n	800169e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3308      	adds	r3, #8
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	e002      	b.n	8001692 <vListInsert+0x2e>
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	68ba      	ldr	r2, [r7, #8]
 800169a:	429a      	cmp	r2, r3
 800169c:	d2f6      	bcs.n	800168c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	68fa      	ldr	r2, [r7, #12]
 80016b2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	1c5a      	adds	r2, r3, #1
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	601a      	str	r2, [r3, #0]
}
 80016ca:	bf00      	nop
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr

080016d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	6892      	ldr	r2, [r2, #8]
 80016ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6852      	ldr	r2, [r2, #4]
 80016f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d103      	bne.n	8001708 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	1e5a      	subs	r2, r3, #1
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr
	...

08001728 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d109      	bne.n	8001750 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800173c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001740:	f383 8811 	msr	BASEPRI, r3
 8001744:	f3bf 8f6f 	isb	sy
 8001748:	f3bf 8f4f 	dsb	sy
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	e7fe      	b.n	800174e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001750:	f001 ff9a 	bl	8003688 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800175c:	68f9      	ldr	r1, [r7, #12]
 800175e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001760:	fb01 f303 	mul.w	r3, r1, r3
 8001764:	441a      	add	r2, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2200      	movs	r2, #0
 800176e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001780:	3b01      	subs	r3, #1
 8001782:	68f9      	ldr	r1, [r7, #12]
 8001784:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001786:	fb01 f303 	mul.w	r3, r1, r3
 800178a:	441a      	add	r2, r3
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	22ff      	movs	r2, #255	; 0xff
 8001794:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	22ff      	movs	r2, #255	; 0xff
 800179c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d114      	bne.n	80017d0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d01a      	beq.n	80017e4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	3310      	adds	r3, #16
 80017b2:	4618      	mov	r0, r3
 80017b4:	f001 f8d8 	bl	8002968 <xTaskRemoveFromEventList>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d012      	beq.n	80017e4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80017be:	4b0d      	ldr	r3, [pc, #52]	; (80017f4 <xQueueGenericReset+0xcc>)
 80017c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	f3bf 8f4f 	dsb	sy
 80017ca:	f3bf 8f6f 	isb	sy
 80017ce:	e009      	b.n	80017e4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	3310      	adds	r3, #16
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fef7 	bl	80015c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	3324      	adds	r3, #36	; 0x24
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fef2 	bl	80015c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80017e4:	f001 ff7e 	bl	80036e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80017e8:	2301      	movs	r3, #1
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	e000ed04 	.word	0xe000ed04

080017f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08e      	sub	sp, #56	; 0x38
 80017fc:	af02      	add	r7, sp, #8
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
 8001804:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d109      	bne.n	8001820 <xQueueGenericCreateStatic+0x28>
 800180c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001810:	f383 8811 	msr	BASEPRI, r3
 8001814:	f3bf 8f6f 	isb	sy
 8001818:	f3bf 8f4f 	dsb	sy
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
 800181e:	e7fe      	b.n	800181e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d109      	bne.n	800183a <xQueueGenericCreateStatic+0x42>
 8001826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800182a:	f383 8811 	msr	BASEPRI, r3
 800182e:	f3bf 8f6f 	isb	sy
 8001832:	f3bf 8f4f 	dsb	sy
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
 8001838:	e7fe      	b.n	8001838 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d002      	beq.n	8001846 <xQueueGenericCreateStatic+0x4e>
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <xQueueGenericCreateStatic+0x52>
 8001846:	2301      	movs	r3, #1
 8001848:	e000      	b.n	800184c <xQueueGenericCreateStatic+0x54>
 800184a:	2300      	movs	r3, #0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d109      	bne.n	8001864 <xQueueGenericCreateStatic+0x6c>
 8001850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001854:	f383 8811 	msr	BASEPRI, r3
 8001858:	f3bf 8f6f 	isb	sy
 800185c:	f3bf 8f4f 	dsb	sy
 8001860:	623b      	str	r3, [r7, #32]
 8001862:	e7fe      	b.n	8001862 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d102      	bne.n	8001870 <xQueueGenericCreateStatic+0x78>
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <xQueueGenericCreateStatic+0x7c>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <xQueueGenericCreateStatic+0x7e>
 8001874:	2300      	movs	r3, #0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d109      	bne.n	800188e <xQueueGenericCreateStatic+0x96>
 800187a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800187e:	f383 8811 	msr	BASEPRI, r3
 8001882:	f3bf 8f6f 	isb	sy
 8001886:	f3bf 8f4f 	dsb	sy
 800188a:	61fb      	str	r3, [r7, #28]
 800188c:	e7fe      	b.n	800188c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800188e:	2350      	movs	r3, #80	; 0x50
 8001890:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	2b50      	cmp	r3, #80	; 0x50
 8001896:	d009      	beq.n	80018ac <xQueueGenericCreateStatic+0xb4>
 8001898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800189c:	f383 8811 	msr	BASEPRI, r3
 80018a0:	f3bf 8f6f 	isb	sy
 80018a4:	f3bf 8f4f 	dsb	sy
 80018a8:	61bb      	str	r3, [r7, #24]
 80018aa:	e7fe      	b.n	80018aa <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80018b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00d      	beq.n	80018d2 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80018b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018b8:	2201      	movs	r2, #1
 80018ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80018be:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80018c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	4613      	mov	r3, r2
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	68b9      	ldr	r1, [r7, #8]
 80018cc:	68f8      	ldr	r0, [r7, #12]
 80018ce:	f000 f805 	bl	80018dc <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80018d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3730      	adds	r7, #48	; 0x30
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
 80018e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d103      	bne.n	80018f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	e002      	b.n	80018fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	68ba      	ldr	r2, [r7, #8]
 8001908:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800190a:	2101      	movs	r1, #1
 800190c:	69b8      	ldr	r0, [r7, #24]
 800190e:	f7ff ff0b 	bl	8001728 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	78fa      	ldrb	r2, [r7, #3]
 8001916:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800191a:	bf00      	nop
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08e      	sub	sp, #56	; 0x38
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001932:	2300      	movs	r3, #0
 8001934:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800193a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800193c:	2b00      	cmp	r3, #0
 800193e:	d109      	bne.n	8001954 <xQueueGenericSend+0x30>
 8001940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001944:	f383 8811 	msr	BASEPRI, r3
 8001948:	f3bf 8f6f 	isb	sy
 800194c:	f3bf 8f4f 	dsb	sy
 8001950:	62bb      	str	r3, [r7, #40]	; 0x28
 8001952:	e7fe      	b.n	8001952 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d103      	bne.n	8001962 <xQueueGenericSend+0x3e>
 800195a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800195c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195e:	2b00      	cmp	r3, #0
 8001960:	d101      	bne.n	8001966 <xQueueGenericSend+0x42>
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <xQueueGenericSend+0x44>
 8001966:	2300      	movs	r3, #0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d109      	bne.n	8001980 <xQueueGenericSend+0x5c>
 800196c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001970:	f383 8811 	msr	BASEPRI, r3
 8001974:	f3bf 8f6f 	isb	sy
 8001978:	f3bf 8f4f 	dsb	sy
 800197c:	627b      	str	r3, [r7, #36]	; 0x24
 800197e:	e7fe      	b.n	800197e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	2b02      	cmp	r3, #2
 8001984:	d103      	bne.n	800198e <xQueueGenericSend+0x6a>
 8001986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800198a:	2b01      	cmp	r3, #1
 800198c:	d101      	bne.n	8001992 <xQueueGenericSend+0x6e>
 800198e:	2301      	movs	r3, #1
 8001990:	e000      	b.n	8001994 <xQueueGenericSend+0x70>
 8001992:	2300      	movs	r3, #0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d109      	bne.n	80019ac <xQueueGenericSend+0x88>
 8001998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800199c:	f383 8811 	msr	BASEPRI, r3
 80019a0:	f3bf 8f6f 	isb	sy
 80019a4:	f3bf 8f4f 	dsb	sy
 80019a8:	623b      	str	r3, [r7, #32]
 80019aa:	e7fe      	b.n	80019aa <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80019ac:	f001 f996 	bl	8002cdc <xTaskGetSchedulerState>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d102      	bne.n	80019bc <xQueueGenericSend+0x98>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <xQueueGenericSend+0x9c>
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <xQueueGenericSend+0x9e>
 80019c0:	2300      	movs	r3, #0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d109      	bne.n	80019da <xQueueGenericSend+0xb6>
 80019c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019ca:	f383 8811 	msr	BASEPRI, r3
 80019ce:	f3bf 8f6f 	isb	sy
 80019d2:	f3bf 8f4f 	dsb	sy
 80019d6:	61fb      	str	r3, [r7, #28]
 80019d8:	e7fe      	b.n	80019d8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80019da:	f001 fe55 	bl	8003688 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80019de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d302      	bcc.n	80019f0 <xQueueGenericSend+0xcc>
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d129      	bne.n	8001a44 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	68b9      	ldr	r1, [r7, #8]
 80019f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80019f6:	f000 f9ff 	bl	8001df8 <prvCopyDataToQueue>
 80019fa:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80019fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d010      	beq.n	8001a26 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a06:	3324      	adds	r3, #36	; 0x24
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f000 ffad 	bl	8002968 <xTaskRemoveFromEventList>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d013      	beq.n	8001a3c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001a14:	4b3f      	ldr	r3, [pc, #252]	; (8001b14 <xQueueGenericSend+0x1f0>)
 8001a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	f3bf 8f4f 	dsb	sy
 8001a20:	f3bf 8f6f 	isb	sy
 8001a24:	e00a      	b.n	8001a3c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d007      	beq.n	8001a3c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001a2c:	4b39      	ldr	r3, [pc, #228]	; (8001b14 <xQueueGenericSend+0x1f0>)
 8001a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	f3bf 8f4f 	dsb	sy
 8001a38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001a3c:	f001 fe52 	bl	80036e4 <vPortExitCritical>
				return pdPASS;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e063      	b.n	8001b0c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d103      	bne.n	8001a52 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001a4a:	f001 fe4b 	bl	80036e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e05c      	b.n	8001b0c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d106      	bne.n	8001a66 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f000 ffe5 	bl	8002a2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001a62:	2301      	movs	r3, #1
 8001a64:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001a66:	f001 fe3d 	bl	80036e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001a6a:	f000 fd5d 	bl	8002528 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001a6e:	f001 fe0b 	bl	8003688 <vPortEnterCritical>
 8001a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a78:	b25b      	sxtb	r3, r3
 8001a7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a7e:	d103      	bne.n	8001a88 <xQueueGenericSend+0x164>
 8001a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a8e:	b25b      	sxtb	r3, r3
 8001a90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a94:	d103      	bne.n	8001a9e <xQueueGenericSend+0x17a>
 8001a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001a9e:	f001 fe21 	bl	80036e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001aa2:	1d3a      	adds	r2, r7, #4
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	4611      	mov	r1, r2
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 ffd4 	bl	8002a58 <xTaskCheckForTimeOut>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d124      	bne.n	8001b00 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001ab6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001ab8:	f000 fa96 	bl	8001fe8 <prvIsQueueFull>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d018      	beq.n	8001af4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac4:	3310      	adds	r3, #16
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	4611      	mov	r1, r2
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 fefe 	bl	80028cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001ad0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001ad2:	f000 fa21 	bl	8001f18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001ad6:	f000 fd35 	bl	8002544 <xTaskResumeAll>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f47f af7c 	bne.w	80019da <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001ae2:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <xQueueGenericSend+0x1f0>)
 8001ae4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	f3bf 8f4f 	dsb	sy
 8001aee:	f3bf 8f6f 	isb	sy
 8001af2:	e772      	b.n	80019da <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001af4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001af6:	f000 fa0f 	bl	8001f18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001afa:	f000 fd23 	bl	8002544 <xTaskResumeAll>
 8001afe:	e76c      	b.n	80019da <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001b00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b02:	f000 fa09 	bl	8001f18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b06:	f000 fd1d 	bl	8002544 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001b0a:	2300      	movs	r3, #0
		}
	}
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3738      	adds	r7, #56	; 0x38
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	e000ed04 	.word	0xe000ed04

08001b18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08e      	sub	sp, #56	; 0x38
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d109      	bne.n	8001b44 <xQueueGenericSendFromISR+0x2c>
 8001b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b34:	f383 8811 	msr	BASEPRI, r3
 8001b38:	f3bf 8f6f 	isb	sy
 8001b3c:	f3bf 8f4f 	dsb	sy
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24
 8001b42:	e7fe      	b.n	8001b42 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d103      	bne.n	8001b52 <xQueueGenericSendFromISR+0x3a>
 8001b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <xQueueGenericSendFromISR+0x3e>
 8001b52:	2301      	movs	r3, #1
 8001b54:	e000      	b.n	8001b58 <xQueueGenericSendFromISR+0x40>
 8001b56:	2300      	movs	r3, #0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d109      	bne.n	8001b70 <xQueueGenericSendFromISR+0x58>
 8001b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b60:	f383 8811 	msr	BASEPRI, r3
 8001b64:	f3bf 8f6f 	isb	sy
 8001b68:	f3bf 8f4f 	dsb	sy
 8001b6c:	623b      	str	r3, [r7, #32]
 8001b6e:	e7fe      	b.n	8001b6e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d103      	bne.n	8001b7e <xQueueGenericSendFromISR+0x66>
 8001b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d101      	bne.n	8001b82 <xQueueGenericSendFromISR+0x6a>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e000      	b.n	8001b84 <xQueueGenericSendFromISR+0x6c>
 8001b82:	2300      	movs	r3, #0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d109      	bne.n	8001b9c <xQueueGenericSendFromISR+0x84>
 8001b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b8c:	f383 8811 	msr	BASEPRI, r3
 8001b90:	f3bf 8f6f 	isb	sy
 8001b94:	f3bf 8f4f 	dsb	sy
 8001b98:	61fb      	str	r3, [r7, #28]
 8001b9a:	e7fe      	b.n	8001b9a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001b9c:	f001 fe2e 	bl	80037fc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001ba0:	f3ef 8211 	mrs	r2, BASEPRI
 8001ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba8:	f383 8811 	msr	BASEPRI, r3
 8001bac:	f3bf 8f6f 	isb	sy
 8001bb0:	f3bf 8f4f 	dsb	sy
 8001bb4:	61ba      	str	r2, [r7, #24]
 8001bb6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001bb8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001bba:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d302      	bcc.n	8001bce <xQueueGenericSendFromISR+0xb6>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d12c      	bne.n	8001c28 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001bd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	68b9      	ldr	r1, [r7, #8]
 8001bdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001bde:	f000 f90b 	bl	8001df8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001be2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001be6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bea:	d112      	bne.n	8001c12 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d016      	beq.n	8001c22 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf6:	3324      	adds	r3, #36	; 0x24
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f000 feb5 	bl	8002968 <xTaskRemoveFromEventList>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00e      	beq.n	8001c22 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00b      	beq.n	8001c22 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	e007      	b.n	8001c22 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001c12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001c16:	3301      	adds	r3, #1
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	b25a      	sxtb	r2, r3
 8001c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001c22:	2301      	movs	r3, #1
 8001c24:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8001c26:	e001      	b.n	8001c2c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	637b      	str	r3, [r7, #52]	; 0x34
 8001c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c2e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3738      	adds	r7, #56	; 0x38
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08c      	sub	sp, #48	; 0x30
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d109      	bne.n	8001c6e <xQueueReceive+0x2e>
	__asm volatile
 8001c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c5e:	f383 8811 	msr	BASEPRI, r3
 8001c62:	f3bf 8f6f 	isb	sy
 8001c66:	f3bf 8f4f 	dsb	sy
 8001c6a:	623b      	str	r3, [r7, #32]
 8001c6c:	e7fe      	b.n	8001c6c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d103      	bne.n	8001c7c <xQueueReceive+0x3c>
 8001c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d101      	bne.n	8001c80 <xQueueReceive+0x40>
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e000      	b.n	8001c82 <xQueueReceive+0x42>
 8001c80:	2300      	movs	r3, #0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d109      	bne.n	8001c9a <xQueueReceive+0x5a>
 8001c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c8a:	f383 8811 	msr	BASEPRI, r3
 8001c8e:	f3bf 8f6f 	isb	sy
 8001c92:	f3bf 8f4f 	dsb	sy
 8001c96:	61fb      	str	r3, [r7, #28]
 8001c98:	e7fe      	b.n	8001c98 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001c9a:	f001 f81f 	bl	8002cdc <xTaskGetSchedulerState>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d102      	bne.n	8001caa <xQueueReceive+0x6a>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <xQueueReceive+0x6e>
 8001caa:	2301      	movs	r3, #1
 8001cac:	e000      	b.n	8001cb0 <xQueueReceive+0x70>
 8001cae:	2300      	movs	r3, #0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d109      	bne.n	8001cc8 <xQueueReceive+0x88>
 8001cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cb8:	f383 8811 	msr	BASEPRI, r3
 8001cbc:	f3bf 8f6f 	isb	sy
 8001cc0:	f3bf 8f4f 	dsb	sy
 8001cc4:	61bb      	str	r3, [r7, #24]
 8001cc6:	e7fe      	b.n	8001cc6 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001cc8:	f001 fcde 	bl	8003688 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d01f      	beq.n	8001d18 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001cd8:	68b9      	ldr	r1, [r7, #8]
 8001cda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cdc:	f000 f8f6 	bl	8001ecc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce2:	1e5a      	subs	r2, r3, #1
 8001ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cea:	691b      	ldr	r3, [r3, #16]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00f      	beq.n	8001d10 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf2:	3310      	adds	r3, #16
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f000 fe37 	bl	8002968 <xTaskRemoveFromEventList>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d007      	beq.n	8001d10 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001d00:	4b3c      	ldr	r3, [pc, #240]	; (8001df4 <xQueueReceive+0x1b4>)
 8001d02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	f3bf 8f4f 	dsb	sy
 8001d0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001d10:	f001 fce8 	bl	80036e4 <vPortExitCritical>
				return pdPASS;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e069      	b.n	8001dec <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d103      	bne.n	8001d26 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001d1e:	f001 fce1 	bl	80036e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e062      	b.n	8001dec <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d106      	bne.n	8001d3a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001d2c:	f107 0310 	add.w	r3, r7, #16
 8001d30:	4618      	mov	r0, r3
 8001d32:	f000 fe7b 	bl	8002a2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001d36:	2301      	movs	r3, #1
 8001d38:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001d3a:	f001 fcd3 	bl	80036e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001d3e:	f000 fbf3 	bl	8002528 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d42:	f001 fca1 	bl	8003688 <vPortEnterCritical>
 8001d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d4c:	b25b      	sxtb	r3, r3
 8001d4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d52:	d103      	bne.n	8001d5c <xQueueReceive+0x11c>
 8001d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d62:	b25b      	sxtb	r3, r3
 8001d64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d68:	d103      	bne.n	8001d72 <xQueueReceive+0x132>
 8001d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d72:	f001 fcb7 	bl	80036e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d76:	1d3a      	adds	r2, r7, #4
 8001d78:	f107 0310 	add.w	r3, r7, #16
 8001d7c:	4611      	mov	r1, r2
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f000 fe6a 	bl	8002a58 <xTaskCheckForTimeOut>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d123      	bne.n	8001dd2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d8c:	f000 f916 	bl	8001fbc <prvIsQueueEmpty>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d017      	beq.n	8001dc6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d98:	3324      	adds	r3, #36	; 0x24
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	4611      	mov	r1, r2
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f000 fd94 	bl	80028cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001da4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001da6:	f000 f8b7 	bl	8001f18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001daa:	f000 fbcb 	bl	8002544 <xTaskResumeAll>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d189      	bne.n	8001cc8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8001db4:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <xQueueReceive+0x1b4>)
 8001db6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	f3bf 8f4f 	dsb	sy
 8001dc0:	f3bf 8f6f 	isb	sy
 8001dc4:	e780      	b.n	8001cc8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001dc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dc8:	f000 f8a6 	bl	8001f18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001dcc:	f000 fbba 	bl	8002544 <xTaskResumeAll>
 8001dd0:	e77a      	b.n	8001cc8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001dd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dd4:	f000 f8a0 	bl	8001f18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001dd8:	f000 fbb4 	bl	8002544 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001ddc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dde:	f000 f8ed 	bl	8001fbc <prvIsQueueEmpty>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f43f af6f 	beq.w	8001cc8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001dea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3730      	adds	r7, #48	; 0x30
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	e000ed04 	.word	0xe000ed04

08001df8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d10d      	bne.n	8001e32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d14d      	bne.n	8001eba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 ff78 	bl	8002d18 <xTaskPriorityDisinherit>
 8001e28:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	e043      	b.n	8001eba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d119      	bne.n	8001e6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6898      	ldr	r0, [r3, #8]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	461a      	mov	r2, r3
 8001e42:	68b9      	ldr	r1, [r7, #8]
 8001e44:	f002 f8de 	bl	8004004 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e50:	441a      	add	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d32b      	bcc.n	8001eba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	e026      	b.n	8001eba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	68d8      	ldr	r0, [r3, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e74:	461a      	mov	r2, r3
 8001e76:	68b9      	ldr	r1, [r7, #8]
 8001e78:	f002 f8c4 	bl	8004004 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	68da      	ldr	r2, [r3, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e84:	425b      	negs	r3, r3
 8001e86:	441a      	add	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	68da      	ldr	r2, [r3, #12]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d207      	bcs.n	8001ea8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	425b      	negs	r3, r3
 8001ea2:	441a      	add	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d105      	bne.n	8001eba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d002      	beq.n	8001eba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001ec2:	697b      	ldr	r3, [r7, #20]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3718      	adds	r7, #24
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d018      	beq.n	8001f10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	68da      	ldr	r2, [r3, #12]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee6:	441a      	add	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68da      	ldr	r2, [r3, #12]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d303      	bcc.n	8001f00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	68d9      	ldr	r1, [r3, #12]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	461a      	mov	r2, r3
 8001f0a:	6838      	ldr	r0, [r7, #0]
 8001f0c:	f002 f87a 	bl	8004004 <memcpy>
	}
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001f20:	f001 fbb2 	bl	8003688 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001f2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001f2c:	e011      	b.n	8001f52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d012      	beq.n	8001f5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3324      	adds	r3, #36	; 0x24
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 fd14 	bl	8002968 <xTaskRemoveFromEventList>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001f46:	f000 fde7 	bl	8002b18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001f4a:	7bfb      	ldrb	r3, [r7, #15]
 8001f4c:	3b01      	subs	r3, #1
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	dce9      	bgt.n	8001f2e <prvUnlockQueue+0x16>
 8001f5a:	e000      	b.n	8001f5e <prvUnlockQueue+0x46>
					break;
 8001f5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	22ff      	movs	r2, #255	; 0xff
 8001f62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001f66:	f001 fbbd 	bl	80036e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001f6a:	f001 fb8d 	bl	8003688 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001f74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001f76:	e011      	b.n	8001f9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d012      	beq.n	8001fa6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3310      	adds	r3, #16
 8001f84:	4618      	mov	r0, r3
 8001f86:	f000 fcef 	bl	8002968 <xTaskRemoveFromEventList>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001f90:	f000 fdc2 	bl	8002b18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001f94:	7bbb      	ldrb	r3, [r7, #14]
 8001f96:	3b01      	subs	r3, #1
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001f9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	dce9      	bgt.n	8001f78 <prvUnlockQueue+0x60>
 8001fa4:	e000      	b.n	8001fa8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001fa6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	22ff      	movs	r2, #255	; 0xff
 8001fac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001fb0:	f001 fb98 	bl	80036e4 <vPortExitCritical>
}
 8001fb4:	bf00      	nop
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001fc4:	f001 fb60 	bl	8003688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d102      	bne.n	8001fd6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	e001      	b.n	8001fda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001fda:	f001 fb83 	bl	80036e4 <vPortExitCritical>

	return xReturn;
 8001fde:	68fb      	ldr	r3, [r7, #12]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3710      	adds	r7, #16
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001ff0:	f001 fb4a 	bl	8003688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d102      	bne.n	8002006 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002000:	2301      	movs	r3, #1
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	e001      	b.n	800200a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800200a:	f001 fb6b 	bl	80036e4 <vPortExitCritical>

	return xReturn;
 800200e:	68fb      	ldr	r3, [r7, #12]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	e014      	b.n	8002052 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002028:	4a0e      	ldr	r2, [pc, #56]	; (8002064 <vQueueAddToRegistry+0x4c>)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10b      	bne.n	800204c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002034:	490b      	ldr	r1, [pc, #44]	; (8002064 <vQueueAddToRegistry+0x4c>)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800203e:	4a09      	ldr	r2, [pc, #36]	; (8002064 <vQueueAddToRegistry+0x4c>)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	4413      	add	r3, r2
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800204a:	e005      	b.n	8002058 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	3301      	adds	r3, #1
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2b07      	cmp	r3, #7
 8002056:	d9e7      	bls.n	8002028 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002058:	bf00      	nop
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	20001938 	.word	0x20001938

08002068 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002078:	f001 fb06 	bl	8003688 <vPortEnterCritical>
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002082:	b25b      	sxtb	r3, r3
 8002084:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002088:	d103      	bne.n	8002092 <vQueueWaitForMessageRestricted+0x2a>
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002098:	b25b      	sxtb	r3, r3
 800209a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800209e:	d103      	bne.n	80020a8 <vQueueWaitForMessageRestricted+0x40>
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80020a8:	f001 fb1c 	bl	80036e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d106      	bne.n	80020c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	3324      	adds	r3, #36	; 0x24
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	68b9      	ldr	r1, [r7, #8]
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 fc29 	bl	8002914 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80020c2:	6978      	ldr	r0, [r7, #20]
 80020c4:	f7ff ff28 	bl	8001f18 <prvUnlockQueue>
	}
 80020c8:	bf00      	nop
 80020ca:	3718      	adds	r7, #24
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b08e      	sub	sp, #56	; 0x38
 80020d4:	af04      	add	r7, sp, #16
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
 80020dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80020de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d109      	bne.n	80020f8 <xTaskCreateStatic+0x28>
 80020e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020e8:	f383 8811 	msr	BASEPRI, r3
 80020ec:	f3bf 8f6f 	isb	sy
 80020f0:	f3bf 8f4f 	dsb	sy
 80020f4:	623b      	str	r3, [r7, #32]
 80020f6:	e7fe      	b.n	80020f6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80020f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d109      	bne.n	8002112 <xTaskCreateStatic+0x42>
 80020fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002102:	f383 8811 	msr	BASEPRI, r3
 8002106:	f3bf 8f6f 	isb	sy
 800210a:	f3bf 8f4f 	dsb	sy
 800210e:	61fb      	str	r3, [r7, #28]
 8002110:	e7fe      	b.n	8002110 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002112:	235c      	movs	r3, #92	; 0x5c
 8002114:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	2b5c      	cmp	r3, #92	; 0x5c
 800211a:	d009      	beq.n	8002130 <xTaskCreateStatic+0x60>
 800211c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002120:	f383 8811 	msr	BASEPRI, r3
 8002124:	f3bf 8f6f 	isb	sy
 8002128:	f3bf 8f4f 	dsb	sy
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	e7fe      	b.n	800212e <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002132:	2b00      	cmp	r3, #0
 8002134:	d01e      	beq.n	8002174 <xTaskCreateStatic+0xa4>
 8002136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002138:	2b00      	cmp	r3, #0
 800213a:	d01b      	beq.n	8002174 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800213c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800213e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002144:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002148:	2202      	movs	r2, #2
 800214a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800214e:	2300      	movs	r3, #0
 8002150:	9303      	str	r3, [sp, #12]
 8002152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002154:	9302      	str	r3, [sp, #8]
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	9301      	str	r3, [sp, #4]
 800215c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f000 f850 	bl	800220c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800216c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800216e:	f000 f8d3 	bl	8002318 <prvAddNewTaskToReadyList>
 8002172:	e001      	b.n	8002178 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002178:	697b      	ldr	r3, [r7, #20]
	}
 800217a:	4618      	mov	r0, r3
 800217c:	3728      	adds	r7, #40	; 0x28
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002182:	b580      	push	{r7, lr}
 8002184:	b08c      	sub	sp, #48	; 0x30
 8002186:	af04      	add	r7, sp, #16
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	603b      	str	r3, [r7, #0]
 800218e:	4613      	mov	r3, r2
 8002190:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002192:	88fb      	ldrh	r3, [r7, #6]
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4618      	mov	r0, r3
 8002198:	f001 fb6c 	bl	8003874 <pvPortMalloc>
 800219c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00e      	beq.n	80021c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80021a4:	205c      	movs	r0, #92	; 0x5c
 80021a6:	f001 fb65 	bl	8003874 <pvPortMalloc>
 80021aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	697a      	ldr	r2, [r7, #20]
 80021b6:	631a      	str	r2, [r3, #48]	; 0x30
 80021b8:	e005      	b.n	80021c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80021ba:	6978      	ldr	r0, [r7, #20]
 80021bc:	f001 fc1c 	bl	80039f8 <vPortFree>
 80021c0:	e001      	b.n	80021c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d017      	beq.n	80021fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80021d4:	88fa      	ldrh	r2, [r7, #6]
 80021d6:	2300      	movs	r3, #0
 80021d8:	9303      	str	r3, [sp, #12]
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	9302      	str	r3, [sp, #8]
 80021de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e0:	9301      	str	r3, [sp, #4]
 80021e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	68b9      	ldr	r1, [r7, #8]
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f000 f80e 	bl	800220c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80021f0:	69f8      	ldr	r0, [r7, #28]
 80021f2:	f000 f891 	bl	8002318 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80021f6:	2301      	movs	r3, #1
 80021f8:	61bb      	str	r3, [r7, #24]
 80021fa:	e002      	b.n	8002202 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80021fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002200:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002202:	69bb      	ldr	r3, [r7, #24]
	}
 8002204:	4618      	mov	r0, r3
 8002206:	3720      	adds	r7, #32
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
 8002218:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800221a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800221c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	461a      	mov	r2, r3
 8002224:	21a5      	movs	r1, #165	; 0xa5
 8002226:	f001 fef8 	bl	800401a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800222a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800222c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002234:	3b01      	subs	r3, #1
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	f023 0307 	bic.w	r3, r3, #7
 8002242:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	2b00      	cmp	r3, #0
 800224c:	d009      	beq.n	8002262 <prvInitialiseNewTask+0x56>
 800224e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002252:	f383 8811 	msr	BASEPRI, r3
 8002256:	f3bf 8f6f 	isb	sy
 800225a:	f3bf 8f4f 	dsb	sy
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	e7fe      	b.n	8002260 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
 8002266:	e012      	b.n	800228e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002268:	68ba      	ldr	r2, [r7, #8]
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	4413      	add	r3, r2
 800226e:	7819      	ldrb	r1, [r3, #0]
 8002270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	4413      	add	r3, r2
 8002276:	3334      	adds	r3, #52	; 0x34
 8002278:	460a      	mov	r2, r1
 800227a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800227c:	68ba      	ldr	r2, [r7, #8]
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	4413      	add	r3, r2
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d006      	beq.n	8002296 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	3301      	adds	r3, #1
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	2b0f      	cmp	r3, #15
 8002292:	d9e9      	bls.n	8002268 <prvInitialiseNewTask+0x5c>
 8002294:	e000      	b.n	8002298 <prvInitialiseNewTask+0x8c>
		{
			break;
 8002296:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80022a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a2:	2b37      	cmp	r3, #55	; 0x37
 80022a4:	d901      	bls.n	80022aa <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80022a6:	2337      	movs	r3, #55	; 0x37
 80022a8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80022aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022ae:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80022b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022b4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80022b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b8:	2200      	movs	r2, #0
 80022ba:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80022bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022be:	3304      	adds	r3, #4
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff f9a0 	bl	8001606 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80022c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022c8:	3318      	adds	r3, #24
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff f99b 	bl	8001606 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80022d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80022dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80022e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022e4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80022e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022e8:	2200      	movs	r2, #0
 80022ea:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80022ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	68f9      	ldr	r1, [r7, #12]
 80022f8:	69b8      	ldr	r0, [r7, #24]
 80022fa:	f001 f8d7 	bl	80034ac <pxPortInitialiseStack>
 80022fe:	4602      	mov	r2, r0
 8002300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002302:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002306:	2b00      	cmp	r3, #0
 8002308:	d002      	beq.n	8002310 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800230a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800230c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800230e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002310:	bf00      	nop
 8002312:	3720      	adds	r7, #32
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002320:	f001 f9b2 	bl	8003688 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002324:	4b2d      	ldr	r3, [pc, #180]	; (80023dc <prvAddNewTaskToReadyList+0xc4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	3301      	adds	r3, #1
 800232a:	4a2c      	ldr	r2, [pc, #176]	; (80023dc <prvAddNewTaskToReadyList+0xc4>)
 800232c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800232e:	4b2c      	ldr	r3, [pc, #176]	; (80023e0 <prvAddNewTaskToReadyList+0xc8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d109      	bne.n	800234a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002336:	4a2a      	ldr	r2, [pc, #168]	; (80023e0 <prvAddNewTaskToReadyList+0xc8>)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800233c:	4b27      	ldr	r3, [pc, #156]	; (80023dc <prvAddNewTaskToReadyList+0xc4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d110      	bne.n	8002366 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002344:	f000 fc0c 	bl	8002b60 <prvInitialiseTaskLists>
 8002348:	e00d      	b.n	8002366 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800234a:	4b26      	ldr	r3, [pc, #152]	; (80023e4 <prvAddNewTaskToReadyList+0xcc>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d109      	bne.n	8002366 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002352:	4b23      	ldr	r3, [pc, #140]	; (80023e0 <prvAddNewTaskToReadyList+0xc8>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235c:	429a      	cmp	r2, r3
 800235e:	d802      	bhi.n	8002366 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002360:	4a1f      	ldr	r2, [pc, #124]	; (80023e0 <prvAddNewTaskToReadyList+0xc8>)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002366:	4b20      	ldr	r3, [pc, #128]	; (80023e8 <prvAddNewTaskToReadyList+0xd0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	3301      	adds	r3, #1
 800236c:	4a1e      	ldr	r2, [pc, #120]	; (80023e8 <prvAddNewTaskToReadyList+0xd0>)
 800236e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002370:	4b1d      	ldr	r3, [pc, #116]	; (80023e8 <prvAddNewTaskToReadyList+0xd0>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800237c:	4b1b      	ldr	r3, [pc, #108]	; (80023ec <prvAddNewTaskToReadyList+0xd4>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d903      	bls.n	800238c <prvAddNewTaskToReadyList+0x74>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002388:	4a18      	ldr	r2, [pc, #96]	; (80023ec <prvAddNewTaskToReadyList+0xd4>)
 800238a:	6013      	str	r3, [r2, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002390:	4613      	mov	r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	4413      	add	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4a15      	ldr	r2, [pc, #84]	; (80023f0 <prvAddNewTaskToReadyList+0xd8>)
 800239a:	441a      	add	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3304      	adds	r3, #4
 80023a0:	4619      	mov	r1, r3
 80023a2:	4610      	mov	r0, r2
 80023a4:	f7ff f93b 	bl	800161e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80023a8:	f001 f99c 	bl	80036e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80023ac:	4b0d      	ldr	r3, [pc, #52]	; (80023e4 <prvAddNewTaskToReadyList+0xcc>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00e      	beq.n	80023d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80023b4:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <prvAddNewTaskToReadyList+0xc8>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023be:	429a      	cmp	r2, r3
 80023c0:	d207      	bcs.n	80023d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80023c2:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <prvAddNewTaskToReadyList+0xdc>)
 80023c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	f3bf 8f4f 	dsb	sy
 80023ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80023d2:	bf00      	nop
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20000bbc 	.word	0x20000bbc
 80023e0:	200006e8 	.word	0x200006e8
 80023e4:	20000bc8 	.word	0x20000bc8
 80023e8:	20000bd8 	.word	0x20000bd8
 80023ec:	20000bc4 	.word	0x20000bc4
 80023f0:	200006ec 	.word	0x200006ec
 80023f4:	e000ed04 	.word	0xe000ed04

080023f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d016      	beq.n	8002438 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800240a:	4b13      	ldr	r3, [pc, #76]	; (8002458 <vTaskDelay+0x60>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d009      	beq.n	8002426 <vTaskDelay+0x2e>
 8002412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002416:	f383 8811 	msr	BASEPRI, r3
 800241a:	f3bf 8f6f 	isb	sy
 800241e:	f3bf 8f4f 	dsb	sy
 8002422:	60bb      	str	r3, [r7, #8]
 8002424:	e7fe      	b.n	8002424 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002426:	f000 f87f 	bl	8002528 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800242a:	2100      	movs	r1, #0
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 fcdf 	bl	8002df0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002432:	f000 f887 	bl	8002544 <xTaskResumeAll>
 8002436:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d107      	bne.n	800244e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800243e:	4b07      	ldr	r3, [pc, #28]	; (800245c <vTaskDelay+0x64>)
 8002440:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	f3bf 8f4f 	dsb	sy
 800244a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800244e:	bf00      	nop
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000be4 	.word	0x20000be4
 800245c:	e000ed04 	.word	0xe000ed04

08002460 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	; 0x28
 8002464:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002466:	2300      	movs	r3, #0
 8002468:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800246a:	2300      	movs	r3, #0
 800246c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800246e:	463a      	mov	r2, r7
 8002470:	1d39      	adds	r1, r7, #4
 8002472:	f107 0308 	add.w	r3, r7, #8
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff f874 	bl	8001564 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800247c:	6839      	ldr	r1, [r7, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68ba      	ldr	r2, [r7, #8]
 8002482:	9202      	str	r2, [sp, #8]
 8002484:	9301      	str	r3, [sp, #4]
 8002486:	2300      	movs	r3, #0
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	2300      	movs	r3, #0
 800248c:	460a      	mov	r2, r1
 800248e:	4920      	ldr	r1, [pc, #128]	; (8002510 <vTaskStartScheduler+0xb0>)
 8002490:	4820      	ldr	r0, [pc, #128]	; (8002514 <vTaskStartScheduler+0xb4>)
 8002492:	f7ff fe1d 	bl	80020d0 <xTaskCreateStatic>
 8002496:	4602      	mov	r2, r0
 8002498:	4b1f      	ldr	r3, [pc, #124]	; (8002518 <vTaskStartScheduler+0xb8>)
 800249a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800249c:	4b1e      	ldr	r3, [pc, #120]	; (8002518 <vTaskStartScheduler+0xb8>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80024a4:	2301      	movs	r3, #1
 80024a6:	617b      	str	r3, [r7, #20]
 80024a8:	e001      	b.n	80024ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d102      	bne.n	80024ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80024b4:	f000 fcf0 	bl	8002e98 <xTimerCreateTimerTask>
 80024b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d115      	bne.n	80024ec <vTaskStartScheduler+0x8c>
 80024c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024c4:	f383 8811 	msr	BASEPRI, r3
 80024c8:	f3bf 8f6f 	isb	sy
 80024cc:	f3bf 8f4f 	dsb	sy
 80024d0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80024d2:	4b12      	ldr	r3, [pc, #72]	; (800251c <vTaskStartScheduler+0xbc>)
 80024d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80024da:	4b11      	ldr	r3, [pc, #68]	; (8002520 <vTaskStartScheduler+0xc0>)
 80024dc:	2201      	movs	r2, #1
 80024de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80024e0:	4b10      	ldr	r3, [pc, #64]	; (8002524 <vTaskStartScheduler+0xc4>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80024e6:	f001 f85f 	bl	80035a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80024ea:	e00d      	b.n	8002508 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024f2:	d109      	bne.n	8002508 <vTaskStartScheduler+0xa8>
 80024f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024f8:	f383 8811 	msr	BASEPRI, r3
 80024fc:	f3bf 8f6f 	isb	sy
 8002500:	f3bf 8f4f 	dsb	sy
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	e7fe      	b.n	8002506 <vTaskStartScheduler+0xa6>
}
 8002508:	bf00      	nop
 800250a:	3718      	adds	r7, #24
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	08004058 	.word	0x08004058
 8002514:	08002b31 	.word	0x08002b31
 8002518:	20000be0 	.word	0x20000be0
 800251c:	20000bdc 	.word	0x20000bdc
 8002520:	20000bc8 	.word	0x20000bc8
 8002524:	20000bc0 	.word	0x20000bc0

08002528 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800252c:	4b04      	ldr	r3, [pc, #16]	; (8002540 <vTaskSuspendAll+0x18>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	3301      	adds	r3, #1
 8002532:	4a03      	ldr	r2, [pc, #12]	; (8002540 <vTaskSuspendAll+0x18>)
 8002534:	6013      	str	r3, [r2, #0]
}
 8002536:	bf00      	nop
 8002538:	46bd      	mov	sp, r7
 800253a:	bc80      	pop	{r7}
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000be4 	.word	0x20000be4

08002544 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800254a:	2300      	movs	r3, #0
 800254c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800254e:	2300      	movs	r3, #0
 8002550:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002552:	4b41      	ldr	r3, [pc, #260]	; (8002658 <xTaskResumeAll+0x114>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d109      	bne.n	800256e <xTaskResumeAll+0x2a>
 800255a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800255e:	f383 8811 	msr	BASEPRI, r3
 8002562:	f3bf 8f6f 	isb	sy
 8002566:	f3bf 8f4f 	dsb	sy
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	e7fe      	b.n	800256c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800256e:	f001 f88b 	bl	8003688 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002572:	4b39      	ldr	r3, [pc, #228]	; (8002658 <xTaskResumeAll+0x114>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	3b01      	subs	r3, #1
 8002578:	4a37      	ldr	r2, [pc, #220]	; (8002658 <xTaskResumeAll+0x114>)
 800257a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800257c:	4b36      	ldr	r3, [pc, #216]	; (8002658 <xTaskResumeAll+0x114>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d162      	bne.n	800264a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002584:	4b35      	ldr	r3, [pc, #212]	; (800265c <xTaskResumeAll+0x118>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d05e      	beq.n	800264a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800258c:	e02f      	b.n	80025ee <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800258e:	4b34      	ldr	r3, [pc, #208]	; (8002660 <xTaskResumeAll+0x11c>)
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	3318      	adds	r3, #24
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff f89a 	bl	80016d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	3304      	adds	r3, #4
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff f895 	bl	80016d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ae:	4b2d      	ldr	r3, [pc, #180]	; (8002664 <xTaskResumeAll+0x120>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d903      	bls.n	80025be <xTaskResumeAll+0x7a>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ba:	4a2a      	ldr	r2, [pc, #168]	; (8002664 <xTaskResumeAll+0x120>)
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c2:	4613      	mov	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4a27      	ldr	r2, [pc, #156]	; (8002668 <xTaskResumeAll+0x124>)
 80025cc:	441a      	add	r2, r3
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	3304      	adds	r3, #4
 80025d2:	4619      	mov	r1, r3
 80025d4:	4610      	mov	r0, r2
 80025d6:	f7ff f822 	bl	800161e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025de:	4b23      	ldr	r3, [pc, #140]	; (800266c <xTaskResumeAll+0x128>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d302      	bcc.n	80025ee <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80025e8:	4b21      	ldr	r3, [pc, #132]	; (8002670 <xTaskResumeAll+0x12c>)
 80025ea:	2201      	movs	r2, #1
 80025ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025ee:	4b1c      	ldr	r3, [pc, #112]	; (8002660 <xTaskResumeAll+0x11c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1cb      	bne.n	800258e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80025fc:	f000 fb4a 	bl	8002c94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002600:	4b1c      	ldr	r3, [pc, #112]	; (8002674 <xTaskResumeAll+0x130>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d010      	beq.n	800262e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800260c:	f000 f844 	bl	8002698 <xTaskIncrementTick>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d002      	beq.n	800261c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002616:	4b16      	ldr	r3, [pc, #88]	; (8002670 <xTaskResumeAll+0x12c>)
 8002618:	2201      	movs	r2, #1
 800261a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d1f1      	bne.n	800260c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002628:	4b12      	ldr	r3, [pc, #72]	; (8002674 <xTaskResumeAll+0x130>)
 800262a:	2200      	movs	r2, #0
 800262c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800262e:	4b10      	ldr	r3, [pc, #64]	; (8002670 <xTaskResumeAll+0x12c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d009      	beq.n	800264a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002636:	2301      	movs	r3, #1
 8002638:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800263a:	4b0f      	ldr	r3, [pc, #60]	; (8002678 <xTaskResumeAll+0x134>)
 800263c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	f3bf 8f4f 	dsb	sy
 8002646:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800264a:	f001 f84b 	bl	80036e4 <vPortExitCritical>

	return xAlreadyYielded;
 800264e:	68bb      	ldr	r3, [r7, #8]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	20000be4 	.word	0x20000be4
 800265c:	20000bbc 	.word	0x20000bbc
 8002660:	20000b7c 	.word	0x20000b7c
 8002664:	20000bc4 	.word	0x20000bc4
 8002668:	200006ec 	.word	0x200006ec
 800266c:	200006e8 	.word	0x200006e8
 8002670:	20000bd0 	.word	0x20000bd0
 8002674:	20000bcc 	.word	0x20000bcc
 8002678:	e000ed04 	.word	0xe000ed04

0800267c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002682:	4b04      	ldr	r3, [pc, #16]	; (8002694 <xTaskGetTickCount+0x18>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002688:	687b      	ldr	r3, [r7, #4]
}
 800268a:	4618      	mov	r0, r3
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr
 8002694:	20000bc0 	.word	0x20000bc0

08002698 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026a2:	4b51      	ldr	r3, [pc, #324]	; (80027e8 <xTaskIncrementTick+0x150>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f040 808d 	bne.w	80027c6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026ac:	4b4f      	ldr	r3, [pc, #316]	; (80027ec <xTaskIncrementTick+0x154>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	3301      	adds	r3, #1
 80026b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80026b4:	4a4d      	ldr	r2, [pc, #308]	; (80027ec <xTaskIncrementTick+0x154>)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d11f      	bne.n	8002700 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80026c0:	4b4b      	ldr	r3, [pc, #300]	; (80027f0 <xTaskIncrementTick+0x158>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d009      	beq.n	80026de <xTaskIncrementTick+0x46>
 80026ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ce:	f383 8811 	msr	BASEPRI, r3
 80026d2:	f3bf 8f6f 	isb	sy
 80026d6:	f3bf 8f4f 	dsb	sy
 80026da:	603b      	str	r3, [r7, #0]
 80026dc:	e7fe      	b.n	80026dc <xTaskIncrementTick+0x44>
 80026de:	4b44      	ldr	r3, [pc, #272]	; (80027f0 <xTaskIncrementTick+0x158>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	4b43      	ldr	r3, [pc, #268]	; (80027f4 <xTaskIncrementTick+0x15c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a41      	ldr	r2, [pc, #260]	; (80027f0 <xTaskIncrementTick+0x158>)
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	4a41      	ldr	r2, [pc, #260]	; (80027f4 <xTaskIncrementTick+0x15c>)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6013      	str	r3, [r2, #0]
 80026f2:	4b41      	ldr	r3, [pc, #260]	; (80027f8 <xTaskIncrementTick+0x160>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	3301      	adds	r3, #1
 80026f8:	4a3f      	ldr	r2, [pc, #252]	; (80027f8 <xTaskIncrementTick+0x160>)
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	f000 faca 	bl	8002c94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002700:	4b3e      	ldr	r3, [pc, #248]	; (80027fc <xTaskIncrementTick+0x164>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	429a      	cmp	r2, r3
 8002708:	d34e      	bcc.n	80027a8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800270a:	4b39      	ldr	r3, [pc, #228]	; (80027f0 <xTaskIncrementTick+0x158>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <xTaskIncrementTick+0x80>
 8002714:	2301      	movs	r3, #1
 8002716:	e000      	b.n	800271a <xTaskIncrementTick+0x82>
 8002718:	2300      	movs	r3, #0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d004      	beq.n	8002728 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800271e:	4b37      	ldr	r3, [pc, #220]	; (80027fc <xTaskIncrementTick+0x164>)
 8002720:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002724:	601a      	str	r2, [r3, #0]
					break;
 8002726:	e03f      	b.n	80027a8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002728:	4b31      	ldr	r3, [pc, #196]	; (80027f0 <xTaskIncrementTick+0x158>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	429a      	cmp	r2, r3
 800273e:	d203      	bcs.n	8002748 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002740:	4a2e      	ldr	r2, [pc, #184]	; (80027fc <xTaskIncrementTick+0x164>)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6013      	str	r3, [r2, #0]
						break;
 8002746:	e02f      	b.n	80027a8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	3304      	adds	r3, #4
 800274c:	4618      	mov	r0, r3
 800274e:	f7fe ffc1 	bl	80016d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002756:	2b00      	cmp	r3, #0
 8002758:	d004      	beq.n	8002764 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	3318      	adds	r3, #24
 800275e:	4618      	mov	r0, r3
 8002760:	f7fe ffb8 	bl	80016d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002768:	4b25      	ldr	r3, [pc, #148]	; (8002800 <xTaskIncrementTick+0x168>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	d903      	bls.n	8002778 <xTaskIncrementTick+0xe0>
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002774:	4a22      	ldr	r2, [pc, #136]	; (8002800 <xTaskIncrementTick+0x168>)
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4a1f      	ldr	r2, [pc, #124]	; (8002804 <xTaskIncrementTick+0x16c>)
 8002786:	441a      	add	r2, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	3304      	adds	r3, #4
 800278c:	4619      	mov	r1, r3
 800278e:	4610      	mov	r0, r2
 8002790:	f7fe ff45 	bl	800161e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002798:	4b1b      	ldr	r3, [pc, #108]	; (8002808 <xTaskIncrementTick+0x170>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279e:	429a      	cmp	r2, r3
 80027a0:	d3b3      	bcc.n	800270a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80027a2:	2301      	movs	r3, #1
 80027a4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027a6:	e7b0      	b.n	800270a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80027a8:	4b17      	ldr	r3, [pc, #92]	; (8002808 <xTaskIncrementTick+0x170>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ae:	4915      	ldr	r1, [pc, #84]	; (8002804 <xTaskIncrementTick+0x16c>)
 80027b0:	4613      	mov	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	440b      	add	r3, r1
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d907      	bls.n	80027d0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80027c0:	2301      	movs	r3, #1
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	e004      	b.n	80027d0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80027c6:	4b11      	ldr	r3, [pc, #68]	; (800280c <xTaskIncrementTick+0x174>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	3301      	adds	r3, #1
 80027cc:	4a0f      	ldr	r2, [pc, #60]	; (800280c <xTaskIncrementTick+0x174>)
 80027ce:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80027d0:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <xTaskIncrementTick+0x178>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80027d8:	2301      	movs	r3, #1
 80027da:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80027dc:	697b      	ldr	r3, [r7, #20]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3718      	adds	r7, #24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000be4 	.word	0x20000be4
 80027ec:	20000bc0 	.word	0x20000bc0
 80027f0:	20000b74 	.word	0x20000b74
 80027f4:	20000b78 	.word	0x20000b78
 80027f8:	20000bd4 	.word	0x20000bd4
 80027fc:	20000bdc 	.word	0x20000bdc
 8002800:	20000bc4 	.word	0x20000bc4
 8002804:	200006ec 	.word	0x200006ec
 8002808:	200006e8 	.word	0x200006e8
 800280c:	20000bcc 	.word	0x20000bcc
 8002810:	20000bd0 	.word	0x20000bd0

08002814 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800281a:	4b27      	ldr	r3, [pc, #156]	; (80028b8 <vTaskSwitchContext+0xa4>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002822:	4b26      	ldr	r3, [pc, #152]	; (80028bc <vTaskSwitchContext+0xa8>)
 8002824:	2201      	movs	r2, #1
 8002826:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002828:	e040      	b.n	80028ac <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800282a:	4b24      	ldr	r3, [pc, #144]	; (80028bc <vTaskSwitchContext+0xa8>)
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002830:	4b23      	ldr	r3, [pc, #140]	; (80028c0 <vTaskSwitchContext+0xac>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	60fb      	str	r3, [r7, #12]
 8002836:	e00f      	b.n	8002858 <vTaskSwitchContext+0x44>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d109      	bne.n	8002852 <vTaskSwitchContext+0x3e>
 800283e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002842:	f383 8811 	msr	BASEPRI, r3
 8002846:	f3bf 8f6f 	isb	sy
 800284a:	f3bf 8f4f 	dsb	sy
 800284e:	607b      	str	r3, [r7, #4]
 8002850:	e7fe      	b.n	8002850 <vTaskSwitchContext+0x3c>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3b01      	subs	r3, #1
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	491a      	ldr	r1, [pc, #104]	; (80028c4 <vTaskSwitchContext+0xb0>)
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0e5      	beq.n	8002838 <vTaskSwitchContext+0x24>
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	4613      	mov	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4a13      	ldr	r2, [pc, #76]	; (80028c4 <vTaskSwitchContext+0xb0>)
 8002878:	4413      	add	r3, r2
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	3308      	adds	r3, #8
 800288e:	429a      	cmp	r2, r3
 8002890:	d104      	bne.n	800289c <vTaskSwitchContext+0x88>
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	685a      	ldr	r2, [r3, #4]
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	4a09      	ldr	r2, [pc, #36]	; (80028c8 <vTaskSwitchContext+0xb4>)
 80028a4:	6013      	str	r3, [r2, #0]
 80028a6:	4a06      	ldr	r2, [pc, #24]	; (80028c0 <vTaskSwitchContext+0xac>)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6013      	str	r3, [r2, #0]
}
 80028ac:	bf00      	nop
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000be4 	.word	0x20000be4
 80028bc:	20000bd0 	.word	0x20000bd0
 80028c0:	20000bc4 	.word	0x20000bc4
 80028c4:	200006ec 	.word	0x200006ec
 80028c8:	200006e8 	.word	0x200006e8

080028cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d109      	bne.n	80028f0 <vTaskPlaceOnEventList+0x24>
 80028dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e0:	f383 8811 	msr	BASEPRI, r3
 80028e4:	f3bf 8f6f 	isb	sy
 80028e8:	f3bf 8f4f 	dsb	sy
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	e7fe      	b.n	80028ee <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80028f0:	4b07      	ldr	r3, [pc, #28]	; (8002910 <vTaskPlaceOnEventList+0x44>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	3318      	adds	r3, #24
 80028f6:	4619      	mov	r1, r3
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7fe feb3 	bl	8001664 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80028fe:	2101      	movs	r1, #1
 8002900:	6838      	ldr	r0, [r7, #0]
 8002902:	f000 fa75 	bl	8002df0 <prvAddCurrentTaskToDelayedList>
}
 8002906:	bf00      	nop
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200006e8 	.word	0x200006e8

08002914 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d109      	bne.n	800293a <vTaskPlaceOnEventListRestricted+0x26>
 8002926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800292a:	f383 8811 	msr	BASEPRI, r3
 800292e:	f3bf 8f6f 	isb	sy
 8002932:	f3bf 8f4f 	dsb	sy
 8002936:	617b      	str	r3, [r7, #20]
 8002938:	e7fe      	b.n	8002938 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800293a:	4b0a      	ldr	r3, [pc, #40]	; (8002964 <vTaskPlaceOnEventListRestricted+0x50>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	3318      	adds	r3, #24
 8002940:	4619      	mov	r1, r3
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f7fe fe6b 	bl	800161e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d002      	beq.n	8002954 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800294e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002952:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	68b8      	ldr	r0, [r7, #8]
 8002958:	f000 fa4a 	bl	8002df0 <prvAddCurrentTaskToDelayedList>
	}
 800295c:	bf00      	nop
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	200006e8 	.word	0x200006e8

08002968 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d109      	bne.n	8002992 <xTaskRemoveFromEventList+0x2a>
 800297e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002982:	f383 8811 	msr	BASEPRI, r3
 8002986:	f3bf 8f6f 	isb	sy
 800298a:	f3bf 8f4f 	dsb	sy
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	e7fe      	b.n	8002990 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	3318      	adds	r3, #24
 8002996:	4618      	mov	r0, r3
 8002998:	f7fe fe9c 	bl	80016d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800299c:	4b1d      	ldr	r3, [pc, #116]	; (8002a14 <xTaskRemoveFromEventList+0xac>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d11d      	bne.n	80029e0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	3304      	adds	r3, #4
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7fe fe93 	bl	80016d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b2:	4b19      	ldr	r3, [pc, #100]	; (8002a18 <xTaskRemoveFromEventList+0xb0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d903      	bls.n	80029c2 <xTaskRemoveFromEventList+0x5a>
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	4a16      	ldr	r2, [pc, #88]	; (8002a18 <xTaskRemoveFromEventList+0xb0>)
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029c6:	4613      	mov	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4a13      	ldr	r2, [pc, #76]	; (8002a1c <xTaskRemoveFromEventList+0xb4>)
 80029d0:	441a      	add	r2, r3
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	3304      	adds	r3, #4
 80029d6:	4619      	mov	r1, r3
 80029d8:	4610      	mov	r0, r2
 80029da:	f7fe fe20 	bl	800161e <vListInsertEnd>
 80029de:	e005      	b.n	80029ec <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	3318      	adds	r3, #24
 80029e4:	4619      	mov	r1, r3
 80029e6:	480e      	ldr	r0, [pc, #56]	; (8002a20 <xTaskRemoveFromEventList+0xb8>)
 80029e8:	f7fe fe19 	bl	800161e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f0:	4b0c      	ldr	r3, [pc, #48]	; (8002a24 <xTaskRemoveFromEventList+0xbc>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d905      	bls.n	8002a06 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80029fa:	2301      	movs	r3, #1
 80029fc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80029fe:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <xTaskRemoveFromEventList+0xc0>)
 8002a00:	2201      	movs	r2, #1
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	e001      	b.n	8002a0a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002a0a:	697b      	ldr	r3, [r7, #20]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20000be4 	.word	0x20000be4
 8002a18:	20000bc4 	.word	0x20000bc4
 8002a1c:	200006ec 	.word	0x200006ec
 8002a20:	20000b7c 	.word	0x20000b7c
 8002a24:	200006e8 	.word	0x200006e8
 8002a28:	20000bd0 	.word	0x20000bd0

08002a2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002a34:	4b06      	ldr	r3, [pc, #24]	; (8002a50 <vTaskInternalSetTimeOutState+0x24>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002a3c:	4b05      	ldr	r3, [pc, #20]	; (8002a54 <vTaskInternalSetTimeOutState+0x28>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	605a      	str	r2, [r3, #4]
}
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	20000bd4 	.word	0x20000bd4
 8002a54:	20000bc0 	.word	0x20000bc0

08002a58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b088      	sub	sp, #32
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d109      	bne.n	8002a7c <xTaskCheckForTimeOut+0x24>
 8002a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a6c:	f383 8811 	msr	BASEPRI, r3
 8002a70:	f3bf 8f6f 	isb	sy
 8002a74:	f3bf 8f4f 	dsb	sy
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	e7fe      	b.n	8002a7a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d109      	bne.n	8002a96 <xTaskCheckForTimeOut+0x3e>
 8002a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a86:	f383 8811 	msr	BASEPRI, r3
 8002a8a:	f3bf 8f6f 	isb	sy
 8002a8e:	f3bf 8f4f 	dsb	sy
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	e7fe      	b.n	8002a94 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002a96:	f000 fdf7 	bl	8003688 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002a9a:	4b1d      	ldr	r3, [pc, #116]	; (8002b10 <xTaskCheckForTimeOut+0xb8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ab2:	d102      	bne.n	8002aba <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	61fb      	str	r3, [r7, #28]
 8002ab8:	e023      	b.n	8002b02 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	4b15      	ldr	r3, [pc, #84]	; (8002b14 <xTaskCheckForTimeOut+0xbc>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d007      	beq.n	8002ad6 <xTaskCheckForTimeOut+0x7e>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d302      	bcc.n	8002ad6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	61fb      	str	r3, [r7, #28]
 8002ad4:	e015      	b.n	8002b02 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d20b      	bcs.n	8002af8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	1ad2      	subs	r2, r2, r3
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ff9d 	bl	8002a2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002af2:	2300      	movs	r3, #0
 8002af4:	61fb      	str	r3, [r7, #28]
 8002af6:	e004      	b.n	8002b02 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002afe:	2301      	movs	r3, #1
 8002b00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002b02:	f000 fdef 	bl	80036e4 <vPortExitCritical>

	return xReturn;
 8002b06:	69fb      	ldr	r3, [r7, #28]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3720      	adds	r7, #32
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20000bc0 	.word	0x20000bc0
 8002b14:	20000bd4 	.word	0x20000bd4

08002b18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002b1c:	4b03      	ldr	r3, [pc, #12]	; (8002b2c <vTaskMissedYield+0x14>)
 8002b1e:	2201      	movs	r2, #1
 8002b20:	601a      	str	r2, [r3, #0]
}
 8002b22:	bf00      	nop
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	20000bd0 	.word	0x20000bd0

08002b30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002b38:	f000 f852 	bl	8002be0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002b3c:	4b06      	ldr	r3, [pc, #24]	; (8002b58 <prvIdleTask+0x28>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d9f9      	bls.n	8002b38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <prvIdleTask+0x2c>)
 8002b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	f3bf 8f4f 	dsb	sy
 8002b50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002b54:	e7f0      	b.n	8002b38 <prvIdleTask+0x8>
 8002b56:	bf00      	nop
 8002b58:	200006ec 	.word	0x200006ec
 8002b5c:	e000ed04 	.word	0xe000ed04

08002b60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b66:	2300      	movs	r3, #0
 8002b68:	607b      	str	r3, [r7, #4]
 8002b6a:	e00c      	b.n	8002b86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4a12      	ldr	r2, [pc, #72]	; (8002bc0 <prvInitialiseTaskLists+0x60>)
 8002b78:	4413      	add	r3, r2
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7fe fd24 	bl	80015c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3301      	adds	r3, #1
 8002b84:	607b      	str	r3, [r7, #4]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b37      	cmp	r3, #55	; 0x37
 8002b8a:	d9ef      	bls.n	8002b6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002b8c:	480d      	ldr	r0, [pc, #52]	; (8002bc4 <prvInitialiseTaskLists+0x64>)
 8002b8e:	f7fe fd1b 	bl	80015c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002b92:	480d      	ldr	r0, [pc, #52]	; (8002bc8 <prvInitialiseTaskLists+0x68>)
 8002b94:	f7fe fd18 	bl	80015c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002b98:	480c      	ldr	r0, [pc, #48]	; (8002bcc <prvInitialiseTaskLists+0x6c>)
 8002b9a:	f7fe fd15 	bl	80015c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002b9e:	480c      	ldr	r0, [pc, #48]	; (8002bd0 <prvInitialiseTaskLists+0x70>)
 8002ba0:	f7fe fd12 	bl	80015c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002ba4:	480b      	ldr	r0, [pc, #44]	; (8002bd4 <prvInitialiseTaskLists+0x74>)
 8002ba6:	f7fe fd0f 	bl	80015c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002baa:	4b0b      	ldr	r3, [pc, #44]	; (8002bd8 <prvInitialiseTaskLists+0x78>)
 8002bac:	4a05      	ldr	r2, [pc, #20]	; (8002bc4 <prvInitialiseTaskLists+0x64>)
 8002bae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002bb0:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <prvInitialiseTaskLists+0x7c>)
 8002bb2:	4a05      	ldr	r2, [pc, #20]	; (8002bc8 <prvInitialiseTaskLists+0x68>)
 8002bb4:	601a      	str	r2, [r3, #0]
}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	200006ec 	.word	0x200006ec
 8002bc4:	20000b4c 	.word	0x20000b4c
 8002bc8:	20000b60 	.word	0x20000b60
 8002bcc:	20000b7c 	.word	0x20000b7c
 8002bd0:	20000b90 	.word	0x20000b90
 8002bd4:	20000ba8 	.word	0x20000ba8
 8002bd8:	20000b74 	.word	0x20000b74
 8002bdc:	20000b78 	.word	0x20000b78

08002be0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002be6:	e019      	b.n	8002c1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002be8:	f000 fd4e 	bl	8003688 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002bec:	4b0f      	ldr	r3, [pc, #60]	; (8002c2c <prvCheckTasksWaitingTermination+0x4c>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3304      	adds	r3, #4
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7fe fd6b 	bl	80016d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002bfe:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <prvCheckTasksWaitingTermination+0x50>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	4a0a      	ldr	r2, [pc, #40]	; (8002c30 <prvCheckTasksWaitingTermination+0x50>)
 8002c06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002c08:	4b0a      	ldr	r3, [pc, #40]	; (8002c34 <prvCheckTasksWaitingTermination+0x54>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	4a09      	ldr	r2, [pc, #36]	; (8002c34 <prvCheckTasksWaitingTermination+0x54>)
 8002c10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002c12:	f000 fd67 	bl	80036e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f80e 	bl	8002c38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c1c:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <prvCheckTasksWaitingTermination+0x54>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1e1      	bne.n	8002be8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002c24:	bf00      	nop
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	20000b90 	.word	0x20000b90
 8002c30:	20000bbc 	.word	0x20000bbc
 8002c34:	20000ba4 	.word	0x20000ba4

08002c38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d108      	bne.n	8002c5c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 fed2 	bl	80039f8 <vPortFree>
				vPortFree( pxTCB );
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 fecf 	bl	80039f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002c5a:	e017      	b.n	8002c8c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d103      	bne.n	8002c6e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fec6 	bl	80039f8 <vPortFree>
	}
 8002c6c:	e00e      	b.n	8002c8c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d009      	beq.n	8002c8c <prvDeleteTCB+0x54>
 8002c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c7c:	f383 8811 	msr	BASEPRI, r3
 8002c80:	f3bf 8f6f 	isb	sy
 8002c84:	f3bf 8f4f 	dsb	sy
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	e7fe      	b.n	8002c8a <prvDeleteTCB+0x52>
	}
 8002c8c:	bf00      	nop
 8002c8e:	3710      	adds	r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	; (8002cd4 <prvResetNextTaskUnblockTime+0x40>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <prvResetNextTaskUnblockTime+0x14>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e000      	b.n	8002caa <prvResetNextTaskUnblockTime+0x16>
 8002ca8:	2300      	movs	r3, #0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d004      	beq.n	8002cb8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002cae:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <prvResetNextTaskUnblockTime+0x44>)
 8002cb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002cb4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002cb6:	e008      	b.n	8002cca <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002cb8:	4b06      	ldr	r3, [pc, #24]	; (8002cd4 <prvResetNextTaskUnblockTime+0x40>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	4a04      	ldr	r2, [pc, #16]	; (8002cd8 <prvResetNextTaskUnblockTime+0x44>)
 8002cc8:	6013      	str	r3, [r2, #0]
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr
 8002cd4:	20000b74 	.word	0x20000b74
 8002cd8:	20000bdc 	.word	0x20000bdc

08002cdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002ce2:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <xTaskGetSchedulerState+0x34>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d102      	bne.n	8002cf0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002cea:	2301      	movs	r3, #1
 8002cec:	607b      	str	r3, [r7, #4]
 8002cee:	e008      	b.n	8002d02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cf0:	4b08      	ldr	r3, [pc, #32]	; (8002d14 <xTaskGetSchedulerState+0x38>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d102      	bne.n	8002cfe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	607b      	str	r3, [r7, #4]
 8002cfc:	e001      	b.n	8002d02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002d02:	687b      	ldr	r3, [r7, #4]
	}
 8002d04:	4618      	mov	r0, r3
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000bc8 	.word	0x20000bc8
 8002d14:	20000be4 	.word	0x20000be4

08002d18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d054      	beq.n	8002dd8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002d2e:	4b2d      	ldr	r3, [pc, #180]	; (8002de4 <xTaskPriorityDisinherit+0xcc>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d009      	beq.n	8002d4c <xTaskPriorityDisinherit+0x34>
 8002d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	e7fe      	b.n	8002d4a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d109      	bne.n	8002d68 <xTaskPriorityDisinherit+0x50>
 8002d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d58:	f383 8811 	msr	BASEPRI, r3
 8002d5c:	f3bf 8f6f 	isb	sy
 8002d60:	f3bf 8f4f 	dsb	sy
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	e7fe      	b.n	8002d66 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d6c:	1e5a      	subs	r2, r3, #1
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d02c      	beq.n	8002dd8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d128      	bne.n	8002dd8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	3304      	adds	r3, #4
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7fe fca2 	bl	80016d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d9c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002da8:	4b0f      	ldr	r3, [pc, #60]	; (8002de8 <xTaskPriorityDisinherit+0xd0>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d903      	bls.n	8002db8 <xTaskPriorityDisinherit+0xa0>
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db4:	4a0c      	ldr	r2, [pc, #48]	; (8002de8 <xTaskPriorityDisinherit+0xd0>)
 8002db6:	6013      	str	r3, [r2, #0]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	4a09      	ldr	r2, [pc, #36]	; (8002dec <xTaskPriorityDisinherit+0xd4>)
 8002dc6:	441a      	add	r2, r3
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	3304      	adds	r3, #4
 8002dcc:	4619      	mov	r1, r3
 8002dce:	4610      	mov	r0, r2
 8002dd0:	f7fe fc25 	bl	800161e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002dd8:	697b      	ldr	r3, [r7, #20]
	}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	200006e8 	.word	0x200006e8
 8002de8:	20000bc4 	.word	0x20000bc4
 8002dec:	200006ec 	.word	0x200006ec

08002df0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002dfa:	4b21      	ldr	r3, [pc, #132]	; (8002e80 <prvAddCurrentTaskToDelayedList+0x90>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e00:	4b20      	ldr	r3, [pc, #128]	; (8002e84 <prvAddCurrentTaskToDelayedList+0x94>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	3304      	adds	r3, #4
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7fe fc64 	bl	80016d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e12:	d10a      	bne.n	8002e2a <prvAddCurrentTaskToDelayedList+0x3a>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d007      	beq.n	8002e2a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e1a:	4b1a      	ldr	r3, [pc, #104]	; (8002e84 <prvAddCurrentTaskToDelayedList+0x94>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	3304      	adds	r3, #4
 8002e20:	4619      	mov	r1, r3
 8002e22:	4819      	ldr	r0, [pc, #100]	; (8002e88 <prvAddCurrentTaskToDelayedList+0x98>)
 8002e24:	f7fe fbfb 	bl	800161e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002e28:	e026      	b.n	8002e78 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4413      	add	r3, r2
 8002e30:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002e32:	4b14      	ldr	r3, [pc, #80]	; (8002e84 <prvAddCurrentTaskToDelayedList+0x94>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d209      	bcs.n	8002e56 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e42:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <prvAddCurrentTaskToDelayedList+0x9c>)
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	4b0f      	ldr	r3, [pc, #60]	; (8002e84 <prvAddCurrentTaskToDelayedList+0x94>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	3304      	adds	r3, #4
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4610      	mov	r0, r2
 8002e50:	f7fe fc08 	bl	8001664 <vListInsert>
}
 8002e54:	e010      	b.n	8002e78 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e56:	4b0e      	ldr	r3, [pc, #56]	; (8002e90 <prvAddCurrentTaskToDelayedList+0xa0>)
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <prvAddCurrentTaskToDelayedList+0x94>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	3304      	adds	r3, #4
 8002e60:	4619      	mov	r1, r3
 8002e62:	4610      	mov	r0, r2
 8002e64:	f7fe fbfe 	bl	8001664 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002e68:	4b0a      	ldr	r3, [pc, #40]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d202      	bcs.n	8002e78 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8002e72:	4a08      	ldr	r2, [pc, #32]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	6013      	str	r3, [r2, #0]
}
 8002e78:	bf00      	nop
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20000bc0 	.word	0x20000bc0
 8002e84:	200006e8 	.word	0x200006e8
 8002e88:	20000ba8 	.word	0x20000ba8
 8002e8c:	20000b78 	.word	0x20000b78
 8002e90:	20000b74 	.word	0x20000b74
 8002e94:	20000bdc 	.word	0x20000bdc

08002e98 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	; 0x28
 8002e9c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002ea2:	f000 fac3 	bl	800342c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002ea6:	4b1c      	ldr	r3, [pc, #112]	; (8002f18 <xTimerCreateTimerTask+0x80>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d021      	beq.n	8002ef2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002eb6:	1d3a      	adds	r2, r7, #4
 8002eb8:	f107 0108 	add.w	r1, r7, #8
 8002ebc:	f107 030c 	add.w	r3, r7, #12
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7fe fb67 	bl	8001594 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	68fa      	ldr	r2, [r7, #12]
 8002ecc:	9202      	str	r2, [sp, #8]
 8002ece:	9301      	str	r3, [sp, #4]
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	460a      	mov	r2, r1
 8002ed8:	4910      	ldr	r1, [pc, #64]	; (8002f1c <xTimerCreateTimerTask+0x84>)
 8002eda:	4811      	ldr	r0, [pc, #68]	; (8002f20 <xTimerCreateTimerTask+0x88>)
 8002edc:	f7ff f8f8 	bl	80020d0 <xTaskCreateStatic>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	4b10      	ldr	r3, [pc, #64]	; (8002f24 <xTimerCreateTimerTask+0x8c>)
 8002ee4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8002ee6:	4b0f      	ldr	r3, [pc, #60]	; (8002f24 <xTimerCreateTimerTask+0x8c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d109      	bne.n	8002f0c <xTimerCreateTimerTask+0x74>
 8002ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002efc:	f383 8811 	msr	BASEPRI, r3
 8002f00:	f3bf 8f6f 	isb	sy
 8002f04:	f3bf 8f4f 	dsb	sy
 8002f08:	613b      	str	r3, [r7, #16]
 8002f0a:	e7fe      	b.n	8002f0a <xTimerCreateTimerTask+0x72>
	return xReturn;
 8002f0c:	697b      	ldr	r3, [r7, #20]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	20000c18 	.word	0x20000c18
 8002f1c:	08004060 	.word	0x08004060
 8002f20:	08003041 	.word	0x08003041
 8002f24:	20000c1c 	.word	0x20000c1c

08002f28 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b08a      	sub	sp, #40	; 0x28
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	607a      	str	r2, [r7, #4]
 8002f34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002f36:	2300      	movs	r3, #0
 8002f38:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d109      	bne.n	8002f54 <xTimerGenericCommand+0x2c>
 8002f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f44:	f383 8811 	msr	BASEPRI, r3
 8002f48:	f3bf 8f6f 	isb	sy
 8002f4c:	f3bf 8f4f 	dsb	sy
 8002f50:	623b      	str	r3, [r7, #32]
 8002f52:	e7fe      	b.n	8002f52 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002f54:	4b19      	ldr	r3, [pc, #100]	; (8002fbc <xTimerGenericCommand+0x94>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d02a      	beq.n	8002fb2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b05      	cmp	r3, #5
 8002f6c:	dc18      	bgt.n	8002fa0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002f6e:	f7ff feb5 	bl	8002cdc <xTaskGetSchedulerState>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d109      	bne.n	8002f8c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002f78:	4b10      	ldr	r3, [pc, #64]	; (8002fbc <xTimerGenericCommand+0x94>)
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	f107 0110 	add.w	r1, r7, #16
 8002f80:	2300      	movs	r3, #0
 8002f82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f84:	f7fe fcce 	bl	8001924 <xQueueGenericSend>
 8002f88:	6278      	str	r0, [r7, #36]	; 0x24
 8002f8a:	e012      	b.n	8002fb2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <xTimerGenericCommand+0x94>)
 8002f8e:	6818      	ldr	r0, [r3, #0]
 8002f90:	f107 0110 	add.w	r1, r7, #16
 8002f94:	2300      	movs	r3, #0
 8002f96:	2200      	movs	r2, #0
 8002f98:	f7fe fcc4 	bl	8001924 <xQueueGenericSend>
 8002f9c:	6278      	str	r0, [r7, #36]	; 0x24
 8002f9e:	e008      	b.n	8002fb2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002fa0:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <xTimerGenericCommand+0x94>)
 8002fa2:	6818      	ldr	r0, [r3, #0]
 8002fa4:	f107 0110 	add.w	r1, r7, #16
 8002fa8:	2300      	movs	r3, #0
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	f7fe fdb4 	bl	8001b18 <xQueueGenericSendFromISR>
 8002fb0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3728      	adds	r7, #40	; 0x28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	20000c18 	.word	0x20000c18

08002fc0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b088      	sub	sp, #32
 8002fc4:	af02      	add	r7, sp, #8
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002fca:	4b1c      	ldr	r3, [pc, #112]	; (800303c <prvProcessExpiredTimer+0x7c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7fe fb7b 	bl	80016d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	69db      	ldr	r3, [r3, #28]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d121      	bne.n	800302a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	699a      	ldr	r2, [r3, #24]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	18d1      	adds	r1, r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	6978      	ldr	r0, [r7, #20]
 8002ff4:	f000 f8c8 	bl	8003188 <prvInsertTimerInActiveList>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d015      	beq.n	800302a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002ffe:	2300      	movs	r3, #0
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	2300      	movs	r3, #0
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	2100      	movs	r1, #0
 8003008:	6978      	ldr	r0, [r7, #20]
 800300a:	f7ff ff8d 	bl	8002f28 <xTimerGenericCommand>
 800300e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d109      	bne.n	800302a <prvProcessExpiredTimer+0x6a>
 8003016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800301a:	f383 8811 	msr	BASEPRI, r3
 800301e:	f3bf 8f6f 	isb	sy
 8003022:	f3bf 8f4f 	dsb	sy
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	e7fe      	b.n	8003028 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302e:	6978      	ldr	r0, [r7, #20]
 8003030:	4798      	blx	r3
}
 8003032:	bf00      	nop
 8003034:	3718      	adds	r7, #24
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	20000c10 	.word	0x20000c10

08003040 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003048:	f107 0308 	add.w	r3, r7, #8
 800304c:	4618      	mov	r0, r3
 800304e:	f000 f857 	bl	8003100 <prvGetNextExpireTime>
 8003052:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	4619      	mov	r1, r3
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 f803 	bl	8003064 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800305e:	f000 f8d5 	bl	800320c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003062:	e7f1      	b.n	8003048 <prvTimerTask+0x8>

08003064 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800306e:	f7ff fa5b 	bl	8002528 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003072:	f107 0308 	add.w	r3, r7, #8
 8003076:	4618      	mov	r0, r3
 8003078:	f000 f866 	bl	8003148 <prvSampleTimeNow>
 800307c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d130      	bne.n	80030e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10a      	bne.n	80030a0 <prvProcessTimerOrBlockTask+0x3c>
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	429a      	cmp	r2, r3
 8003090:	d806      	bhi.n	80030a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003092:	f7ff fa57 	bl	8002544 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003096:	68f9      	ldr	r1, [r7, #12]
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff ff91 	bl	8002fc0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800309e:	e024      	b.n	80030ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d008      	beq.n	80030b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80030a6:	4b13      	ldr	r3, [pc, #76]	; (80030f4 <prvProcessTimerOrBlockTask+0x90>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	bf0c      	ite	eq
 80030b0:	2301      	moveq	r3, #1
 80030b2:	2300      	movne	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80030b8:	4b0f      	ldr	r3, [pc, #60]	; (80030f8 <prvProcessTimerOrBlockTask+0x94>)
 80030ba:	6818      	ldr	r0, [r3, #0]
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	683a      	ldr	r2, [r7, #0]
 80030c4:	4619      	mov	r1, r3
 80030c6:	f7fe ffcf 	bl	8002068 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80030ca:	f7ff fa3b 	bl	8002544 <xTaskResumeAll>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10a      	bne.n	80030ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80030d4:	4b09      	ldr	r3, [pc, #36]	; (80030fc <prvProcessTimerOrBlockTask+0x98>)
 80030d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	f3bf 8f6f 	isb	sy
}
 80030e4:	e001      	b.n	80030ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80030e6:	f7ff fa2d 	bl	8002544 <xTaskResumeAll>
}
 80030ea:	bf00      	nop
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000c14 	.word	0x20000c14
 80030f8:	20000c18 	.word	0x20000c18
 80030fc:	e000ed04 	.word	0xe000ed04

08003100 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003108:	4b0e      	ldr	r3, [pc, #56]	; (8003144 <prvGetNextExpireTime+0x44>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2b00      	cmp	r3, #0
 8003110:	bf0c      	ite	eq
 8003112:	2301      	moveq	r3, #1
 8003114:	2300      	movne	r3, #0
 8003116:	b2db      	uxtb	r3, r3
 8003118:	461a      	mov	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d105      	bne.n	8003132 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003126:	4b07      	ldr	r3, [pc, #28]	; (8003144 <prvGetNextExpireTime+0x44>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	e001      	b.n	8003136 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003132:	2300      	movs	r3, #0
 8003134:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003136:	68fb      	ldr	r3, [r7, #12]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	bc80      	pop	{r7}
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	20000c10 	.word	0x20000c10

08003148 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003150:	f7ff fa94 	bl	800267c <xTaskGetTickCount>
 8003154:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003156:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <prvSampleTimeNow+0x3c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	429a      	cmp	r2, r3
 800315e:	d205      	bcs.n	800316c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003160:	f000 f904 	bl	800336c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	601a      	str	r2, [r3, #0]
 800316a:	e002      	b.n	8003172 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003172:	4a04      	ldr	r2, [pc, #16]	; (8003184 <prvSampleTimeNow+0x3c>)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003178:	68fb      	ldr	r3, [r7, #12]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000c20 	.word	0x20000c20

08003188 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
 8003194:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d812      	bhi.n	80031d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	1ad2      	subs	r2, r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d302      	bcc.n	80031c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80031bc:	2301      	movs	r3, #1
 80031be:	617b      	str	r3, [r7, #20]
 80031c0:	e01b      	b.n	80031fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80031c2:	4b10      	ldr	r3, [pc, #64]	; (8003204 <prvInsertTimerInActiveList+0x7c>)
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	3304      	adds	r3, #4
 80031ca:	4619      	mov	r1, r3
 80031cc:	4610      	mov	r0, r2
 80031ce:	f7fe fa49 	bl	8001664 <vListInsert>
 80031d2:	e012      	b.n	80031fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d206      	bcs.n	80031ea <prvInsertTimerInActiveList+0x62>
 80031dc:	68ba      	ldr	r2, [r7, #8]
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d302      	bcc.n	80031ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80031e4:	2301      	movs	r3, #1
 80031e6:	617b      	str	r3, [r7, #20]
 80031e8:	e007      	b.n	80031fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80031ea:	4b07      	ldr	r3, [pc, #28]	; (8003208 <prvInsertTimerInActiveList+0x80>)
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	3304      	adds	r3, #4
 80031f2:	4619      	mov	r1, r3
 80031f4:	4610      	mov	r0, r2
 80031f6:	f7fe fa35 	bl	8001664 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80031fa:	697b      	ldr	r3, [r7, #20]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3718      	adds	r7, #24
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20000c14 	.word	0x20000c14
 8003208:	20000c10 	.word	0x20000c10

0800320c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b08e      	sub	sp, #56	; 0x38
 8003210:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003212:	e099      	b.n	8003348 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	da17      	bge.n	800324a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800321a:	1d3b      	adds	r3, r7, #4
 800321c:	3304      	adds	r3, #4
 800321e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003222:	2b00      	cmp	r3, #0
 8003224:	d109      	bne.n	800323a <prvProcessReceivedCommands+0x2e>
 8003226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800322a:	f383 8811 	msr	BASEPRI, r3
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	f3bf 8f4f 	dsb	sy
 8003236:	61fb      	str	r3, [r7, #28]
 8003238:	e7fe      	b.n	8003238 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800323a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003240:	6850      	ldr	r0, [r2, #4]
 8003242:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003244:	6892      	ldr	r2, [r2, #8]
 8003246:	4611      	mov	r1, r2
 8003248:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b00      	cmp	r3, #0
 800324e:	db7a      	blt.n	8003346 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d004      	beq.n	8003266 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800325c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800325e:	3304      	adds	r3, #4
 8003260:	4618      	mov	r0, r3
 8003262:	f7fe fa37 	bl	80016d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003266:	463b      	mov	r3, r7
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff ff6d 	bl	8003148 <prvSampleTimeNow>
 800326e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b09      	cmp	r3, #9
 8003274:	d868      	bhi.n	8003348 <prvProcessReceivedCommands+0x13c>
 8003276:	a201      	add	r2, pc, #4	; (adr r2, 800327c <prvProcessReceivedCommands+0x70>)
 8003278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327c:	080032a5 	.word	0x080032a5
 8003280:	080032a5 	.word	0x080032a5
 8003284:	080032a5 	.word	0x080032a5
 8003288:	08003349 	.word	0x08003349
 800328c:	080032ff 	.word	0x080032ff
 8003290:	08003335 	.word	0x08003335
 8003294:	080032a5 	.word	0x080032a5
 8003298:	080032a5 	.word	0x080032a5
 800329c:	08003349 	.word	0x08003349
 80032a0:	080032ff 	.word	0x080032ff
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	18d1      	adds	r1, r2, r3
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032b2:	f7ff ff69 	bl	8003188 <prvInsertTimerInActiveList>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d045      	beq.n	8003348 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80032bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032c2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80032c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d13d      	bne.n	8003348 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	441a      	add	r2, r3
 80032d4:	2300      	movs	r3, #0
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	2300      	movs	r3, #0
 80032da:	2100      	movs	r1, #0
 80032dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032de:	f7ff fe23 	bl	8002f28 <xTimerGenericCommand>
 80032e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80032e4:	6a3b      	ldr	r3, [r7, #32]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d12e      	bne.n	8003348 <prvProcessReceivedCommands+0x13c>
 80032ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ee:	f383 8811 	msr	BASEPRI, r3
 80032f2:	f3bf 8f6f 	isb	sy
 80032f6:	f3bf 8f4f 	dsb	sy
 80032fa:	61bb      	str	r3, [r7, #24]
 80032fc:	e7fe      	b.n	80032fc <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003302:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d109      	bne.n	8003320 <prvProcessReceivedCommands+0x114>
 800330c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003310:	f383 8811 	msr	BASEPRI, r3
 8003314:	f3bf 8f6f 	isb	sy
 8003318:	f3bf 8f4f 	dsb	sy
 800331c:	617b      	str	r3, [r7, #20]
 800331e:	e7fe      	b.n	800331e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003322:	699a      	ldr	r2, [r3, #24]
 8003324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003326:	18d1      	adds	r1, r2, r3
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800332c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800332e:	f7ff ff2b 	bl	8003188 <prvInsertTimerInActiveList>
					break;
 8003332:	e009      	b.n	8003348 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003336:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800333a:	2b00      	cmp	r3, #0
 800333c:	d104      	bne.n	8003348 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 800333e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003340:	f000 fb5a 	bl	80039f8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003344:	e000      	b.n	8003348 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003346:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003348:	4b07      	ldr	r3, [pc, #28]	; (8003368 <prvProcessReceivedCommands+0x15c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	1d39      	adds	r1, r7, #4
 800334e:	2200      	movs	r2, #0
 8003350:	4618      	mov	r0, r3
 8003352:	f7fe fc75 	bl	8001c40 <xQueueReceive>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	f47f af5b 	bne.w	8003214 <prvProcessReceivedCommands+0x8>
	}
}
 800335e:	bf00      	nop
 8003360:	3730      	adds	r7, #48	; 0x30
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	20000c18 	.word	0x20000c18

0800336c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b088      	sub	sp, #32
 8003370:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003372:	e044      	b.n	80033fe <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003374:	4b2b      	ldr	r3, [pc, #172]	; (8003424 <prvSwitchTimerLists+0xb8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800337e:	4b29      	ldr	r3, [pc, #164]	; (8003424 <prvSwitchTimerLists+0xb8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	3304      	adds	r3, #4
 800338c:	4618      	mov	r0, r3
 800338e:	f7fe f9a1 	bl	80016d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d12d      	bne.n	80033fe <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4413      	add	r3, r2
 80033aa:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80033ac:	68ba      	ldr	r2, [r7, #8]
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d90e      	bls.n	80033d2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80033c0:	4b18      	ldr	r3, [pc, #96]	; (8003424 <prvSwitchTimerLists+0xb8>)
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	3304      	adds	r3, #4
 80033c8:	4619      	mov	r1, r3
 80033ca:	4610      	mov	r0, r2
 80033cc:	f7fe f94a 	bl	8001664 <vListInsert>
 80033d0:	e015      	b.n	80033fe <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80033d2:	2300      	movs	r3, #0
 80033d4:	9300      	str	r3, [sp, #0]
 80033d6:	2300      	movs	r3, #0
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	2100      	movs	r1, #0
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f7ff fda3 	bl	8002f28 <xTimerGenericCommand>
 80033e2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d109      	bne.n	80033fe <prvSwitchTimerLists+0x92>
 80033ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ee:	f383 8811 	msr	BASEPRI, r3
 80033f2:	f3bf 8f6f 	isb	sy
 80033f6:	f3bf 8f4f 	dsb	sy
 80033fa:	603b      	str	r3, [r7, #0]
 80033fc:	e7fe      	b.n	80033fc <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80033fe:	4b09      	ldr	r3, [pc, #36]	; (8003424 <prvSwitchTimerLists+0xb8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1b5      	bne.n	8003374 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003408:	4b06      	ldr	r3, [pc, #24]	; (8003424 <prvSwitchTimerLists+0xb8>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800340e:	4b06      	ldr	r3, [pc, #24]	; (8003428 <prvSwitchTimerLists+0xbc>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a04      	ldr	r2, [pc, #16]	; (8003424 <prvSwitchTimerLists+0xb8>)
 8003414:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003416:	4a04      	ldr	r2, [pc, #16]	; (8003428 <prvSwitchTimerLists+0xbc>)
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	6013      	str	r3, [r2, #0]
}
 800341c:	bf00      	nop
 800341e:	3718      	adds	r7, #24
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000c10 	.word	0x20000c10
 8003428:	20000c14 	.word	0x20000c14

0800342c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003432:	f000 f929 	bl	8003688 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003436:	4b15      	ldr	r3, [pc, #84]	; (800348c <prvCheckForValidListAndQueue+0x60>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d120      	bne.n	8003480 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800343e:	4814      	ldr	r0, [pc, #80]	; (8003490 <prvCheckForValidListAndQueue+0x64>)
 8003440:	f7fe f8c2 	bl	80015c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003444:	4813      	ldr	r0, [pc, #76]	; (8003494 <prvCheckForValidListAndQueue+0x68>)
 8003446:	f7fe f8bf 	bl	80015c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800344a:	4b13      	ldr	r3, [pc, #76]	; (8003498 <prvCheckForValidListAndQueue+0x6c>)
 800344c:	4a10      	ldr	r2, [pc, #64]	; (8003490 <prvCheckForValidListAndQueue+0x64>)
 800344e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003450:	4b12      	ldr	r3, [pc, #72]	; (800349c <prvCheckForValidListAndQueue+0x70>)
 8003452:	4a10      	ldr	r2, [pc, #64]	; (8003494 <prvCheckForValidListAndQueue+0x68>)
 8003454:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003456:	2300      	movs	r3, #0
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <prvCheckForValidListAndQueue+0x74>)
 800345c:	4a11      	ldr	r2, [pc, #68]	; (80034a4 <prvCheckForValidListAndQueue+0x78>)
 800345e:	2110      	movs	r1, #16
 8003460:	200a      	movs	r0, #10
 8003462:	f7fe f9c9 	bl	80017f8 <xQueueGenericCreateStatic>
 8003466:	4602      	mov	r2, r0
 8003468:	4b08      	ldr	r3, [pc, #32]	; (800348c <prvCheckForValidListAndQueue+0x60>)
 800346a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800346c:	4b07      	ldr	r3, [pc, #28]	; (800348c <prvCheckForValidListAndQueue+0x60>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d005      	beq.n	8003480 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003474:	4b05      	ldr	r3, [pc, #20]	; (800348c <prvCheckForValidListAndQueue+0x60>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	490b      	ldr	r1, [pc, #44]	; (80034a8 <prvCheckForValidListAndQueue+0x7c>)
 800347a:	4618      	mov	r0, r3
 800347c:	f7fe fdcc 	bl	8002018 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003480:	f000 f930 	bl	80036e4 <vPortExitCritical>
}
 8003484:	bf00      	nop
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	20000c18 	.word	0x20000c18
 8003490:	20000be8 	.word	0x20000be8
 8003494:	20000bfc 	.word	0x20000bfc
 8003498:	20000c10 	.word	0x20000c10
 800349c:	20000c14 	.word	0x20000c14
 80034a0:	20000cc4 	.word	0x20000cc4
 80034a4:	20000c24 	.word	0x20000c24
 80034a8:	08004068 	.word	0x08004068

080034ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	3b04      	subs	r3, #4
 80034bc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80034c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	3b04      	subs	r3, #4
 80034ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	f023 0201 	bic.w	r2, r3, #1
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	3b04      	subs	r3, #4
 80034da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80034dc:	4a08      	ldr	r2, [pc, #32]	; (8003500 <pxPortInitialiseStack+0x54>)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	3b14      	subs	r3, #20
 80034e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	3b20      	subs	r3, #32
 80034f2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80034f4:	68fb      	ldr	r3, [r7, #12]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bc80      	pop	{r7}
 80034fe:	4770      	bx	lr
 8003500:	08003505 	.word	0x08003505

08003504 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800350a:	2300      	movs	r3, #0
 800350c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800350e:	4b10      	ldr	r3, [pc, #64]	; (8003550 <prvTaskExitError+0x4c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003516:	d009      	beq.n	800352c <prvTaskExitError+0x28>
 8003518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800351c:	f383 8811 	msr	BASEPRI, r3
 8003520:	f3bf 8f6f 	isb	sy
 8003524:	f3bf 8f4f 	dsb	sy
 8003528:	60fb      	str	r3, [r7, #12]
 800352a:	e7fe      	b.n	800352a <prvTaskExitError+0x26>
 800352c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003530:	f383 8811 	msr	BASEPRI, r3
 8003534:	f3bf 8f6f 	isb	sy
 8003538:	f3bf 8f4f 	dsb	sy
 800353c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800353e:	bf00      	nop
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0fc      	beq.n	8003540 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003546:	bf00      	nop
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	20000008 	.word	0x20000008
	...

08003560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003560:	4b07      	ldr	r3, [pc, #28]	; (8003580 <pxCurrentTCBConst2>)
 8003562:	6819      	ldr	r1, [r3, #0]
 8003564:	6808      	ldr	r0, [r1, #0]
 8003566:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800356a:	f380 8809 	msr	PSP, r0
 800356e:	f3bf 8f6f 	isb	sy
 8003572:	f04f 0000 	mov.w	r0, #0
 8003576:	f380 8811 	msr	BASEPRI, r0
 800357a:	f04e 0e0d 	orr.w	lr, lr, #13
 800357e:	4770      	bx	lr

08003580 <pxCurrentTCBConst2>:
 8003580:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003584:	bf00      	nop
 8003586:	bf00      	nop

08003588 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003588:	4806      	ldr	r0, [pc, #24]	; (80035a4 <prvPortStartFirstTask+0x1c>)
 800358a:	6800      	ldr	r0, [r0, #0]
 800358c:	6800      	ldr	r0, [r0, #0]
 800358e:	f380 8808 	msr	MSP, r0
 8003592:	b662      	cpsie	i
 8003594:	b661      	cpsie	f
 8003596:	f3bf 8f4f 	dsb	sy
 800359a:	f3bf 8f6f 	isb	sy
 800359e:	df00      	svc	0
 80035a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80035a2:	bf00      	nop
 80035a4:	e000ed08 	.word	0xe000ed08

080035a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80035ae:	4b31      	ldr	r3, [pc, #196]	; (8003674 <xPortStartScheduler+0xcc>)
 80035b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	22ff      	movs	r2, #255	; 0xff
 80035be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80035c8:	78fb      	ldrb	r3, [r7, #3]
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	4b29      	ldr	r3, [pc, #164]	; (8003678 <xPortStartScheduler+0xd0>)
 80035d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80035d6:	4b29      	ldr	r3, [pc, #164]	; (800367c <xPortStartScheduler+0xd4>)
 80035d8:	2207      	movs	r2, #7
 80035da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035dc:	e009      	b.n	80035f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80035de:	4b27      	ldr	r3, [pc, #156]	; (800367c <xPortStartScheduler+0xd4>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	4a25      	ldr	r2, [pc, #148]	; (800367c <xPortStartScheduler+0xd4>)
 80035e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80035e8:	78fb      	ldrb	r3, [r7, #3]
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035f2:	78fb      	ldrb	r3, [r7, #3]
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fa:	2b80      	cmp	r3, #128	; 0x80
 80035fc:	d0ef      	beq.n	80035de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80035fe:	4b1f      	ldr	r3, [pc, #124]	; (800367c <xPortStartScheduler+0xd4>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f1c3 0307 	rsb	r3, r3, #7
 8003606:	2b04      	cmp	r3, #4
 8003608:	d009      	beq.n	800361e <xPortStartScheduler+0x76>
 800360a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800360e:	f383 8811 	msr	BASEPRI, r3
 8003612:	f3bf 8f6f 	isb	sy
 8003616:	f3bf 8f4f 	dsb	sy
 800361a:	60bb      	str	r3, [r7, #8]
 800361c:	e7fe      	b.n	800361c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800361e:	4b17      	ldr	r3, [pc, #92]	; (800367c <xPortStartScheduler+0xd4>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	4a15      	ldr	r2, [pc, #84]	; (800367c <xPortStartScheduler+0xd4>)
 8003626:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003628:	4b14      	ldr	r3, [pc, #80]	; (800367c <xPortStartScheduler+0xd4>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003630:	4a12      	ldr	r2, [pc, #72]	; (800367c <xPortStartScheduler+0xd4>)
 8003632:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	b2da      	uxtb	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800363c:	4b10      	ldr	r3, [pc, #64]	; (8003680 <xPortStartScheduler+0xd8>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a0f      	ldr	r2, [pc, #60]	; (8003680 <xPortStartScheduler+0xd8>)
 8003642:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003646:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003648:	4b0d      	ldr	r3, [pc, #52]	; (8003680 <xPortStartScheduler+0xd8>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a0c      	ldr	r2, [pc, #48]	; (8003680 <xPortStartScheduler+0xd8>)
 800364e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003652:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003654:	f000 f8b0 	bl	80037b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003658:	4b0a      	ldr	r3, [pc, #40]	; (8003684 <xPortStartScheduler+0xdc>)
 800365a:	2200      	movs	r2, #0
 800365c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800365e:	f7ff ff93 	bl	8003588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003662:	f7ff f8d7 	bl	8002814 <vTaskSwitchContext>
	prvTaskExitError();
 8003666:	f7ff ff4d 	bl	8003504 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	e000e400 	.word	0xe000e400
 8003678:	20000d14 	.word	0x20000d14
 800367c:	20000d18 	.word	0x20000d18
 8003680:	e000ed20 	.word	0xe000ed20
 8003684:	20000008 	.word	0x20000008

08003688 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003692:	f383 8811 	msr	BASEPRI, r3
 8003696:	f3bf 8f6f 	isb	sy
 800369a:	f3bf 8f4f 	dsb	sy
 800369e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80036a0:	4b0e      	ldr	r3, [pc, #56]	; (80036dc <vPortEnterCritical+0x54>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	3301      	adds	r3, #1
 80036a6:	4a0d      	ldr	r2, [pc, #52]	; (80036dc <vPortEnterCritical+0x54>)
 80036a8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80036aa:	4b0c      	ldr	r3, [pc, #48]	; (80036dc <vPortEnterCritical+0x54>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d10e      	bne.n	80036d0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80036b2:	4b0b      	ldr	r3, [pc, #44]	; (80036e0 <vPortEnterCritical+0x58>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d009      	beq.n	80036d0 <vPortEnterCritical+0x48>
 80036bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c0:	f383 8811 	msr	BASEPRI, r3
 80036c4:	f3bf 8f6f 	isb	sy
 80036c8:	f3bf 8f4f 	dsb	sy
 80036cc:	603b      	str	r3, [r7, #0]
 80036ce:	e7fe      	b.n	80036ce <vPortEnterCritical+0x46>
	}
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bc80      	pop	{r7}
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	20000008 	.word	0x20000008
 80036e0:	e000ed04 	.word	0xe000ed04

080036e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80036ea:	4b10      	ldr	r3, [pc, #64]	; (800372c <vPortExitCritical+0x48>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d109      	bne.n	8003706 <vPortExitCritical+0x22>
 80036f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f6:	f383 8811 	msr	BASEPRI, r3
 80036fa:	f3bf 8f6f 	isb	sy
 80036fe:	f3bf 8f4f 	dsb	sy
 8003702:	607b      	str	r3, [r7, #4]
 8003704:	e7fe      	b.n	8003704 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003706:	4b09      	ldr	r3, [pc, #36]	; (800372c <vPortExitCritical+0x48>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	3b01      	subs	r3, #1
 800370c:	4a07      	ldr	r2, [pc, #28]	; (800372c <vPortExitCritical+0x48>)
 800370e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003710:	4b06      	ldr	r3, [pc, #24]	; (800372c <vPortExitCritical+0x48>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d104      	bne.n	8003722 <vPortExitCritical+0x3e>
 8003718:	2300      	movs	r3, #0
 800371a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	bc80      	pop	{r7}
 800372a:	4770      	bx	lr
 800372c:	20000008 	.word	0x20000008

08003730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003730:	f3ef 8009 	mrs	r0, PSP
 8003734:	f3bf 8f6f 	isb	sy
 8003738:	4b0d      	ldr	r3, [pc, #52]	; (8003770 <pxCurrentTCBConst>)
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003740:	6010      	str	r0, [r2, #0]
 8003742:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003746:	f04f 0050 	mov.w	r0, #80	; 0x50
 800374a:	f380 8811 	msr	BASEPRI, r0
 800374e:	f7ff f861 	bl	8002814 <vTaskSwitchContext>
 8003752:	f04f 0000 	mov.w	r0, #0
 8003756:	f380 8811 	msr	BASEPRI, r0
 800375a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800375e:	6819      	ldr	r1, [r3, #0]
 8003760:	6808      	ldr	r0, [r1, #0]
 8003762:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003766:	f380 8809 	msr	PSP, r0
 800376a:	f3bf 8f6f 	isb	sy
 800376e:	4770      	bx	lr

08003770 <pxCurrentTCBConst>:
 8003770:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003774:	bf00      	nop
 8003776:	bf00      	nop

08003778 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
	__asm volatile
 800377e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003782:	f383 8811 	msr	BASEPRI, r3
 8003786:	f3bf 8f6f 	isb	sy
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003790:	f7fe ff82 	bl	8002698 <xTaskIncrementTick>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d003      	beq.n	80037a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800379a:	4b06      	ldr	r3, [pc, #24]	; (80037b4 <SysTick_Handler+0x3c>)
 800379c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	2300      	movs	r3, #0
 80037a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80037ac:	bf00      	nop
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	e000ed04 	.word	0xe000ed04

080037b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037bc:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <vPortSetupTimerInterrupt+0x30>)
 80037be:	2200      	movs	r2, #0
 80037c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80037c2:	4b0a      	ldr	r3, [pc, #40]	; (80037ec <vPortSetupTimerInterrupt+0x34>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037c8:	4b09      	ldr	r3, [pc, #36]	; (80037f0 <vPortSetupTimerInterrupt+0x38>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a09      	ldr	r2, [pc, #36]	; (80037f4 <vPortSetupTimerInterrupt+0x3c>)
 80037ce:	fba2 2303 	umull	r2, r3, r2, r3
 80037d2:	099b      	lsrs	r3, r3, #6
 80037d4:	4a08      	ldr	r2, [pc, #32]	; (80037f8 <vPortSetupTimerInterrupt+0x40>)
 80037d6:	3b01      	subs	r3, #1
 80037d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80037da:	4b03      	ldr	r3, [pc, #12]	; (80037e8 <vPortSetupTimerInterrupt+0x30>)
 80037dc:	2207      	movs	r2, #7
 80037de:	601a      	str	r2, [r3, #0]
}
 80037e0:	bf00      	nop
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr
 80037e8:	e000e010 	.word	0xe000e010
 80037ec:	e000e018 	.word	0xe000e018
 80037f0:	2000000c 	.word	0x2000000c
 80037f4:	10624dd3 	.word	0x10624dd3
 80037f8:	e000e014 	.word	0xe000e014

080037fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003802:	f3ef 8305 	mrs	r3, IPSR
 8003806:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2b0f      	cmp	r3, #15
 800380c:	d913      	bls.n	8003836 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800380e:	4a15      	ldr	r2, [pc, #84]	; (8003864 <vPortValidateInterruptPriority+0x68>)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4413      	add	r3, r2
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003818:	4b13      	ldr	r3, [pc, #76]	; (8003868 <vPortValidateInterruptPriority+0x6c>)
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	7afa      	ldrb	r2, [r7, #11]
 800381e:	429a      	cmp	r2, r3
 8003820:	d209      	bcs.n	8003836 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8003822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003826:	f383 8811 	msr	BASEPRI, r3
 800382a:	f3bf 8f6f 	isb	sy
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	607b      	str	r3, [r7, #4]
 8003834:	e7fe      	b.n	8003834 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003836:	4b0d      	ldr	r3, [pc, #52]	; (800386c <vPortValidateInterruptPriority+0x70>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800383e:	4b0c      	ldr	r3, [pc, #48]	; (8003870 <vPortValidateInterruptPriority+0x74>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d909      	bls.n	800385a <vPortValidateInterruptPriority+0x5e>
 8003846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800384a:	f383 8811 	msr	BASEPRI, r3
 800384e:	f3bf 8f6f 	isb	sy
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	603b      	str	r3, [r7, #0]
 8003858:	e7fe      	b.n	8003858 <vPortValidateInterruptPriority+0x5c>
	}
 800385a:	bf00      	nop
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	bc80      	pop	{r7}
 8003862:	4770      	bx	lr
 8003864:	e000e3f0 	.word	0xe000e3f0
 8003868:	20000d14 	.word	0x20000d14
 800386c:	e000ed0c 	.word	0xe000ed0c
 8003870:	20000d18 	.word	0x20000d18

08003874 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08a      	sub	sp, #40	; 0x28
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800387c:	2300      	movs	r3, #0
 800387e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003880:	f7fe fe52 	bl	8002528 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003884:	4b57      	ldr	r3, [pc, #348]	; (80039e4 <pvPortMalloc+0x170>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800388c:	f000 f90c 	bl	8003aa8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003890:	4b55      	ldr	r3, [pc, #340]	; (80039e8 <pvPortMalloc+0x174>)
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4013      	ands	r3, r2
 8003898:	2b00      	cmp	r3, #0
 800389a:	f040 808c 	bne.w	80039b6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d01c      	beq.n	80038de <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80038a4:	2208      	movs	r2, #8
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4413      	add	r3, r2
 80038aa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f003 0307 	and.w	r3, r3, #7
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d013      	beq.n	80038de <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f023 0307 	bic.w	r3, r3, #7
 80038bc:	3308      	adds	r3, #8
 80038be:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d009      	beq.n	80038de <pvPortMalloc+0x6a>
 80038ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ce:	f383 8811 	msr	BASEPRI, r3
 80038d2:	f3bf 8f6f 	isb	sy
 80038d6:	f3bf 8f4f 	dsb	sy
 80038da:	617b      	str	r3, [r7, #20]
 80038dc:	e7fe      	b.n	80038dc <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d068      	beq.n	80039b6 <pvPortMalloc+0x142>
 80038e4:	4b41      	ldr	r3, [pc, #260]	; (80039ec <pvPortMalloc+0x178>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d863      	bhi.n	80039b6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80038ee:	4b40      	ldr	r3, [pc, #256]	; (80039f0 <pvPortMalloc+0x17c>)
 80038f0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80038f2:	4b3f      	ldr	r3, [pc, #252]	; (80039f0 <pvPortMalloc+0x17c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038f8:	e004      	b.n	8003904 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80038fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	429a      	cmp	r2, r3
 800390c:	d903      	bls.n	8003916 <pvPortMalloc+0xa2>
 800390e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1f1      	bne.n	80038fa <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003916:	4b33      	ldr	r3, [pc, #204]	; (80039e4 <pvPortMalloc+0x170>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800391c:	429a      	cmp	r2, r3
 800391e:	d04a      	beq.n	80039b6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003920:	6a3b      	ldr	r3, [r7, #32]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2208      	movs	r2, #8
 8003926:	4413      	add	r3, r2
 8003928:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800392a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	6a3b      	ldr	r3, [r7, #32]
 8003930:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003934:	685a      	ldr	r2, [r3, #4]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	1ad2      	subs	r2, r2, r3
 800393a:	2308      	movs	r3, #8
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	429a      	cmp	r2, r3
 8003940:	d91e      	bls.n	8003980 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4413      	add	r3, r2
 8003948:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	f003 0307 	and.w	r3, r3, #7
 8003950:	2b00      	cmp	r3, #0
 8003952:	d009      	beq.n	8003968 <pvPortMalloc+0xf4>
 8003954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003958:	f383 8811 	msr	BASEPRI, r3
 800395c:	f3bf 8f6f 	isb	sy
 8003960:	f3bf 8f4f 	dsb	sy
 8003964:	613b      	str	r3, [r7, #16]
 8003966:	e7fe      	b.n	8003966 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	1ad2      	subs	r2, r2, r3
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800397a:	69b8      	ldr	r0, [r7, #24]
 800397c:	f000 f8f6 	bl	8003b6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003980:	4b1a      	ldr	r3, [pc, #104]	; (80039ec <pvPortMalloc+0x178>)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	4a18      	ldr	r2, [pc, #96]	; (80039ec <pvPortMalloc+0x178>)
 800398c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800398e:	4b17      	ldr	r3, [pc, #92]	; (80039ec <pvPortMalloc+0x178>)
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	4b18      	ldr	r3, [pc, #96]	; (80039f4 <pvPortMalloc+0x180>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	429a      	cmp	r2, r3
 8003998:	d203      	bcs.n	80039a2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800399a:	4b14      	ldr	r3, [pc, #80]	; (80039ec <pvPortMalloc+0x178>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a15      	ldr	r2, [pc, #84]	; (80039f4 <pvPortMalloc+0x180>)
 80039a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80039a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	4b10      	ldr	r3, [pc, #64]	; (80039e8 <pvPortMalloc+0x174>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	431a      	orrs	r2, r3
 80039ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80039b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80039b6:	f7fe fdc5 	bl	8002544 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d009      	beq.n	80039d8 <pvPortMalloc+0x164>
 80039c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039c8:	f383 8811 	msr	BASEPRI, r3
 80039cc:	f3bf 8f6f 	isb	sy
 80039d0:	f3bf 8f4f 	dsb	sy
 80039d4:	60fb      	str	r3, [r7, #12]
 80039d6:	e7fe      	b.n	80039d6 <pvPortMalloc+0x162>
	return pvReturn;
 80039d8:	69fb      	ldr	r3, [r7, #28]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3728      	adds	r7, #40	; 0x28
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20001924 	.word	0x20001924
 80039e8:	20001930 	.word	0x20001930
 80039ec:	20001928 	.word	0x20001928
 80039f0:	2000191c 	.word	0x2000191c
 80039f4:	2000192c 	.word	0x2000192c

080039f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d046      	beq.n	8003a98 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003a0a:	2308      	movs	r3, #8
 8003a0c:	425b      	negs	r3, r3
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	4413      	add	r3, r2
 8003a12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	4b20      	ldr	r3, [pc, #128]	; (8003aa0 <vPortFree+0xa8>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d109      	bne.n	8003a3a <vPortFree+0x42>
 8003a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a2a:	f383 8811 	msr	BASEPRI, r3
 8003a2e:	f3bf 8f6f 	isb	sy
 8003a32:	f3bf 8f4f 	dsb	sy
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	e7fe      	b.n	8003a38 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d009      	beq.n	8003a56 <vPortFree+0x5e>
 8003a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a46:	f383 8811 	msr	BASEPRI, r3
 8003a4a:	f3bf 8f6f 	isb	sy
 8003a4e:	f3bf 8f4f 	dsb	sy
 8003a52:	60bb      	str	r3, [r7, #8]
 8003a54:	e7fe      	b.n	8003a54 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	4b11      	ldr	r3, [pc, #68]	; (8003aa0 <vPortFree+0xa8>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d019      	beq.n	8003a98 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d115      	bne.n	8003a98 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <vPortFree+0xa8>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	43db      	mvns	r3, r3
 8003a76:	401a      	ands	r2, r3
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003a7c:	f7fe fd54 	bl	8002528 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	4b07      	ldr	r3, [pc, #28]	; (8003aa4 <vPortFree+0xac>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4413      	add	r3, r2
 8003a8a:	4a06      	ldr	r2, [pc, #24]	; (8003aa4 <vPortFree+0xac>)
 8003a8c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003a8e:	6938      	ldr	r0, [r7, #16]
 8003a90:	f000 f86c 	bl	8003b6c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003a94:	f7fe fd56 	bl	8002544 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003a98:	bf00      	nop
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	20001930 	.word	0x20001930
 8003aa4:	20001928 	.word	0x20001928

08003aa8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003aae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ab2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003ab4:	4b27      	ldr	r3, [pc, #156]	; (8003b54 <prvHeapInit+0xac>)
 8003ab6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00c      	beq.n	8003adc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	3307      	adds	r3, #7
 8003ac6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 0307 	bic.w	r3, r3, #7
 8003ace:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	4a1f      	ldr	r2, [pc, #124]	; (8003b54 <prvHeapInit+0xac>)
 8003ad8:	4413      	add	r3, r2
 8003ada:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ae0:	4a1d      	ldr	r2, [pc, #116]	; (8003b58 <prvHeapInit+0xb0>)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003ae6:	4b1c      	ldr	r3, [pc, #112]	; (8003b58 <prvHeapInit+0xb0>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	4413      	add	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003af4:	2208      	movs	r2, #8
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f023 0307 	bic.w	r3, r3, #7
 8003b02:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	4a15      	ldr	r2, [pc, #84]	; (8003b5c <prvHeapInit+0xb4>)
 8003b08:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003b0a:	4b14      	ldr	r3, [pc, #80]	; (8003b5c <prvHeapInit+0xb4>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003b12:	4b12      	ldr	r3, [pc, #72]	; (8003b5c <prvHeapInit+0xb4>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	1ad2      	subs	r2, r2, r3
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b28:	4b0c      	ldr	r3, [pc, #48]	; (8003b5c <prvHeapInit+0xb4>)
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	4a0a      	ldr	r2, [pc, #40]	; (8003b60 <prvHeapInit+0xb8>)
 8003b36:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	4a09      	ldr	r2, [pc, #36]	; (8003b64 <prvHeapInit+0xbc>)
 8003b3e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b40:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <prvHeapInit+0xc0>)
 8003b42:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003b46:	601a      	str	r2, [r3, #0]
}
 8003b48:	bf00      	nop
 8003b4a:	3714      	adds	r7, #20
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bc80      	pop	{r7}
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	20000d1c 	.word	0x20000d1c
 8003b58:	2000191c 	.word	0x2000191c
 8003b5c:	20001924 	.word	0x20001924
 8003b60:	2000192c 	.word	0x2000192c
 8003b64:	20001928 	.word	0x20001928
 8003b68:	20001930 	.word	0x20001930

08003b6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b74:	4b27      	ldr	r3, [pc, #156]	; (8003c14 <prvInsertBlockIntoFreeList+0xa8>)
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	e002      	b.n	8003b80 <prvInsertBlockIntoFreeList+0x14>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d8f7      	bhi.n	8003b7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	4413      	add	r3, r2
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d108      	bne.n	8003bae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	441a      	add	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	441a      	add	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d118      	bne.n	8003bf4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4b14      	ldr	r3, [pc, #80]	; (8003c18 <prvInsertBlockIntoFreeList+0xac>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d00d      	beq.n	8003bea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	441a      	add	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	601a      	str	r2, [r3, #0]
 8003be8:	e008      	b.n	8003bfc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003bea:	4b0b      	ldr	r3, [pc, #44]	; (8003c18 <prvInsertBlockIntoFreeList+0xac>)
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	e003      	b.n	8003bfc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d002      	beq.n	8003c0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr
 8003c14:	2000191c 	.word	0x2000191c
 8003c18:	20001924 	.word	0x20001924

08003c1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c20:	f7fc fa96 	bl	8000150 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c24:	f000 f816 	bl	8003c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c28:	f000 f856 	bl	8003cd8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 8003c2c:	f7fd fb5c 	bl	80012e8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003c30:	4a05      	ldr	r2, [pc, #20]	; (8003c48 <main+0x2c>)
 8003c32:	2100      	movs	r1, #0
 8003c34:	4805      	ldr	r0, [pc, #20]	; (8003c4c <main+0x30>)
 8003c36:	f7fd fbbd 	bl	80013b4 <osThreadNew>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	4b04      	ldr	r3, [pc, #16]	; (8003c50 <main+0x34>)
 8003c3e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8003c40:	f7fd fb84 	bl	800134c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8003c44:	e7fe      	b.n	8003c44 <main+0x28>
 8003c46:	bf00      	nop
 8003c48:	0800407c 	.word	0x0800407c
 8003c4c:	08003d59 	.word	0x08003d59
 8003c50:	20001978 	.word	0x20001978

08003c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b090      	sub	sp, #64	; 0x40
 8003c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c5a:	f107 0318 	add.w	r3, r7, #24
 8003c5e:	2228      	movs	r2, #40	; 0x28
 8003c60:	2100      	movs	r1, #0
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 f9d9 	bl	800401a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c68:	1d3b      	adds	r3, r7, #4
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	605a      	str	r2, [r3, #4]
 8003c70:	609a      	str	r2, [r3, #8]
 8003c72:	60da      	str	r2, [r3, #12]
 8003c74:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003c76:	2302      	movs	r3, #2
 8003c78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003c7e:	2310      	movs	r3, #16
 8003c80:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c82:	2302      	movs	r3, #2
 8003c84:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8003c86:	2300      	movs	r3, #0
 8003c88:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003c8a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8003c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c90:	f107 0318 	add.w	r3, r7, #24
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fc fcf7 	bl	8000688 <HAL_RCC_OscConfig>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8003ca0:	f000 f87c 	bl	8003d9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ca4:	230f      	movs	r3, #15
 8003ca6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003cba:	1d3b      	adds	r3, r7, #4
 8003cbc:	2102      	movs	r1, #2
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fc ff62 	bl	8000b88 <HAL_RCC_ClockConfig>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8003cca:	f000 f867 	bl	8003d9c <Error_Handler>
  }
}
 8003cce:	bf00      	nop
 8003cd0:	3740      	adds	r7, #64	; 0x40
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
	...

08003cd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cde:	f107 0308 	add.w	r3, r7, #8
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	605a      	str	r2, [r3, #4]
 8003ce8:	609a      	str	r2, [r3, #8]
 8003cea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cec:	4b18      	ldr	r3, [pc, #96]	; (8003d50 <MX_GPIO_Init+0x78>)
 8003cee:	699b      	ldr	r3, [r3, #24]
 8003cf0:	4a17      	ldr	r2, [pc, #92]	; (8003d50 <MX_GPIO_Init+0x78>)
 8003cf2:	f043 0310 	orr.w	r3, r3, #16
 8003cf6:	6193      	str	r3, [r2, #24]
 8003cf8:	4b15      	ldr	r3, [pc, #84]	; (8003d50 <MX_GPIO_Init+0x78>)
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	f003 0310 	and.w	r3, r3, #16
 8003d00:	607b      	str	r3, [r7, #4]
 8003d02:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d04:	4b12      	ldr	r3, [pc, #72]	; (8003d50 <MX_GPIO_Init+0x78>)
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	4a11      	ldr	r2, [pc, #68]	; (8003d50 <MX_GPIO_Init+0x78>)
 8003d0a:	f043 0304 	orr.w	r3, r3, #4
 8003d0e:	6193      	str	r3, [r2, #24]
 8003d10:	4b0f      	ldr	r3, [pc, #60]	; (8003d50 <MX_GPIO_Init+0x78>)
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	603b      	str	r3, [r7, #0]
 8003d1a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003d22:	480c      	ldr	r0, [pc, #48]	; (8003d54 <MX_GPIO_Init+0x7c>)
 8003d24:	f7fc fc80 	bl	8000628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003d28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d36:	2302      	movs	r3, #2
 8003d38:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d3a:	f107 0308 	add.w	r3, r7, #8
 8003d3e:	4619      	mov	r1, r3
 8003d40:	4804      	ldr	r0, [pc, #16]	; (8003d54 <MX_GPIO_Init+0x7c>)
 8003d42:	f7fc fb17 	bl	8000374 <HAL_GPIO_Init>

}
 8003d46:	bf00      	nop
 8003d48:	3718      	adds	r7, #24
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40021000 	.word	0x40021000
 8003d54:	40011000 	.word	0x40011000

08003d58 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003d60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003d64:	4803      	ldr	r0, [pc, #12]	; (8003d74 <StartDefaultTask+0x1c>)
 8003d66:	f7fc fc77 	bl	8000658 <HAL_GPIO_TogglePin>
    osDelay(500);
 8003d6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d6e:	f7fd fbcb 	bl	8001508 <osDelay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003d72:	e7f5      	b.n	8003d60 <StartDefaultTask+0x8>
 8003d74:	40011000 	.word	0x40011000

08003d78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a04      	ldr	r2, [pc, #16]	; (8003d98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d101      	bne.n	8003d8e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003d8a:	f7fc f9f7 	bl	800017c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003d8e:	bf00      	nop
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	40012c00 	.word	0x40012c00

08003d9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003da0:	bf00      	nop
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bc80      	pop	{r7}
 8003da6:	4770      	bx	lr

08003da8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003dae:	4b18      	ldr	r3, [pc, #96]	; (8003e10 <HAL_MspInit+0x68>)
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	4a17      	ldr	r2, [pc, #92]	; (8003e10 <HAL_MspInit+0x68>)
 8003db4:	f043 0301 	orr.w	r3, r3, #1
 8003db8:	6193      	str	r3, [r2, #24]
 8003dba:	4b15      	ldr	r3, [pc, #84]	; (8003e10 <HAL_MspInit+0x68>)
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	60bb      	str	r3, [r7, #8]
 8003dc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dc6:	4b12      	ldr	r3, [pc, #72]	; (8003e10 <HAL_MspInit+0x68>)
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	4a11      	ldr	r2, [pc, #68]	; (8003e10 <HAL_MspInit+0x68>)
 8003dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dd0:	61d3      	str	r3, [r2, #28]
 8003dd2:	4b0f      	ldr	r3, [pc, #60]	; (8003e10 <HAL_MspInit+0x68>)
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dda:	607b      	str	r3, [r7, #4]
 8003ddc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003dde:	2200      	movs	r2, #0
 8003de0:	210f      	movs	r1, #15
 8003de2:	f06f 0001 	mvn.w	r0, #1
 8003de6:	f7fc fa9a 	bl	800031e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003dea:	4b0a      	ldr	r3, [pc, #40]	; (8003e14 <HAL_MspInit+0x6c>)
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	60fb      	str	r3, [r7, #12]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	4a04      	ldr	r2, [pc, #16]	; (8003e14 <HAL_MspInit+0x6c>)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e06:	bf00      	nop
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40021000 	.word	0x40021000
 8003e14:	40010000 	.word	0x40010000

08003e18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08c      	sub	sp, #48	; 0x30
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003e20:	2300      	movs	r3, #0
 8003e22:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003e24:	2300      	movs	r3, #0
 8003e26:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8003e28:	2200      	movs	r2, #0
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	2019      	movs	r0, #25
 8003e2e:	f7fc fa76 	bl	800031e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8003e32:	2019      	movs	r0, #25
 8003e34:	f7fc fa8f 	bl	8000356 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003e38:	4b1e      	ldr	r3, [pc, #120]	; (8003eb4 <HAL_InitTick+0x9c>)
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	4a1d      	ldr	r2, [pc, #116]	; (8003eb4 <HAL_InitTick+0x9c>)
 8003e3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e42:	6193      	str	r3, [r2, #24]
 8003e44:	4b1b      	ldr	r3, [pc, #108]	; (8003eb4 <HAL_InitTick+0x9c>)
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003e50:	f107 0210 	add.w	r2, r7, #16
 8003e54:	f107 0314 	add.w	r3, r7, #20
 8003e58:	4611      	mov	r1, r2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7fc fffe 	bl	8000e5c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003e60:	f7fc ffe8 	bl	8000e34 <HAL_RCC_GetPCLK2Freq>
 8003e64:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e68:	4a13      	ldr	r2, [pc, #76]	; (8003eb8 <HAL_InitTick+0xa0>)
 8003e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6e:	0c9b      	lsrs	r3, r3, #18
 8003e70:	3b01      	subs	r3, #1
 8003e72:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003e74:	4b11      	ldr	r3, [pc, #68]	; (8003ebc <HAL_InitTick+0xa4>)
 8003e76:	4a12      	ldr	r2, [pc, #72]	; (8003ec0 <HAL_InitTick+0xa8>)
 8003e78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8003e7a:	4b10      	ldr	r3, [pc, #64]	; (8003ebc <HAL_InitTick+0xa4>)
 8003e7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003e80:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003e82:	4a0e      	ldr	r2, [pc, #56]	; (8003ebc <HAL_InitTick+0xa4>)
 8003e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e86:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003e88:	4b0c      	ldr	r3, [pc, #48]	; (8003ebc <HAL_InitTick+0xa4>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e8e:	4b0b      	ldr	r3, [pc, #44]	; (8003ebc <HAL_InitTick+0xa4>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003e94:	4809      	ldr	r0, [pc, #36]	; (8003ebc <HAL_InitTick+0xa4>)
 8003e96:	f7fd f82f 	bl	8000ef8 <HAL_TIM_Base_Init>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d104      	bne.n	8003eaa <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003ea0:	4806      	ldr	r0, [pc, #24]	; (8003ebc <HAL_InitTick+0xa4>)
 8003ea2:	f7fd f85d 	bl	8000f60 <HAL_TIM_Base_Start_IT>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	e000      	b.n	8003eac <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3730      	adds	r7, #48	; 0x30
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	431bde83 	.word	0x431bde83
 8003ebc:	2000197c 	.word	0x2000197c
 8003ec0:	40012c00 	.word	0x40012c00

08003ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ec8:	bf00      	nop
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bc80      	pop	{r7}
 8003ece:	4770      	bx	lr

08003ed0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ed4:	e7fe      	b.n	8003ed4 <HardFault_Handler+0x4>

08003ed6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003eda:	e7fe      	b.n	8003eda <MemManage_Handler+0x4>

08003edc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ee0:	e7fe      	b.n	8003ee0 <BusFault_Handler+0x4>

08003ee2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ee6:	e7fe      	b.n	8003ee6 <UsageFault_Handler+0x4>

08003ee8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003eec:	bf00      	nop
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bc80      	pop	{r7}
 8003ef2:	4770      	bx	lr

08003ef4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003ef8:	4802      	ldr	r0, [pc, #8]	; (8003f04 <TIM1_UP_IRQHandler+0x10>)
 8003efa:	f7fd f854 	bl	8000fa6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003efe:	bf00      	nop
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	2000197c 	.word	0x2000197c

08003f08 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003f0c:	4b15      	ldr	r3, [pc, #84]	; (8003f64 <SystemInit+0x5c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a14      	ldr	r2, [pc, #80]	; (8003f64 <SystemInit+0x5c>)
 8003f12:	f043 0301 	orr.w	r3, r3, #1
 8003f16:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003f18:	4b12      	ldr	r3, [pc, #72]	; (8003f64 <SystemInit+0x5c>)
 8003f1a:	685a      	ldr	r2, [r3, #4]
 8003f1c:	4911      	ldr	r1, [pc, #68]	; (8003f64 <SystemInit+0x5c>)
 8003f1e:	4b12      	ldr	r3, [pc, #72]	; (8003f68 <SystemInit+0x60>)
 8003f20:	4013      	ands	r3, r2
 8003f22:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003f24:	4b0f      	ldr	r3, [pc, #60]	; (8003f64 <SystemInit+0x5c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a0e      	ldr	r2, [pc, #56]	; (8003f64 <SystemInit+0x5c>)
 8003f2a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f32:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003f34:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <SystemInit+0x5c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a0a      	ldr	r2, [pc, #40]	; (8003f64 <SystemInit+0x5c>)
 8003f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f3e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003f40:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <SystemInit+0x5c>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	4a07      	ldr	r2, [pc, #28]	; (8003f64 <SystemInit+0x5c>)
 8003f46:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003f4a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003f4c:	4b05      	ldr	r3, [pc, #20]	; (8003f64 <SystemInit+0x5c>)
 8003f4e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003f52:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003f54:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <SystemInit+0x64>)
 8003f56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f5a:	609a      	str	r2, [r3, #8]
#endif 
}
 8003f5c:	bf00      	nop
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr
 8003f64:	40021000 	.word	0x40021000
 8003f68:	f8ff0000 	.word	0xf8ff0000
 8003f6c:	e000ed00 	.word	0xe000ed00

08003f70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003f70:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003f72:	e003      	b.n	8003f7c <LoopCopyDataInit>

08003f74 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003f74:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003f76:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003f78:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003f7a:	3104      	adds	r1, #4

08003f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003f7c:	480a      	ldr	r0, [pc, #40]	; (8003fa8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003f7e:	4b0b      	ldr	r3, [pc, #44]	; (8003fac <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003f80:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003f82:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003f84:	d3f6      	bcc.n	8003f74 <CopyDataInit>
  ldr r2, =_sbss
 8003f86:	4a0a      	ldr	r2, [pc, #40]	; (8003fb0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003f88:	e002      	b.n	8003f90 <LoopFillZerobss>

08003f8a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003f8a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003f8c:	f842 3b04 	str.w	r3, [r2], #4

08003f90 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003f90:	4b08      	ldr	r3, [pc, #32]	; (8003fb4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003f92:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003f94:	d3f9      	bcc.n	8003f8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003f96:	f7ff ffb7 	bl	8003f08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f9a:	f000 f80f 	bl	8003fbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003f9e:	f7ff fe3d 	bl	8003c1c <main>
  bx lr
 8003fa2:	4770      	bx	lr
  ldr r3, =_sidata
 8003fa4:	080040c0 	.word	0x080040c0
  ldr r0, =_sdata
 8003fa8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003fac:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8003fb0:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8003fb4:	200019bc 	.word	0x200019bc

08003fb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003fb8:	e7fe      	b.n	8003fb8 <ADC1_2_IRQHandler>
	...

08003fbc <__libc_init_array>:
 8003fbc:	b570      	push	{r4, r5, r6, lr}
 8003fbe:	2500      	movs	r5, #0
 8003fc0:	4e0c      	ldr	r6, [pc, #48]	; (8003ff4 <__libc_init_array+0x38>)
 8003fc2:	4c0d      	ldr	r4, [pc, #52]	; (8003ff8 <__libc_init_array+0x3c>)
 8003fc4:	1ba4      	subs	r4, r4, r6
 8003fc6:	10a4      	asrs	r4, r4, #2
 8003fc8:	42a5      	cmp	r5, r4
 8003fca:	d109      	bne.n	8003fe0 <__libc_init_array+0x24>
 8003fcc:	f000 f82e 	bl	800402c <_init>
 8003fd0:	2500      	movs	r5, #0
 8003fd2:	4e0a      	ldr	r6, [pc, #40]	; (8003ffc <__libc_init_array+0x40>)
 8003fd4:	4c0a      	ldr	r4, [pc, #40]	; (8004000 <__libc_init_array+0x44>)
 8003fd6:	1ba4      	subs	r4, r4, r6
 8003fd8:	10a4      	asrs	r4, r4, #2
 8003fda:	42a5      	cmp	r5, r4
 8003fdc:	d105      	bne.n	8003fea <__libc_init_array+0x2e>
 8003fde:	bd70      	pop	{r4, r5, r6, pc}
 8003fe0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fe4:	4798      	blx	r3
 8003fe6:	3501      	adds	r5, #1
 8003fe8:	e7ee      	b.n	8003fc8 <__libc_init_array+0xc>
 8003fea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fee:	4798      	blx	r3
 8003ff0:	3501      	adds	r5, #1
 8003ff2:	e7f2      	b.n	8003fda <__libc_init_array+0x1e>
 8003ff4:	080040b8 	.word	0x080040b8
 8003ff8:	080040b8 	.word	0x080040b8
 8003ffc:	080040b8 	.word	0x080040b8
 8004000:	080040bc 	.word	0x080040bc

08004004 <memcpy>:
 8004004:	b510      	push	{r4, lr}
 8004006:	1e43      	subs	r3, r0, #1
 8004008:	440a      	add	r2, r1
 800400a:	4291      	cmp	r1, r2
 800400c:	d100      	bne.n	8004010 <memcpy+0xc>
 800400e:	bd10      	pop	{r4, pc}
 8004010:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004014:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004018:	e7f7      	b.n	800400a <memcpy+0x6>

0800401a <memset>:
 800401a:	4603      	mov	r3, r0
 800401c:	4402      	add	r2, r0
 800401e:	4293      	cmp	r3, r2
 8004020:	d100      	bne.n	8004024 <memset+0xa>
 8004022:	4770      	bx	lr
 8004024:	f803 1b01 	strb.w	r1, [r3], #1
 8004028:	e7f9      	b.n	800401e <memset+0x4>
	...

0800402c <_init>:
 800402c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402e:	bf00      	nop
 8004030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004032:	bc08      	pop	{r3}
 8004034:	469e      	mov	lr, r3
 8004036:	4770      	bx	lr

08004038 <_fini>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	bf00      	nop
 800403c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800403e:	bc08      	pop	{r3}
 8004040:	469e      	mov	lr, r3
 8004042:	4770      	bx	lr
