============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 13:39:48 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(73)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(83)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(90)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(107)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(117)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(121)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 585 instances
RUN-0007 : 270 luts, 217 seqs, 47 mslices, 26 lslices, 17 pads, 4 brams, 0 dsps
RUN-1001 : There are total 763 nets
RUN-1001 : 488 nets have 2 pins
RUN-1001 : 201 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      6      
RUN-1001 :   No   |  No   |  Yes  |     151     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     51      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   5   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 583 instances, 270 luts, 217 seqs, 73 slices, 10 macros(73 instances: 47 mslices 26 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2815, tnet num: 761, tinst num: 583, tnode num: 3613, tedge num: 4613.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.242927s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (83.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173831
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 583.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 113608, overlap = 18
PHY-3002 : Step(2): len = 75747.9, overlap = 18
PHY-3002 : Step(3): len = 56412.3, overlap = 18
PHY-3002 : Step(4): len = 45102.4, overlap = 18
PHY-3002 : Step(5): len = 38095.8, overlap = 18
PHY-3002 : Step(6): len = 32988.8, overlap = 18
PHY-3002 : Step(7): len = 29487.8, overlap = 18
PHY-3002 : Step(8): len = 27392.1, overlap = 18
PHY-3002 : Step(9): len = 24847.7, overlap = 18
PHY-3002 : Step(10): len = 22505.9, overlap = 18
PHY-3002 : Step(11): len = 22300.3, overlap = 18
PHY-3002 : Step(12): len = 20987, overlap = 18
PHY-3002 : Step(13): len = 20275.2, overlap = 18
PHY-3002 : Step(14): len = 19883.8, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56628e-05
PHY-3002 : Step(15): len = 23497.3, overlap = 18
PHY-3002 : Step(16): len = 23568.2, overlap = 18
PHY-3002 : Step(17): len = 24009.2, overlap = 18
PHY-3002 : Step(18): len = 24427.4, overlap = 18
PHY-3002 : Step(19): len = 23911.1, overlap = 18
PHY-3002 : Step(20): len = 23894.4, overlap = 18
PHY-3002 : Step(21): len = 24391.8, overlap = 18.0625
PHY-3002 : Step(22): len = 24519.9, overlap = 18.0625
PHY-3002 : Step(23): len = 23639.6, overlap = 18.0625
PHY-3002 : Step(24): len = 23415, overlap = 18.125
PHY-3002 : Step(25): len = 23485.4, overlap = 18.3125
PHY-3002 : Step(26): len = 23392.6, overlap = 18.4375
PHY-3002 : Step(27): len = 22831.7, overlap = 18.5
PHY-3002 : Step(28): len = 22650.6, overlap = 18.6875
PHY-3002 : Step(29): len = 22946.5, overlap = 18.6875
PHY-3002 : Step(30): len = 23008.4, overlap = 18.8125
PHY-3002 : Step(31): len = 22944.4, overlap = 18.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.13257e-05
PHY-3002 : Step(32): len = 23608.1, overlap = 18.875
PHY-3002 : Step(33): len = 23651.3, overlap = 18.875
PHY-3002 : Step(34): len = 23437.6, overlap = 18.875
PHY-3002 : Step(35): len = 23374.5, overlap = 18.875
PHY-3002 : Step(36): len = 23337.9, overlap = 18.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.26513e-05
PHY-3002 : Step(37): len = 24232.4, overlap = 14.3125
PHY-3002 : Step(38): len = 24448.9, overlap = 14.3125
PHY-3002 : Step(39): len = 24493.7, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017638s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(40): len = 34833.2, overlap = 4.0625
PHY-3002 : Step(41): len = 34828.3, overlap = 4.0625
PHY-3002 : Step(42): len = 32560.7, overlap = 3.40625
PHY-3002 : Step(43): len = 32657.6, overlap = 3.71875
PHY-3002 : Step(44): len = 32329, overlap = 2.15625
PHY-3002 : Step(45): len = 31631.7, overlap = 0.90625
PHY-3002 : Step(46): len = 31497.5, overlap = 0.4375
PHY-3002 : Step(47): len = 30505.9, overlap = 0.3125
PHY-3002 : Step(48): len = 30554.7, overlap = 0.3125
PHY-3002 : Step(49): len = 29559.3, overlap = 0.25
PHY-3002 : Step(50): len = 29651.4, overlap = 0.125
PHY-3002 : Step(51): len = 29430.2, overlap = 0
PHY-3002 : Step(52): len = 28846.1, overlap = 0
PHY-3002 : Step(53): len = 28874.4, overlap = 0
PHY-3002 : Step(54): len = 28687.7, overlap = 0
PHY-3002 : Step(55): len = 28581, overlap = 0
PHY-3002 : Step(56): len = 28054.6, overlap = 0
PHY-3002 : Step(57): len = 27780, overlap = 0
PHY-3002 : Step(58): len = 27839.3, overlap = 0.25
PHY-3002 : Step(59): len = 27595.6, overlap = 0.75
PHY-3002 : Step(60): len = 27585.3, overlap = 1
PHY-3002 : Step(61): len = 27047.7, overlap = 1
PHY-3002 : Step(62): len = 26959.7, overlap = 1.25
PHY-3002 : Step(63): len = 26756.9, overlap = 1.25
PHY-3002 : Step(64): len = 26593.7, overlap = 1
PHY-3002 : Step(65): len = 26273.8, overlap = 1
PHY-3002 : Step(66): len = 26339.2, overlap = 1
PHY-3002 : Step(67): len = 26249.4, overlap = 0.625
PHY-3002 : Step(68): len = 26272.1, overlap = 0.6875
PHY-3002 : Step(69): len = 26110.3, overlap = 0.25
PHY-3002 : Step(70): len = 26002.2, overlap = 0.25
PHY-3002 : Step(71): len = 25720.2, overlap = 0
PHY-3002 : Step(72): len = 25760.2, overlap = 0
PHY-3002 : Step(73): len = 25793.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020598s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161679
PHY-3002 : Step(74): len = 26030.7, overlap = 15.7188
PHY-3002 : Step(75): len = 26083.5, overlap = 13.1875
PHY-3002 : Step(76): len = 25951.3, overlap = 12.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000323358
PHY-3002 : Step(77): len = 25867.7, overlap = 13.5625
PHY-3002 : Step(78): len = 25897.9, overlap = 13.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000646715
PHY-3002 : Step(79): len = 25999.2, overlap = 13.25
PHY-3002 : Step(80): len = 25999.2, overlap = 13.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2815, tnet num: 761, tinst num: 583, tnode num: 3613, tedge num: 4613.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 39.06 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/763.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29192, over cnt = 52(0%), over = 185, worst = 10
PHY-1001 : End global iterations;  0.081737s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.53, top5 = 10.72, top10 = 6.55, top15 = 4.62.
PHY-1001 : End incremental global routing;  0.166289s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (28.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024370s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.206944s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (45.3%)

OPT-1001 : Current memory(MB): used = 179, reserve = 149, peak = 179.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 396/763.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29192, over cnt = 52(0%), over = 185, worst = 10
PHY-1002 : len = 29896, over cnt = 33(0%), over = 78, worst = 4
PHY-1002 : len = 31384, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 31400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.072576s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.5%)

PHY-1001 : Congestion index: top1 = 18.94, top5 = 10.27, top10 = 6.68, top15 = 4.82.
OPT-1001 : End congestion update;  0.145316s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (64.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.163847s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (57.2%)

OPT-1001 : Current memory(MB): used = 180, reserve = 151, peak = 180.
OPT-1001 : End physical optimization;  0.599908s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (65.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 270 LUT to BLE ...
SYN-4008 : Packed 270 LUT and 147 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 102 single LUT's are left
SYN-4006 : 43 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 313/555 primitive instances ...
PHY-3001 : End packing;  0.036391s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 268 instances
RUN-1001 : 121 mslices, 122 lslices, 17 pads, 4 brams, 0 dsps
RUN-1001 : There are total 616 nets
RUN-1001 : 338 nets have 2 pins
RUN-1001 : 205 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 266 instances, 243 slices, 10 macros(73 instances: 47 mslices 26 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 25933.4, Over = 19.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2345, tnet num: 614, tinst num: 266, tnode num: 2959, tedge num: 4048.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.239338s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (91.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000150341
PHY-3002 : Step(81): len = 25732.6, overlap = 18.75
PHY-3002 : Step(82): len = 25759.1, overlap = 18.75
PHY-3002 : Step(83): len = 25776.6, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000300681
PHY-3002 : Step(84): len = 25657.6, overlap = 17.75
PHY-3002 : Step(85): len = 25657.6, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000601362
PHY-3002 : Step(86): len = 25690.3, overlap = 18.25
PHY-3002 : Step(87): len = 25690.3, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.179052s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (34.9%)

PHY-3001 : Trial Legalized: Len = 31781.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(88): len = 27887.3, overlap = 5.25
PHY-3002 : Step(89): len = 26718.1, overlap = 7.75
PHY-3002 : Step(90): len = 26177.2, overlap = 8
PHY-3002 : Step(91): len = 26163.1, overlap = 8.75
PHY-3002 : Step(92): len = 26056.5, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130946
PHY-3002 : Step(93): len = 26000.1, overlap = 8.5
PHY-3002 : Step(94): len = 25972.4, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007471s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28756.9, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005662s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 28786.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2345, tnet num: 614, tinst num: 266, tnode num: 2959, tedge num: 4048.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 42/616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32920, over cnt = 53(0%), over = 76, worst = 3
PHY-1002 : len = 33168, over cnt = 28(0%), over = 40, worst = 3
PHY-1002 : len = 33728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137055s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (45.6%)

PHY-1001 : Congestion index: top1 = 19.70, top5 = 12.15, top10 = 7.73, top15 = 5.51.
PHY-1001 : End incremental global routing;  0.218960s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (35.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.256187s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (36.6%)

OPT-1001 : Current memory(MB): used = 182, reserve = 153, peak = 183.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 499/616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009050s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.6%)

PHY-1001 : Congestion index: top1 = 19.70, top5 = 12.15, top10 = 7.73, top15 = 5.51.
OPT-1001 : End congestion update;  0.085700s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014793s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.100661s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.6%)

OPT-1001 : Current memory(MB): used = 182, reserve = 154, peak = 183.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013538s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 499/616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.70, top5 = 12.15, top10 = 7.73, top15 = 5.51.
PHY-1001 : End incremental global routing;  0.080630s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023957s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 499/616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006477s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.70, top5 = 12.15, top10 = 7.73, top15 = 5.51.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013947s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 19.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.813874s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (55.7%)

RUN-1003 : finish command "place" in  6.755225s wall, 2.000000s user + 0.734375s system = 2.734375s CPU (40.5%)

RUN-1004 : used memory is 167 MB, reserved memory is 137 MB, peak memory is 183 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 268 instances
RUN-1001 : 121 mslices, 122 lslices, 17 pads, 4 brams, 0 dsps
RUN-1001 : There are total 616 nets
RUN-1001 : 338 nets have 2 pins
RUN-1001 : 205 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2345, tnet num: 614, tinst num: 266, tnode num: 2959, tedge num: 4048.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 121 mslices, 122 lslices, 17 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32696, over cnt = 54(0%), over = 80, worst = 4
PHY-1002 : len = 33016, over cnt = 29(0%), over = 43, worst = 4
PHY-1002 : len = 33568, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.42, top5 = 12.11, top10 = 7.71, top15 = 5.48.
PHY-1001 : End global routing;  0.177170s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (26.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 206, reserve = 177, peak = 220.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : Current memory(MB): used = 471, reserve = 447, peak = 471.
PHY-1001 : End build detailed router design. 4.448097s wall, 3.546875s user + 0.109375s system = 3.656250s CPU (82.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.624617s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (67.5%)

PHY-1001 : Current memory(MB): used = 500, reserve = 477, peak = 500.
PHY-1001 : End phase 1; 0.638179s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (68.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Patch 238 net; 3.222647s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (78.5%)

PHY-1022 : len = 64488, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 501, reserve = 477, peak = 501.
PHY-1001 : End initial routed; 3.816906s wall, 3.031250s user + 0.000000s system = 3.031250s CPU (79.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/534(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.181004s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (86.3%)

PHY-1001 : Current memory(MB): used = 501, reserve = 477, peak = 501.
PHY-1001 : End phase 2; 3.998007s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (79.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 64488, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008618s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 64488, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.056457s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (55.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 64472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.074414s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/534(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.178896s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (78.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.082991s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.5%)

PHY-1001 : Current memory(MB): used = 511, reserve = 487, peak = 511.
PHY-1001 : End phase 3; 0.527065s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (77.1%)

PHY-1003 : Routed, final wirelength = 64472
PHY-1001 : Current memory(MB): used = 511, reserve = 487, peak = 511.
PHY-1001 : End export database. 0.012895s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.905013s wall, 7.812500s user + 0.125000s system = 7.937500s CPU (80.1%)

RUN-1003 : finish command "route" in  10.361295s wall, 8.078125s user + 0.125000s system = 8.203125s CPU (79.2%)

RUN-1004 : used memory is 457 MB, reserved memory is 434 MB, peak memory is 511 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        17
  #input                   12
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      418   out of  19600    2.13%
#reg                      238   out of  19600    1.21%
#le                       461
  #lut only               223   out of    461   48.37%
  #reg only                43   out of    461    9.33%
  #lut&reg                195   out of    461   42.30%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       17   out of     66   25.76%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet       Type               DriverType         Driver                    Fanout
#1        clk_dup_3      GCLK               io                 clk_syn_4.di              153
#2        adc/clk_adc    GCLK               mslice             rx/cnt_b1[5]_syn_20.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |461    |345     |73      |238     |4       |0       |
|  adc          |adc_ctrl       |18     |10      |0       |18      |0       |0       |
|  anjian_list  |anjian         |41     |33      |6       |24      |0       |0       |
|  fifo_list    |fifo_ctrl      |142    |78      |45      |56      |4       |0       |
|    fifo_list  |fifo           |105    |50      |36      |44      |4       |0       |
|      ram_inst |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx           |uart_rx        |59     |53      |6       |36      |0       |0       |
|  tx           |uart_tx        |76     |54      |8       |37      |0       |0       |
|  type         |type_choice    |124    |116     |8       |66      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       321   
    #2          2       119   
    #3          3        58   
    #4          4        27   
    #5        5-10       58   
    #6        11-50      11   
    #7       101-500     1    
  Average     2.62            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 266
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 616, pip num: 5142
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 693 valid insts, and 14705 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000000000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.341854s wall, 8.500000s user + 0.109375s system = 8.609375s CPU (367.6%)

RUN-1004 : used memory is 470 MB, reserved memory is 446 MB, peak memory is 656 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_133948.log"
