{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 12:17:45 2011 " "Info: Processing started: Mon May 23 12:17:45 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRAM0_CTRL -c SDRAM0_CTRL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAM0_CTRL -c SDRAM0_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAM0_CTRL EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"SDRAM0_CTRL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:pll\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll1:pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 443 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 444 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 445 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "Critical Warning: No exact pin location assignment(s) for 103 pins of 103 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[0\] " "Info: Pin DRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[1\] " "Info: Pin DRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[2\] " "Info: Pin DRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 15 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[3\] " "Info: Pin DRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[4\] " "Info: Pin DRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[5\] " "Info: Pin DRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[6\] " "Info: Pin DRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[7\] " "Info: Pin DRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[8\] " "Info: Pin DRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[9\] " "Info: Pin DRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[10\] " "Info: Pin DRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[11\] " "Info: Pin DRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[12\] " "Info: Pin DRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[13\] " "Info: Pin DRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[14\] " "Info: Pin DRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 27 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[15\] " "Info: Pin DRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[0\] " "Info: Pin oDRAM0_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[0] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 43 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[1\] " "Info: Pin oDRAM0_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[1] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[2\] " "Info: Pin oDRAM0_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[2] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[3\] " "Info: Pin oDRAM0_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[3] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 46 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[4\] " "Info: Pin oDRAM0_A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[4] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 47 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[5\] " "Info: Pin oDRAM0_A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[5] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 48 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[6\] " "Info: Pin oDRAM0_A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[6] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 49 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[7\] " "Info: Pin oDRAM0_A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[7] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 50 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[8\] " "Info: Pin oDRAM0_A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[8] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 51 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[9\] " "Info: Pin oDRAM0_A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[9] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 52 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[10\] " "Info: Pin oDRAM0_A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[10] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[11\] " "Info: Pin oDRAM0_A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[11] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 54 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_A\[12\] " "Info: Pin oDRAM0_A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_A[12] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_BA\[0\] " "Info: Pin oDRAM0_BA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_BA[0] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 35 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_BA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_BA\[1\] " "Info: Pin oDRAM0_BA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_BA[1] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 35 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_BA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 57 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_CLK " "Info: Pin oDRAM0_CLK not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_CLK } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 36 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 99 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_CKE " "Info: Pin oDRAM0_CKE not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_CKE } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 37 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 98 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_CAS_N " "Info: Pin oDRAM0_CAS_N not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_CAS_N } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 38 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 100 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_RAS_N " "Info: Pin oDRAM0_RAS_N not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_RAS_N } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 39 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 101 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_WE_N " "Info: Pin oDRAM0_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_WE_N } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 102 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_CS_N " "Info: Pin oDRAM0_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_CS_N } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 103 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_LDQM0 " "Info: Pin oDRAM0_LDQM0 not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_LDQM0 } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 42 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_LDQM0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 104 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oDRAM0_UDQM1 " "Info: Pin oDRAM0_UDQM1 not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { oDRAM0_UDQM1 } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_UDQM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 105 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_init_done " "Info: Pin dram_init_done not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dram_init_done } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 55 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dram_init_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 110 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_busy " "Info: Pin dram_busy not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dram_busy } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 56 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dram_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 111 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 12 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 11 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 31 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[8\] " "Info: Pin dataout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[8] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 35 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[9\] " "Info: Pin dataout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[9] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[10\] " "Info: Pin dataout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[10] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 37 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[11\] " "Info: Pin dataout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[11] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 38 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[12\] " "Info: Pin dataout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[12] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 39 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[13\] " "Info: Pin dataout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[13] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 40 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[14\] " "Info: Pin dataout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[14] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 41 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[15\] " "Info: Pin dataout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { dataout[15] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 42 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_ready " "Info: Pin write_ready not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { write_ready } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 59 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 112 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_ready " "Info: Pin read_ready not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { read_ready } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 60 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 113 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { reset } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 48 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 107 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[9\] " "Info: Pin addr_from_up\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[9] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 67 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[0\] " "Info: Pin addr_from_up\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[0] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 58 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { clk_in } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 106 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_n_from_up " "Info: Pin rd_n_from_up not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { rd_n_from_up } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 53 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_n_from_up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 108 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_n_from_up " "Info: Pin wr_n_from_up not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { wr_n_from_up } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 54 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_n_from_up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 109 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[10\] " "Info: Pin addr_from_up\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[10] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 68 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[1\] " "Info: Pin addr_from_up\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[1] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 59 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[11\] " "Info: Pin addr_from_up\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[11] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 69 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[2\] " "Info: Pin addr_from_up\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[2] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 60 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[12\] " "Info: Pin addr_from_up\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[12] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 70 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[3\] " "Info: Pin addr_from_up\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[3] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 61 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[13\] " "Info: Pin addr_from_up\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[13] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 71 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[4\] " "Info: Pin addr_from_up\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[4] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 62 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[14\] " "Info: Pin addr_from_up\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[14] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 72 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[5\] " "Info: Pin addr_from_up\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[5] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 63 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[15\] " "Info: Pin addr_from_up\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[15] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 73 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[6\] " "Info: Pin addr_from_up\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[6] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 64 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[16\] " "Info: Pin addr_from_up\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[16] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 74 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[7\] " "Info: Pin addr_from_up\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[7] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[17\] " "Info: Pin addr_from_up\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[17] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 75 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[8\] " "Info: Pin addr_from_up\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[8] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 66 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[18\] " "Info: Pin addr_from_up\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[18] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 76 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[19\] " "Info: Pin addr_from_up\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[19] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 77 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[20\] " "Info: Pin addr_from_up\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[20] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 78 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[21\] " "Info: Pin addr_from_up\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[21] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 79 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[22\] " "Info: Pin addr_from_up\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[22] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 80 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_from_up\[23\] " "Info: Pin addr_from_up\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { addr_from_up[23] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 52 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_from_up[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 81 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[0\] " "Info: Pin datain\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[0] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 82 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[1\] " "Info: Pin datain\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[1] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 83 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[2\] " "Info: Pin datain\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[2] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 84 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[3\] " "Info: Pin datain\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[3] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 85 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[4\] " "Info: Pin datain\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[4] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 86 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[5\] " "Info: Pin datain\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[5] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 87 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[6\] " "Info: Pin datain\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[6] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 88 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[7\] " "Info: Pin datain\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[7] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 89 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[8\] " "Info: Pin datain\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[8] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 90 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[9\] " "Info: Pin datain\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[9] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 91 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[10\] " "Info: Pin datain\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[10] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 92 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[11\] " "Info: Pin datain\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[11] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 93 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[12\] " "Info: Pin datain\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[12] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 94 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[13\] " "Info: Pin datain\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[13] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 95 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[14\] " "Info: Pin datain\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[14] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 96 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[15\] " "Info: Pin datain\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { datain[15] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 57 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 97 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in (placed in PIN R2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_in (placed in PIN R2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { clk_in } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 106 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node pll1:pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 115 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "command_bus\[5\] " "Info: Destination node command_bus\[5\]" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 188 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_sig\[5\] " "Info: Destination node addr_sig\[5\]" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_sig[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 176 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_sig\[10\] " "Info: Destination node addr_sig\[10\]" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_sig[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 181 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "command_bus\[4\] " "Info: Destination node command_bus\[4\]" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 187 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "command_bus\[3\] " "Info: Destination node command_bus\[3\]" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 186 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "command_bus\[2\] " "Info: Destination node command_bus\[2\]" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 185 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dram_init_done_s " "Info: Destination node dram_init_done_s" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dram_init_done_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 227 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dram_busy_sig " "Info: Destination node dram_busy_sig" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 649 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dram_busy_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 241 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "no_of_refs_needed\[0\] " "Info: Destination node no_of_refs_needed\[0\]" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 262 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { no_of_refs_needed[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 129 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "no_of_refs_needed\[1\] " "Info: Destination node no_of_refs_needed\[1\]" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 262 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { no_of_refs_needed[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 189 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { reset } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 48 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 107 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 3.3V 42 42 16 " "Info: Number of I/O pins in group: 100 (unused VREF, 3.3V VCCIO, 42 input, 42 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 2 83 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 76 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  76 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll1:pll\|altpll:altpll_component\|pll compensate_clock 0 " "Warning: PLL \"pll1:pll\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/pll1.vhd" 130 0 0 } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 219 0 0 } }  } 0 0 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.756 ns register register " "Info: Estimated most critical path is register to register delay of 8.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay_reg\[13\] 1 REG LAB_X62_Y23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X62_Y23; Fanout = 3; REG Node = 'delay_reg\[13\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay_reg[13] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.150 ns) 1.099 ns Equal0~0 2 COMB LAB_X63_Y24 3 " "Info: 2: + IC(0.949 ns) + CELL(0.150 ns) = 1.099 ns; Loc. = LAB_X63_Y24; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { delay_reg[13] Equal0~0 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 1.663 ns Equal4~1 3 COMB LAB_X63_Y24 5 " "Info: 3: + IC(0.127 ns) + CELL(0.437 ns) = 1.663 ns; Loc. = LAB_X63_Y24; Fanout = 5; COMB Node = 'Equal4~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Equal0~0 Equal4~1 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.436 ns) 4.054 ns Equal2~3 4 COMB LAB_X79_Y46 4 " "Info: 4: + IC(1.955 ns) + CELL(0.436 ns) = 4.054 ns; Loc. = LAB_X79_Y46; Fanout = 4; COMB Node = 'Equal2~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { Equal4~1 Equal2~3 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.420 ns) 6.447 ns command_bus~9 5 COMB LAB_X63_Y24 1 " "Info: 5: + IC(1.973 ns) + CELL(0.420 ns) = 6.447 ns; Loc. = LAB_X63_Y24; Fanout = 1; COMB Node = 'command_bus~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { Equal2~3 command_bus~9 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(0.084 ns) 8.756 ns command_bus\[3\] 6 REG LAB_X79_Y46 2 " "Info: 6: + IC(2.225 ns) + CELL(0.084 ns) = 8.756 ns; Loc. = LAB_X79_Y46; Fanout = 2; REG Node = 'command_bus\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { command_bus~9 command_bus[3] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 17.44 % ) " "Info: Total cell delay = 1.527 ns ( 17.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.229 ns ( 82.56 % ) " "Info: Total interconnect delay = 7.229 ns ( 82.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.756 ns" { delay_reg[13] Equal0~0 Equal4~1 Equal2~3 command_bus~9 command_bus[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X72_Y39 X83_Y51 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X72_Y39 to location X83_Y51" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Warning: Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently enabled " "Info: Pin DRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently enabled " "Info: Pin DRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently enabled " "Info: Pin DRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 15 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently enabled " "Info: Pin DRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently enabled " "Info: Pin DRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently enabled " "Info: Pin DRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently enabled " "Info: Pin DRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently enabled " "Info: Pin DRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently enabled " "Info: Pin DRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently enabled " "Info: Pin DRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently enabled " "Info: Pin DRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently enabled " "Info: Pin DRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently enabled " "Info: Pin DRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently enabled " "Info: Pin DRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently enabled " "Info: Pin DRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 27 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently enabled " "Info: Pin DRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Info: Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 12:18:11 2011 " "Info: Processing ended: Mon May 23 12:18:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
