$date
	Thu Apr 25 19:30:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_my_mux $end
$var wire 32 ! S [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 4 # AluOp [3:0] $end
$var reg 32 $ B [31:0] $end
$scope module uut $end
$var wire 32 % A [31:0] $end
$var wire 4 & AluOp [3:0] $end
$var wire 32 ' B [31:0] $end
$var reg 32 ( S [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 (
b11 '
b0 &
b101 %
b11 $
b0 #
b101 "
b1000 !
$end
#10
b101 !
b101 (
b1000 #
b1000 &
b1000 "
b1000 %
#20
b10000 !
b10000 (
b1 #
b1 &
b10 $
b10 '
b100 "
b100 %
#30
b1 !
b1 (
b10 #
b10 &
b11 $
b11 '
b11111111111111111111111111111011 "
b11111111111111111111111111111011 %
#40
b0 !
b0 (
b11 #
b11 &
b101 "
b101 %
#50
b110 !
b110 (
b100 #
b100 &
#60
b10 !
b10 (
b101 #
b101 &
b10 $
b10 '
b1000 "
b1000 %
#70
b11111111111111111111111111111110 !
b11111111111111111111111111111110 (
b1101 #
b1101 &
b11111111111111111111111111111000 "
b11111111111111111111111111111000 %
#80
b111 !
b111 (
b110 #
b110 &
b11 $
b11 '
b101 "
b101 %
#90
b1 !
b1 (
b111 #
b111 &
#100
