
stm32_bp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf94  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800c150  0800c150  0000d150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c208  0800c208  0000e10c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c208  0800c208  0000d208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c210  0800c210  0000e10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c210  0800c210  0000d210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c214  0800c214  0000d214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  0800c218  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010474  2000010c  0800c324  0000e10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010580  0800c324  0000e580  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023ea6  00000000  00000000  0000e13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004dad  00000000  00000000  00031fe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c58  00000000  00000000  00036d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015da  00000000  00000000  000389e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ff19  00000000  00000000  00039fc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000237c1  00000000  00000000  00069edb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d7d3  00000000  00000000  0008d69c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001aae6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007780  00000000  00000000  001aaeb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b2634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000010c 	.word	0x2000010c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800c138 	.word	0x0800c138

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000110 	.word	0x20000110
 80001f8:	0800c138 	.word	0x0800c138

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f2:	463b      	mov	r3, r7
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	609a      	str	r2, [r3, #8]
 80004fc:	60da      	str	r2, [r3, #12]
 80004fe:	611a      	str	r2, [r3, #16]
 8000500:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000502:	4b31      	ldr	r3, [pc, #196]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000504:	4a31      	ldr	r2, [pc, #196]	@ (80005cc <MX_ADC1_Init+0xe0>)
 8000506:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000508:	4b2f      	ldr	r3, [pc, #188]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800050a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800050e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000510:	4b2d      	ldr	r3, [pc, #180]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000516:	4b2c      	ldr	r3, [pc, #176]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800051c:	4b2a      	ldr	r3, [pc, #168]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800051e:	2201      	movs	r2, #1
 8000520:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000522:	4b29      	ldr	r3, [pc, #164]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000524:	2204      	movs	r2, #4
 8000526:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000528:	4b27      	ldr	r3, [pc, #156]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800052e:	4b26      	ldr	r3, [pc, #152]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000530:	2201      	movs	r2, #1
 8000532:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000534:	4b24      	ldr	r3, [pc, #144]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000536:	2202      	movs	r2, #2
 8000538:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b23      	ldr	r3, [pc, #140]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000542:	4b21      	ldr	r3, [pc, #132]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000544:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000548:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800054a:	4b1f      	ldr	r3, [pc, #124]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800054c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000552:	4b1d      	ldr	r3, [pc, #116]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000554:	2201      	movs	r2, #1
 8000556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800055a:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800055c:	2200      	movs	r2, #0
 800055e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000560:	4b19      	ldr	r3, [pc, #100]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000562:	2200      	movs	r2, #0
 8000564:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	4817      	ldr	r0, [pc, #92]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800056a:	f001 fba5 	bl	8001cb8 <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000574:	f000 fdaf 	bl	80010d6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000578:	4b15      	ldr	r3, [pc, #84]	@ (80005d0 <MX_ADC1_Init+0xe4>)
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800057c:	2306      	movs	r3, #6
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000580:	2306      	movs	r3, #6
 8000582:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000584:	237f      	movs	r3, #127	@ 0x7f
 8000586:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000588:	2304      	movs	r3, #4
 800058a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000590:	463b      	mov	r3, r7
 8000592:	4619      	mov	r1, r3
 8000594:	480c      	ldr	r0, [pc, #48]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000596:	f001 ff21 	bl	80023dc <HAL_ADC_ConfigChannel>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80005a0:	f000 fd99 	bl	80010d6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005a4:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <MX_ADC1_Init+0xe8>)
 80005a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005a8:	230c      	movs	r3, #12
 80005aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ac:	463b      	mov	r3, r7
 80005ae:	4619      	mov	r1, r3
 80005b0:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 80005b2:	f001 ff13 	bl	80023dc <HAL_ADC_ConfigChannel>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80005bc:	f000 fd8b 	bl	80010d6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005c0:	bf00      	nop
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000128 	.word	0x20000128
 80005cc:	50040000 	.word	0x50040000
 80005d0:	c7520000 	.word	0xc7520000
 80005d4:	04300002 	.word	0x04300002

080005d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b0ae      	sub	sp, #184	@ 0xb8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f0:	f107 0310 	add.w	r3, r7, #16
 80005f4:	2294      	movs	r2, #148	@ 0x94
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f00b fd63 	bl	800c0c4 <memset>
  if(adcHandle->Instance==ADC1)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a40      	ldr	r2, [pc, #256]	@ (8000704 <HAL_ADC_MspInit+0x12c>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d179      	bne.n	80006fc <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000608:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800060c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800060e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000612:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800061a:	2301      	movs	r3, #1
 800061c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800061e:	230c      	movs	r3, #12
 8000620:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000622:	2302      	movs	r3, #2
 8000624:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000626:	2302      	movs	r3, #2
 8000628:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800062a:	2302      	movs	r3, #2
 800062c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800062e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	4618      	mov	r0, r3
 800063a:	f005 fc0f 	bl	8005e5c <HAL_RCCEx_PeriphCLKConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000644:	f000 fd47 	bl	80010d6 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000648:	4b2f      	ldr	r3, [pc, #188]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064c:	4a2e      	ldr	r2, [pc, #184]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000654:	4b2c      	ldr	r3, [pc, #176]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000658:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000660:	4b29      	ldr	r3, [pc, #164]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000664:	4a28      	ldr	r2, [pc, #160]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000666:	f043 0304 	orr.w	r3, r3, #4
 800066a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800066e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000670:	f003 0304 	and.w	r3, r3, #4
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000678:	2301      	movs	r3, #1
 800067a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800067e:	230b      	movs	r3, #11
 8000680:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	2300      	movs	r3, #0
 8000686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800068a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800068e:	4619      	mov	r1, r3
 8000690:	481e      	ldr	r0, [pc, #120]	@ (800070c <HAL_ADC_MspInit+0x134>)
 8000692:	f003 f8a3 	bl	80037dc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 8000698:	4a1e      	ldr	r2, [pc, #120]	@ (8000714 <HAL_ADC_MspInit+0x13c>)
 800069a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800069c:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 800069e:	2205      	movs	r2, #5
 80006a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006a8:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ae:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b0:	2280      	movs	r2, #128	@ 0x80
 80006b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006b4:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006bc:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006c2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006c6:	2220      	movs	r2, #32
 80006c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006d0:	480f      	ldr	r0, [pc, #60]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006d2:	f002 fdc9 	bl	8003268 <HAL_DMA_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80006dc:	f000 fcfb 	bl	80010d6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80006e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2100      	movs	r1, #0
 80006f0:	2012      	movs	r0, #18
 80006f2:	f002 fd82 	bl	80031fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006f6:	2012      	movs	r0, #18
 80006f8:	f002 fd9b 	bl	8003232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fc:	bf00      	nop
 80006fe:	37b8      	adds	r7, #184	@ 0xb8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	50040000 	.word	0x50040000
 8000708:	40021000 	.word	0x40021000
 800070c:	48000800 	.word	0x48000800
 8000710:	20000190 	.word	0x20000190
 8000714:	40020008 	.word	0x40020008

08000718 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
void MX_DMA_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800071e:	4b29      	ldr	r3, [pc, #164]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000722:	4a28      	ldr	r2, [pc, #160]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000724:	f043 0304 	orr.w	r3, r3, #4
 8000728:	6493      	str	r3, [r2, #72]	@ 0x48
 800072a:	4b26      	ldr	r3, [pc, #152]	@ (80007c4 <MX_DMA_Init+0xac>)
 800072c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800072e:	f003 0304 	and.w	r3, r3, #4
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000736:	4b23      	ldr	r3, [pc, #140]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800073a:	4a22      	ldr	r2, [pc, #136]	@ (80007c4 <MX_DMA_Init+0xac>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6493      	str	r3, [r2, #72]	@ 0x48
 8000742:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800074e:	4b1e      	ldr	r3, [pc, #120]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000750:	4a1e      	ldr	r2, [pc, #120]	@ (80007cc <MX_DMA_Init+0xb4>)
 8000752:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_MEM2MEM;
 8000754:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800075a:	4b1b      	ldr	r3, [pc, #108]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800075c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000760:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 8000762:	4b19      	ldr	r3, [pc, #100]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000764:	2240      	movs	r2, #64	@ 0x40
 8000766:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 8000768:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800076a:	2280      	movs	r2, #128	@ 0x80
 800076c:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800076e:	4b16      	ldr	r3, [pc, #88]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000770:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000774:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000776:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000778:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800077c:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000780:	2200      	movs	r2, #0
 8000782:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 8000784:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000786:	2200      	movs	r2, #0
 8000788:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800078a:	480f      	ldr	r0, [pc, #60]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800078c:	f002 fd6c 	bl	8003268 <HAL_DMA_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_DMA_Init+0x82>
  {
    Error_Handler();
 8000796:	f000 fc9e 	bl	80010d6 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	2100      	movs	r1, #0
 800079e:	200b      	movs	r0, #11
 80007a0:	f002 fd2b 	bl	80031fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007a4:	200b      	movs	r0, #11
 80007a6:	f002 fd44 	bl	8003232 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2100      	movs	r1, #0
 80007ae:	200c      	movs	r0, #12
 80007b0:	f002 fd23 	bl	80031fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007b4:	200c      	movs	r0, #12
 80007b6:	f002 fd3c 	bl	8003232 <HAL_NVIC_EnableIRQ>

}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40021000 	.word	0x40021000
 80007c8:	200001f0 	.word	0x200001f0
 80007cc:	4002001c 	.word	0x4002001c

080007d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08c      	sub	sp, #48	@ 0x30
 80007d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	4b55      	ldr	r3, [pc, #340]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ea:	4a54      	ldr	r2, [pc, #336]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f2:	4b52      	ldr	r3, [pc, #328]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	61bb      	str	r3, [r7, #24]
 80007fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fe:	4b4f      	ldr	r3, [pc, #316]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a4e      	ldr	r2, [pc, #312]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b4c      	ldr	r3, [pc, #304]	@ (800093c <MX_GPIO_Init+0x16c>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000816:	4b49      	ldr	r3, [pc, #292]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a48      	ldr	r2, [pc, #288]	@ (800093c <MX_GPIO_Init+0x16c>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b46      	ldr	r3, [pc, #280]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082e:	4b43      	ldr	r3, [pc, #268]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a42      	ldr	r2, [pc, #264]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000834:	f043 0308 	orr.w	r3, r3, #8
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b40      	ldr	r3, [pc, #256]	@ (800093c <MX_GPIO_Init+0x16c>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000846:	4b3d      	ldr	r3, [pc, #244]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a3c      	ldr	r2, [pc, #240]	@ (800093c <MX_GPIO_Init+0x16c>)
 800084c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b3a      	ldr	r3, [pc, #232]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 800085e:	f004 fc15 	bl	800508c <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	4b36      	ldr	r3, [pc, #216]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	4a35      	ldr	r2, [pc, #212]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086e:	4b33      	ldr	r3, [pc, #204]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000880:	482f      	ldr	r0, [pc, #188]	@ (8000940 <MX_GPIO_Init+0x170>)
 8000882:	f003 f93d 	bl	8003b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	2140      	movs	r1, #64	@ 0x40
 800088a:	482e      	ldr	r0, [pc, #184]	@ (8000944 <MX_GPIO_Init+0x174>)
 800088c:	f003 f938 	bl	8003b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	2180      	movs	r1, #128	@ 0x80
 8000894:	482c      	ldr	r0, [pc, #176]	@ (8000948 <MX_GPIO_Init+0x178>)
 8000896:	f003 f933 	bl	8003b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800089a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	4619      	mov	r1, r3
 80008b0:	4825      	ldr	r0, [pc, #148]	@ (8000948 <MX_GPIO_Init+0x178>)
 80008b2:	f002 ff93 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80008b6:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008bc:	2301      	movs	r3, #1
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	481c      	ldr	r0, [pc, #112]	@ (8000940 <MX_GPIO_Init+0x170>)
 80008d0:	f002 ff84 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008d4:	2320      	movs	r3, #32
 80008d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d8:	2300      	movs	r3, #0
 80008da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	4817      	ldr	r0, [pc, #92]	@ (8000944 <MX_GPIO_Init+0x174>)
 80008e8:	f002 ff78 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008ec:	2340      	movs	r3, #64	@ 0x40
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	4619      	mov	r1, r3
 8000902:	4810      	ldr	r0, [pc, #64]	@ (8000944 <MX_GPIO_Init+0x174>)
 8000904:	f002 ff6a 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8000908:	2380      	movs	r3, #128	@ 0x80
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000914:	2300      	movs	r3, #0
 8000916:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	480a      	ldr	r0, [pc, #40]	@ (8000948 <MX_GPIO_Init+0x178>)
 8000920:	f002 ff5c 	bl	80037dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	2100      	movs	r1, #0
 8000928:	2028      	movs	r0, #40	@ 0x28
 800092a:	f002 fc66 	bl	80031fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800092e:	2028      	movs	r0, #40	@ 0x28
 8000930:	f002 fc7f 	bl	8003232 <HAL_NVIC_EnableIRQ>

}
 8000934:	bf00      	nop
 8000936:	3730      	adds	r7, #48	@ 0x30
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40021000 	.word	0x40021000
 8000940:	48000400 	.word	0x48000400
 8000944:	48001800 	.word	0x48001800
 8000948:	48000800 	.word	0x48000800

0800094c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
	//obsluha preruseni
	if(GPIO_Pin == GPIO_PIN_13){
 8000956:	88fb      	ldrh	r3, [r7, #6]
 8000958:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800095c:	d119      	bne.n	8000992 <HAL_GPIO_EXTI_Callback+0x46>
		static bool previous;
		if(previous == false){
 800095e:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <HAL_GPIO_EXTI_Callback+0x50>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	f083 0301 	eor.w	r3, r3, #1
 8000966:	b2db      	uxtb	r3, r3
 8000968:	2b00      	cmp	r3, #0
 800096a:	d009      	beq.n	8000980 <HAL_GPIO_EXTI_Callback+0x34>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000972:	480b      	ldr	r0, [pc, #44]	@ (80009a0 <HAL_GPIO_EXTI_Callback+0x54>)
 8000974:	f003 f8c4 	bl	8003b00 <HAL_GPIO_WritePin>
			previous = true;
 8000978:	4b08      	ldr	r3, [pc, #32]	@ (800099c <HAL_GPIO_EXTI_Callback+0x50>)
 800097a:	2201      	movs	r2, #1
 800097c:	701a      	strb	r2, [r3, #0]
  //UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800097e:	e008      	b.n	8000992 <HAL_GPIO_EXTI_Callback+0x46>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000980:	2201      	movs	r2, #1
 8000982:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000986:	4806      	ldr	r0, [pc, #24]	@ (80009a0 <HAL_GPIO_EXTI_Callback+0x54>)
 8000988:	f003 f8ba 	bl	8003b00 <HAL_GPIO_WritePin>
			previous = false;
 800098c:	4b03      	ldr	r3, [pc, #12]	@ (800099c <HAL_GPIO_EXTI_Callback+0x50>)
 800098e:	2200      	movs	r2, #0
 8000990:	701a      	strb	r2, [r3, #0]
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	20000250 	.word	0x20000250
 80009a0:	48000400 	.word	0x48000400

080009a4 <comms_reset_active_buffer>:
} comms_return_codes;

extern uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len);
extern void DataReceive_MTLB_Callback(uint16_t iD, uint32_t *xData, uint16_t nData_in_values);

void comms_reset_active_buffer(){
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
	*((uint16_t *)(comms_active_wr_pointer+1)) = 0;
 80009a8:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <comms_reset_active_buffer+0x24>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	3301      	adds	r3, #1
 80009ae:	2200      	movs	r2, #0
 80009b0:	801a      	strh	r2, [r3, #0]
	//comms_active_buffer[1] = 0;
	comms_active_wr_pointer = comms_active_buffer+3;
 80009b2:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <comms_reset_active_buffer+0x28>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	3303      	adds	r3, #3
 80009b8:	4a03      	ldr	r2, [pc, #12]	@ (80009c8 <comms_reset_active_buffer+0x24>)
 80009ba:	6013      	str	r3, [r2, #0]
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	2000c658 	.word	0x2000c658
 80009cc:	2000c254 	.word	0x2000c254

080009d0 <comms_init>:

void comms_init(){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
	comms_active_buffer = comms_tx_buffer1;
 80009d4:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <comms_init+0x24>)
 80009d6:	4a08      	ldr	r2, [pc, #32]	@ (80009f8 <comms_init+0x28>)
 80009d8:	601a      	str	r2, [r3, #0]
	comms_prepared_buffer = comms_tx_buffer2;
 80009da:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <comms_init+0x2c>)
 80009dc:	4a08      	ldr	r2, [pc, #32]	@ (8000a00 <comms_init+0x30>)
 80009de:	601a      	str	r2, [r3, #0]

	comms_reset_active_buffer();
 80009e0:	f7ff ffe0 	bl	80009a4 <comms_reset_active_buffer>
	comms_prepared_wr_pointer = comms_prepared_buffer+3;
 80009e4:	4b05      	ldr	r3, [pc, #20]	@ (80009fc <comms_init+0x2c>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	3303      	adds	r3, #3
 80009ea:	4a06      	ldr	r2, [pc, #24]	@ (8000a04 <comms_init+0x34>)
 80009ec:	6013      	str	r3, [r2, #0]
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000c254 	.word	0x2000c254
 80009f8:	20004254 	.word	0x20004254
 80009fc:	2000c258 	.word	0x2000c258
 8000a00:	20008254 	.word	0x20008254
 8000a04:	2000c65c 	.word	0x2000c65c

08000a08 <comms_purge_id_register>:

void comms_purge_id_register(){
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
	memset(comms_id_register, NULL, sizeof(comms_id_register));
 8000a0c:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 8000a10:	2100      	movs	r1, #0
 8000a12:	4802      	ldr	r0, [pc, #8]	@ (8000a1c <comms_purge_id_register+0x14>)
 8000a14:	f00b fb56 	bl	800c0c4 <memset>
}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	2000c25c 	.word	0x2000c25c

08000a20 <comms_find_existing_data>:

void * comms_find_existing_data(uint8_t data_id){
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
	if (comms_id_register[data_id] != NULL) {
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	4a08      	ldr	r2, [pc, #32]	@ (8000a50 <comms_find_existing_data+0x30>)
 8000a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d004      	beq.n	8000a40 <comms_find_existing_data+0x20>
		return comms_id_register[data_id];
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	4a05      	ldr	r2, [pc, #20]	@ (8000a50 <comms_find_existing_data+0x30>)
 8000a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3e:	e000      	b.n	8000a42 <comms_find_existing_data+0x22>
	}
	return NULL;
 8000a40:	2300      	movs	r3, #0
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	2000c25c 	.word	0x2000c25c

08000a54 <comms_increment_active_buffer_data>:

void comms_increment_active_buffer_data(){
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
	*((uint16_t *)(comms_active_buffer+1)) += 1;
 8000a58:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <comms_increment_active_buffer_data+0x24>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	881a      	ldrh	r2, [r3, #0]
 8000a60:	4b05      	ldr	r3, [pc, #20]	@ (8000a78 <comms_increment_active_buffer_data+0x24>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	3301      	adds	r3, #1
 8000a66:	3201      	adds	r2, #1
 8000a68:	b292      	uxth	r2, r2
 8000a6a:	801a      	strh	r2, [r3, #0]
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	2000c254 	.word	0x2000c254

08000a7c <comms_append_int32>:

int comms_append_int32(uint8_t data_id, uint8_t data_count, int data){
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	603a      	str	r2, [r7, #0]
 8000a86:	71fb      	strb	r3, [r7, #7]
 8000a88:	460b      	mov	r3, r1
 8000a8a:	71bb      	strb	r3, [r7, #6]
	//check tx_register for same data id, return if existing
	if (wr_status) {
 8000a8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000b00 <comms_append_int32+0x84>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <comms_append_int32+0x1c>
		return COMMS_WR_LOCKED;
 8000a94:	2305      	movs	r3, #5
 8000a96:	e02f      	b.n	8000af8 <comms_append_int32+0x7c>
	} else {
		wr_status = COMMS_INPROGRESS;
 8000a98:	4b19      	ldr	r3, [pc, #100]	@ (8000b00 <comms_append_int32+0x84>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	701a      	strb	r2, [r3, #0]
	}

	if (comms_find_existing_data(data_id) != NULL) {
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff ffbd 	bl	8000a20 <comms_find_existing_data>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <comms_append_int32+0x34>
		return 1;
 8000aac:	2301      	movs	r3, #1
 8000aae:	e023      	b.n	8000af8 <comms_append_int32+0x7c>
	}

	// save the pointer to new data to register
	comms_id_register[data_id] = (void *)comms_active_wr_pointer;
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	4a14      	ldr	r2, [pc, #80]	@ (8000b04 <comms_append_int32+0x88>)
 8000ab4:	6812      	ldr	r2, [r2, #0]
 8000ab6:	4914      	ldr	r1, [pc, #80]	@ (8000b08 <comms_append_int32+0x8c>)
 8000ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	// increment total data in buffer
	comms_increment_active_buffer_data();
 8000abc:	f7ff ffca 	bl	8000a54 <comms_increment_active_buffer_data>

	// write id, bytes and count
	*comms_active_wr_pointer = data_id;
 8000ac0:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <comms_append_int32+0x88>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	79fa      	ldrb	r2, [r7, #7]
 8000ac6:	701a      	strb	r2, [r3, #0]
	*(comms_active_wr_pointer+1) = (uint8_t)sizeof(data);
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <comms_append_int32+0x88>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	3301      	adds	r3, #1
 8000ace:	2204      	movs	r2, #4
 8000ad0:	701a      	strb	r2, [r3, #0]
	*(comms_active_wr_pointer+2) = data_count;
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <comms_append_int32+0x88>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	79ba      	ldrb	r2, [r7, #6]
 8000ada:	701a      	strb	r2, [r3, #0]

	// write integer as 4 uint8_t to tx_buffer
	*((int *)(comms_active_wr_pointer+3)) = data;
 8000adc:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <comms_append_int32+0x88>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	3303      	adds	r3, #3
 8000ae2:	683a      	ldr	r2, [r7, #0]
 8000ae4:	601a      	str	r2, [r3, #0]

	// move pointer comms_tx_buffer_wr_pointer
	comms_active_wr_pointer = (comms_active_wr_pointer+3+sizeof(data));
 8000ae6:	4b07      	ldr	r3, [pc, #28]	@ (8000b04 <comms_append_int32+0x88>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	3307      	adds	r3, #7
 8000aec:	4a05      	ldr	r2, [pc, #20]	@ (8000b04 <comms_append_int32+0x88>)
 8000aee:	6013      	str	r3, [r2, #0]

	wr_status = COMMS_READY;
 8000af0:	4b03      	ldr	r3, [pc, #12]	@ (8000b00 <comms_append_int32+0x84>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]
	return 0;
 8000af6:	2300      	movs	r3, #0
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	2000c660 	.word	0x2000c660
 8000b04:	2000c658 	.word	0x2000c658
 8000b08:	2000c25c 	.word	0x2000c25c

08000b0c <comms_switch_buffers>:

void comms_switch_buffers(){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000b12:	f3ef 8310 	mrs	r3, PRIMASK
 8000b16:	603b      	str	r3, [r7, #0]
  return(result);
 8000b18:	683b      	ldr	r3, [r7, #0]
	// dissable interrupts
	uint32_t primask = __get_PRIMASK();
 8000b1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1c:	b672      	cpsid	i
}
 8000b1e:	bf00      	nop
	__disable_irq();

	// switch buffers
	uint8_t * _temp = comms_prepared_buffer;
 8000b20:	4b0d      	ldr	r3, [pc, #52]	@ (8000b58 <comms_switch_buffers+0x4c>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	60bb      	str	r3, [r7, #8]
	comms_prepared_buffer = comms_active_buffer;
 8000b26:	4b0d      	ldr	r3, [pc, #52]	@ (8000b5c <comms_switch_buffers+0x50>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a0b      	ldr	r2, [pc, #44]	@ (8000b58 <comms_switch_buffers+0x4c>)
 8000b2c:	6013      	str	r3, [r2, #0]
	comms_active_buffer = _temp;
 8000b2e:	4a0b      	ldr	r2, [pc, #44]	@ (8000b5c <comms_switch_buffers+0x50>)
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	6013      	str	r3, [r2, #0]

	// set pointer to the end of prepared buffer data
	comms_prepared_wr_pointer = comms_active_wr_pointer;
 8000b34:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <comms_switch_buffers+0x54>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a0a      	ldr	r2, [pc, #40]	@ (8000b64 <comms_switch_buffers+0x58>)
 8000b3a:	6013      	str	r3, [r2, #0]

	// prepare the new active buffer and pointers
	comms_reset_active_buffer();
 8000b3c:	f7ff ff32 	bl	80009a4 <comms_reset_active_buffer>
	comms_purge_id_register();
 8000b40:	f7ff ff62 	bl	8000a08 <comms_purge_id_register>
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f383 8810 	msr	PRIMASK, r3
}
 8000b4e:	bf00      	nop

	// restore interrupts
	__set_PRIMASK(primask);
}
 8000b50:	bf00      	nop
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	2000c258 	.word	0x2000c258
 8000b5c:	2000c254 	.word	0x2000c254
 8000b60:	2000c658 	.word	0x2000c658
 8000b64:	2000c65c 	.word	0x2000c65c

08000b68 <comms_send>:

int comms_send(){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0

	if(tx_status > 0){
 8000b6e:	4b18      	ldr	r3, [pc, #96]	@ (8000bd0 <comms_send+0x68>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <comms_send+0x12>
		return COMMS_TX_LOCKED;
 8000b76:	2304      	movs	r3, #4
 8000b78:	e025      	b.n	8000bc6 <comms_send+0x5e>
	}

	tx_status = COMMS_INPROGRESS;
 8000b7a:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <comms_send+0x68>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	701a      	strb	r2, [r3, #0]

	// need to switch buffers
	comms_switch_buffers();
 8000b80:	f7ff ffc4 	bl	8000b0c <comms_switch_buffers>


	// buffer is empty
	if (comms_prepared_buffer[1] == 0) {
 8000b84:	4b13      	ldr	r3, [pc, #76]	@ (8000bd4 <comms_send+0x6c>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d104      	bne.n	8000b9a <comms_send+0x32>
		tx_status = COMMS_READY;
 8000b90:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <comms_send+0x68>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
		return COMMS_TX_BUFFER_EMPTY;
 8000b96:	2303      	movs	r3, #3
 8000b98:	e015      	b.n	8000bc6 <comms_send+0x5e>
	}

	// send data
	USBD_StatusTypeDef cdc_return = CDC_Transmit_FS(comms_prepared_buffer, comms_prepared_wr_pointer - comms_prepared_buffer);
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd4 <comms_send+0x6c>)
 8000b9c:	6818      	ldr	r0, [r3, #0]
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <comms_send+0x70>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd4 <comms_send+0x6c>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	1ad3      	subs	r3, r2, r3
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	4619      	mov	r1, r3
 8000bac:	f00a fcea 	bl	800b584 <CDC_Transmit_FS>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	71fb      	strb	r3, [r7, #7]

	tx_status = COMMS_READY;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <comms_send+0x68>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	701a      	strb	r2, [r3, #0]

	if (cdc_return) {
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <comms_send+0x5c>
		return COMMS_TX_CDC_FAIL;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	e000      	b.n	8000bc6 <comms_send+0x5e>
	}

	return COMMS_SUCCESS;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	2000c661 	.word	0x2000c661
 8000bd4:	2000c258 	.word	0x2000c258
 8000bd8:	2000c65c 	.word	0x2000c65c

08000bdc <m2s_Process>:
int SendInt2MTLB(uint16_t iD, int *xInt) {

	return DataTransmit2MTLB(iD, (uint8_t*) xInt, 1);
}

void m2s_Process() {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
	// funkce volana z nekonecne smycky

	if (!m2s_Status)
 8000be0:	4b12      	ldr	r3, [pc, #72]	@ (8000c2c <m2s_Process+0x50>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d01e      	beq.n	8000c26 <m2s_Process+0x4a>
		return; // pokud neprisla data, ukonci se

	if (m2s_Status == 1) {
 8000be8:	4b10      	ldr	r3, [pc, #64]	@ (8000c2c <m2s_Process+0x50>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d111      	bne.n	8000c14 <m2s_Process+0x38>
		// zpracuje data
		DataReceive_MTLB_Callback(m2s_ID, m2s_buf, m2s_nData_in_bytes / 4);
 8000bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <m2s_Process+0x54>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	b298      	uxth	r0, r3
 8000bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c34 <m2s_Process+0x58>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	da00      	bge.n	8000c00 <m2s_Process+0x24>
 8000bfe:	3303      	adds	r3, #3
 8000c00:	109b      	asrs	r3, r3, #2
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	461a      	mov	r2, r3
 8000c06:	490c      	ldr	r1, [pc, #48]	@ (8000c38 <m2s_Process+0x5c>)
 8000c08:	f000 f886 	bl	8000d18 <DataReceive_MTLB_Callback>
		m2s_Status = 0;
 8000c0c:	4b07      	ldr	r3, [pc, #28]	@ (8000c2c <m2s_Process+0x50>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
		return;
 8000c12:	e009      	b.n	8000c28 <m2s_Process+0x4c>
	}

	if (m2s_Status == -1) {
 8000c14:	4b05      	ldr	r3, [pc, #20]	@ (8000c2c <m2s_Process+0x50>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c1c:	d104      	bne.n	8000c28 <m2s_Process+0x4c>
		// inicializace
		m2s_Status = 0;
 8000c1e:	4b03      	ldr	r3, [pc, #12]	@ (8000c2c <m2s_Process+0x50>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
		return;
 8000c24:	e000      	b.n	8000c28 <m2s_Process+0x4c>
		return; // pokud neprisla data, ukonci se
 8000c26:	bf00      	nop
	}

}
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	2000c664 	.word	0x2000c664
 8000c30:	2000c668 	.word	0x2000c668
 8000c34:	2000c66c 	.word	0x2000c66c
 8000c38:	20000254 	.word	0x20000254

08000c3c <USB_My_Receive>:

void USB_My_Receive(uint8_t *Buf, uint32_t Len) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]

	// callback na prijem dat

	if (m2s_Status == 0) {
 8000c46:	4b22      	ldr	r3, [pc, #136]	@ (8000cd0 <USB_My_Receive+0x94>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d10c      	bne.n	8000c68 <USB_My_Receive+0x2c>
		// iD
		m2s_ID = ((uint16_t*) Buf)[0];
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	881b      	ldrh	r3, [r3, #0]
 8000c52:	461a      	mov	r2, r3
 8000c54:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <USB_My_Receive+0x98>)
 8000c56:	601a      	str	r2, [r3, #0]
		if (m2s_ID == 0)
 8000c58:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd4 <USB_My_Receive+0x98>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d030      	beq.n	8000cc2 <USB_My_Receive+0x86>
			return;
		m2s_Status = 100;
 8000c60:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd0 <USB_My_Receive+0x94>)
 8000c62:	2264      	movs	r2, #100	@ 0x64
 8000c64:	601a      	str	r2, [r3, #0]
		return;
 8000c66:	e02f      	b.n	8000cc8 <USB_My_Receive+0x8c>
	}

	if (m2s_Status == 100) {
 8000c68:	4b19      	ldr	r3, [pc, #100]	@ (8000cd0 <USB_My_Receive+0x94>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b64      	cmp	r3, #100	@ 0x64
 8000c6e:	d110      	bne.n	8000c92 <USB_My_Receive+0x56>
		// nData
		m2s_nData_in_bytes = ((uint16_t*) Buf)[0] * 4;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	881b      	ldrh	r3, [r3, #0]
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	4a18      	ldr	r2, [pc, #96]	@ (8000cd8 <USB_My_Receive+0x9c>)
 8000c78:	6013      	str	r3, [r2, #0]
		if (m2s_nData_in_bytes == 0) {
 8000c7a:	4b17      	ldr	r3, [pc, #92]	@ (8000cd8 <USB_My_Receive+0x9c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d103      	bne.n	8000c8a <USB_My_Receive+0x4e>
			m2s_Status = 1;
 8000c82:	4b13      	ldr	r3, [pc, #76]	@ (8000cd0 <USB_My_Receive+0x94>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	601a      	str	r2, [r3, #0]
			return;
 8000c88:	e01e      	b.n	8000cc8 <USB_My_Receive+0x8c>
		}
		m2s_Status = 3; //wait for xData
 8000c8a:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <USB_My_Receive+0x94>)
 8000c8c:	2203      	movs	r2, #3
 8000c8e:	601a      	str	r2, [r3, #0]
		return;
 8000c90:	e01a      	b.n	8000cc8 <USB_My_Receive+0x8c>
	}

	if (m2s_Status == 3) {
 8000c92:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd0 <USB_My_Receive+0x94>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2b03      	cmp	r3, #3
 8000c98:	d115      	bne.n	8000cc6 <USB_My_Receive+0x8a>
		// xData
		if (Len < m2s_nData_in_bytes)
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd8 <USB_My_Receive+0x9c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d202      	bcs.n	8000cac <USB_My_Receive+0x70>
			m2s_nData_in_bytes = Len;
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	4a0b      	ldr	r2, [pc, #44]	@ (8000cd8 <USB_My_Receive+0x9c>)
 8000caa:	6013      	str	r3, [r2, #0]
		memcpy(m2s_buf, Buf, m2s_nData_in_bytes);
 8000cac:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd8 <USB_My_Receive+0x9c>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	4809      	ldr	r0, [pc, #36]	@ (8000cdc <USB_My_Receive+0xa0>)
 8000cb6:	f00b fa31 	bl	800c11c <memcpy>
		m2s_Status = 1;
 8000cba:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <USB_My_Receive+0x94>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]
		return;
 8000cc0:	e002      	b.n	8000cc8 <USB_My_Receive+0x8c>
			return;
 8000cc2:	bf00      	nop
 8000cc4:	e000      	b.n	8000cc8 <USB_My_Receive+0x8c>
	}

	return;
 8000cc6:	bf00      	nop
}
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	2000c664 	.word	0x2000c664
 8000cd4:	2000c668 	.word	0x2000c668
 8000cd8:	2000c66c 	.word	0x2000c66c
 8000cdc:	20000254 	.word	0x20000254

08000ce0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	//callback pro casovac
	UNUSED(htim);

	if (htim == &htim6) {
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a08      	ldr	r2, [pc, #32]	@ (8000d0c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d108      	bne.n	8000d02 <HAL_TIM_PeriodElapsedCallback+0x22>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000cf0:	2180      	movs	r1, #128	@ 0x80
 8000cf2:	4807      	ldr	r0, [pc, #28]	@ (8000d10 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000cf4:	f002 ff1c 	bl	8003b30 <HAL_GPIO_TogglePin>

		// zvysovani promenne periodical
		periodical += 1;
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	4a05      	ldr	r2, [pc, #20]	@ (8000d14 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000d00:	6013      	str	r3, [r2, #0]

		//odeslani do matlabu
		//DataTransmit2MTLB(1, &periodical, 1);
	}
}
 8000d02:	bf00      	nop
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	2000e7fc 	.word	0x2000e7fc
 8000d10:	48000400 	.word	0x48000400
 8000d14:	2000c670 	.word	0x2000c670

08000d18 <DataReceive_MTLB_Callback>:
//    	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t*)testdata, 10);
//    }

}

void DataReceive_MTLB_Callback(uint16_t iD, uint32_t *xData, uint16_t nData_in_values) {
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	6039      	str	r1, [r7, #0]
 8000d22:	80fb      	strh	r3, [r7, #6]
 8000d24:	4613      	mov	r3, r2
 8000d26:	80bb      	strh	r3, [r7, #4]
	// funkce volana po prijmu dat

	switch (iD) {
 8000d28:	88fb      	ldrh	r3, [r7, #6]
 8000d2a:	2b14      	cmp	r3, #20
		//data odesilam zpet do matlabu
		//DataTransmit2MTLB(20, xData, nData_in_values);
		break;

	default:
		break;
 8000d2c:	bf00      	nop
	}
}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
	...

08000d3c <myDmaFunction>:

/* ------------------ DMA FUNKCE A CALLBACKY ------------------ */
void myDmaFunction(DMA_HandleTypeDef *_hdma) {
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	dma_tic = htim5.Instance->CNT;
 8000d44:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <myDmaFunction+0x28>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d4a:	4a07      	ldr	r2, [pc, #28]	@ (8000d68 <myDmaFunction+0x2c>)
 8000d4c:	6013      	str	r3, [r2, #0]
	dma_toc = htim5.Instance->CNT;
 8000d4e:	4b05      	ldr	r3, [pc, #20]	@ (8000d64 <myDmaFunction+0x28>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d54:	4a05      	ldr	r2, [pc, #20]	@ (8000d6c <myDmaFunction+0x30>)
 8000d56:	6013      	str	r3, [r2, #0]
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	2000e7b0 	.word	0x2000e7b0
 8000d68:	2000c67c 	.word	0x2000c67c
 8000d6c:	2000c680 	.word	0x2000c680

08000d70 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000d70:	b480      	push	{r7}
 8000d72:	b089      	sub	sp, #36	@ 0x24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);

    // Prmrovn ADC hodnot
    adcValue = 0.0f;
 8000d78:	4b51      	ldr	r3, [pc, #324]	@ (8000ec0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000d7a:	f04f 0200 	mov.w	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
    adcIn1 = 0.0f;
 8000d80:	4b50      	ldr	r3, [pc, #320]	@ (8000ec4 <HAL_ADC_ConvCpltCallback+0x154>)
 8000d82:	f04f 0200 	mov.w	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 100; i++) {
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
 8000d8c:	e027      	b.n	8000dde <HAL_ADC_ConvCpltCallback+0x6e>
        adcValue += dma_data_buffer[i + 100]; // Pouit druh poloviny DMA bufferu
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	3364      	adds	r3, #100	@ 0x64
 8000d92:	4a4d      	ldr	r2, [pc, #308]	@ (8000ec8 <HAL_ADC_ConvCpltCallback+0x158>)
 8000d94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d98:	ee07 3a90 	vmov	s15, r3
 8000d9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000da0:	4b47      	ldr	r3, [pc, #284]	@ (8000ec0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000da2:	edd3 7a00 	vldr	s15, [r3]
 8000da6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000daa:	4b45      	ldr	r3, [pc, #276]	@ (8000ec0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000dac:	edc3 7a00 	vstr	s15, [r3]
        adcIn1 += dma_data_buffer[i + 1 + 100];
 8000db0:	69fb      	ldr	r3, [r7, #28]
 8000db2:	3365      	adds	r3, #101	@ 0x65
 8000db4:	4a44      	ldr	r2, [pc, #272]	@ (8000ec8 <HAL_ADC_ConvCpltCallback+0x158>)
 8000db6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dba:	ee07 3a90 	vmov	s15, r3
 8000dbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dc2:	4b40      	ldr	r3, [pc, #256]	@ (8000ec4 <HAL_ADC_ConvCpltCallback+0x154>)
 8000dc4:	edd3 7a00 	vldr	s15, [r3]
 8000dc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dcc:	4b3d      	ldr	r3, [pc, #244]	@ (8000ec4 <HAL_ADC_ConvCpltCallback+0x154>)
 8000dce:	edc3 7a00 	vstr	s15, [r3]
        i++;
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 100; i++) {
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	61fb      	str	r3, [r7, #28]
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	2b63      	cmp	r3, #99	@ 0x63
 8000de2:	ddd4      	ble.n	8000d8e <HAL_ADC_ConvCpltCallback+0x1e>
    }
    adcValue /= 50.0f;
 8000de4:	4b36      	ldr	r3, [pc, #216]	@ (8000ec0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000de6:	ed93 7a00 	vldr	s14, [r3]
 8000dea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8000ecc <HAL_ADC_ConvCpltCallback+0x15c>
 8000dee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000df2:	4b33      	ldr	r3, [pc, #204]	@ (8000ec0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000df4:	edc3 7a00 	vstr	s15, [r3]
    adcIn1 /= 50.0f;
 8000df8:	4b32      	ldr	r3, [pc, #200]	@ (8000ec4 <HAL_ADC_ConvCpltCallback+0x154>)
 8000dfa:	ed93 7a00 	vldr	s14, [r3]
 8000dfe:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8000ecc <HAL_ADC_ConvCpltCallback+0x15c>
 8000e02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e06:	4b2f      	ldr	r3, [pc, #188]	@ (8000ec4 <HAL_ADC_ConvCpltCallback+0x154>)
 8000e08:	edc3 7a00 	vstr	s15, [r3]

    // Pevod ADC hodnoty na napt
    float adcVoltage = (adcValue / ADC_RESOLUTION) * VREF;
 8000e0c:	4b2c      	ldr	r3, [pc, #176]	@ (8000ec0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000e0e:	ed93 7a00 	vldr	s14, [r3]
 8000e12:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8000ed0 <HAL_ADC_ConvCpltCallback+0x160>
 8000e16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e1a:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8000ed4 <HAL_ADC_ConvCpltCallback+0x164>
 8000e1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e22:	edc7 7a06 	vstr	s15, [r7, #24]
    //float adcVoltage = 1.21;

    // Vpoet teploty
    float temp30 = ((float)TEMP30_CAL_V / ADC_RESOLUTION) * VREF;
 8000e26:	4b2c      	ldr	r3, [pc, #176]	@ (8000ed8 <HAL_ADC_ConvCpltCallback+0x168>)
 8000e28:	881b      	ldrh	r3, [r3, #0]
 8000e2a:	ee07 3a90 	vmov	s15, r3
 8000e2e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e32:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8000ed0 <HAL_ADC_ConvCpltCallback+0x160>
 8000e36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e3a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8000ed4 <HAL_ADC_ConvCpltCallback+0x164>
 8000e3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e42:	edc7 7a05 	vstr	s15, [r7, #20]
    float temp110 = ((float)TEMP110_CAL_V / ADC_RESOLUTION) * VREF;
 8000e46:	4b25      	ldr	r3, [pc, #148]	@ (8000edc <HAL_ADC_ConvCpltCallback+0x16c>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	ee07 3a90 	vmov	s15, r3
 8000e4e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e52:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8000ed0 <HAL_ADC_ConvCpltCallback+0x160>
 8000e56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e5a:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000ed4 <HAL_ADC_ConvCpltCallback+0x164>
 8000e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e62:	edc7 7a04 	vstr	s15, [r7, #16]
    //temperature = ((adcVoltage - temp30) * TEMP_DIFF / (temp110 - temp30)) + 30.0f;
    temperature = ((adcVoltage - temp30) * TEMP_DIFF) + 30.0f;
 8000e66:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e72:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000ee0 <HAL_ADC_ConvCpltCallback+0x170>
 8000e76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e7a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8000e7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e82:	4b18      	ldr	r3, [pc, #96]	@ (8000ee4 <HAL_ADC_ConvCpltCallback+0x174>)
 8000e84:	edc3 7a00 	vstr	s15, [r3]
    //temperature = ((110.0 - 30.0)/(TEMP110_CAL_V - TEMP30_CAL_V)) * (adcValue - TEMP30_CAL_V) + 30.0;
    numOfCalling++;
 8000e88:	4b17      	ldr	r3, [pc, #92]	@ (8000ee8 <HAL_ADC_ConvCpltCallback+0x178>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	4a16      	ldr	r2, [pc, #88]	@ (8000ee8 <HAL_ADC_ConvCpltCallback+0x178>)
 8000e90:	6013      	str	r3, [r2, #0]

    // Odesln teploty jako integer
    int temperatureInt = (int)temperature;
 8000e92:	4b14      	ldr	r3, [pc, #80]	@ (8000ee4 <HAL_ADC_ConvCpltCallback+0x174>)
 8000e94:	edd3 7a00 	vldr	s15, [r3]
 8000e98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e9c:	ee17 3a90 	vmov	r3, s15
 8000ea0:	60fb      	str	r3, [r7, #12]
    //SendInt2MTLB(2, &temperatureInt);

    int adcIn1Int = (int)adcIn1;
 8000ea2:	4b08      	ldr	r3, [pc, #32]	@ (8000ec4 <HAL_ADC_ConvCpltCallback+0x154>)
 8000ea4:	edd3 7a00 	vldr	s15, [r3]
 8000ea8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eac:	ee17 3a90 	vmov	r3, s15
 8000eb0:	60bb      	str	r3, [r7, #8]
    //SendInt2MTLB(23, &adcIn1Int);
}
 8000eb2:	bf00      	nop
 8000eb4:	3724      	adds	r7, #36	@ 0x24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	2000e754 	.word	0x2000e754
 8000ec4:	2000e75c 	.word	0x2000e75c
 8000ec8:	2000e5c4 	.word	0x2000e5c4
 8000ecc:	42480000 	.word	0x42480000
 8000ed0:	45800000 	.word	0x45800000
 8000ed4:	40533333 	.word	0x40533333
 8000ed8:	1fff75a8 	.word	0x1fff75a8
 8000edc:	1fff75ca 	.word	0x1fff75ca
 8000ee0:	42a00000 	.word	0x42a00000
 8000ee4:	2000e758 	.word	0x2000e758
 8000ee8:	2000e760 	.word	0x2000e760

08000eec <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
//	}
//	adcValue = adcValue / 100;
//	adcValueInt = (int) adcValue;

	//SendInt2MTLB(23, &adcValueInt);
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f06:	f000 fc2a 	bl	800175e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f0a:	f000 f891 	bl	8001030 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0e:	f7ff fc5f 	bl	80007d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f12:	f7ff fc01 	bl	8000718 <MX_DMA_Init>
  MX_TIM6_Init();
 8000f16:	f000 fa2b 	bl	8001370 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8000f1a:	f00a fa6f 	bl	800b3fc <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 8000f1e:	f000 f9d9 	bl	80012d4 <MX_TIM5_Init>
  MX_ADC1_Init();
 8000f22:	f7ff fae3 	bl	80004ec <MX_ADC1_Init>
  MX_TIM3_Init();
 8000f26:	f000 f987 	bl	8001238 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8000f2a:	f000 fafd 	bl	8001528 <MX_USART3_UART_Init>
  MX_LPUART1_UART_Init();
 8000f2e:	f000 faad 	bl	800148c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

	// zapnuti zelene ledky
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000f32:	2201      	movs	r2, #1
 8000f34:	2180      	movs	r1, #128	@ 0x80
 8000f36:	4831      	ldr	r0, [pc, #196]	@ (8000ffc <main+0xfc>)
 8000f38:	f002 fde2 	bl	8003b00 <HAL_GPIO_WritePin>

	// volani casovace
	HAL_TIM_Base_Start_IT(&htim6);
 8000f3c:	4830      	ldr	r0, [pc, #192]	@ (8001000 <main+0x100>)
 8000f3e:	f005 fd65 	bl	8006a0c <HAL_TIM_Base_Start_IT>

	//zjistovani casu potrebneho pro kopirovani mezi poli
	HAL_TIM_Base_Start(&htim5);
 8000f42:	4830      	ldr	r0, [pc, #192]	@ (8001004 <main+0x104>)
 8000f44:	f005 fcfa 	bl	800693c <HAL_TIM_Base_Start>

	for (int i = 0; i < 1000; i++) {
 8000f48:	2300      	movs	r3, #0
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	e00d      	b.n	8000f6a <main+0x6a>
		dma[i] = i;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	ee07 3a90 	vmov	s15, r3
 8000f54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f58:	4a2b      	ldr	r2, [pc, #172]	@ (8001008 <main+0x108>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	4413      	add	r3, r2
 8000f60:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 1000; i++) {
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3301      	adds	r3, #1
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000f70:	dbed      	blt.n	8000f4e <main+0x4e>

	//tic = htim5.Instance->CNT;
	//memcpy(cpy, dma, 500*sizeof(float));
	//toc = htim5.Instance->CNT;

	HAL_StatusTypeDef status = HAL_DMA_RegisterCallback(
 8000f72:	4a26      	ldr	r2, [pc, #152]	@ (800100c <main+0x10c>)
 8000f74:	2100      	movs	r1, #0
 8000f76:	4826      	ldr	r0, [pc, #152]	@ (8001010 <main+0x110>)
 8000f78:	f002 fb48 	bl	800360c <HAL_DMA_RegisterCallback>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	70fb      	strb	r3, [r7, #3]
			&hdma_memtomem_dma1_channel2, HAL_DMA_XFER_CPLT_CB_ID,
			&myDmaFunction);
	UNUSED(status);

	tic = htim5.Instance->CNT;
 8000f80:	4b20      	ldr	r3, [pc, #128]	@ (8001004 <main+0x104>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f86:	4a23      	ldr	r2, [pc, #140]	@ (8001014 <main+0x114>)
 8000f88:	6013      	str	r3, [r2, #0]
	HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel2, dma, cpy, 1000);
 8000f8a:	491f      	ldr	r1, [pc, #124]	@ (8001008 <main+0x108>)
 8000f8c:	4a22      	ldr	r2, [pc, #136]	@ (8001018 <main+0x118>)
 8000f8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f92:	481f      	ldr	r0, [pc, #124]	@ (8001010 <main+0x110>)
 8000f94:	f002 fa10 	bl	80033b8 <HAL_DMA_Start_IT>
	dma_toc = htim5.Instance->CNT;
 8000f98:	4b1a      	ldr	r3, [pc, #104]	@ (8001004 <main+0x104>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800101c <main+0x11c>)
 8000fa0:	6013      	str	r3, [r2, #0]
	toc = htim5.Instance->CNT;
 8000fa2:	4b18      	ldr	r3, [pc, #96]	@ (8001004 <main+0x104>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8001020 <main+0x120>)
 8000faa:	6013      	str	r3, [r2, #0]

	HAL_TIM_Base_Start_IT(&htim3);
 8000fac:	481d      	ldr	r0, [pc, #116]	@ (8001024 <main+0x124>)
 8000fae:	f005 fd2d 	bl	8006a0c <HAL_TIM_Base_Start_IT>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000fb2:	217f      	movs	r1, #127	@ 0x7f
 8000fb4:	481c      	ldr	r0, [pc, #112]	@ (8001028 <main+0x128>)
 8000fb6:	f001 ffb3 	bl	8002f20 <HAL_ADCEx_Calibration_Start>

	HAL_Delay(50);
 8000fba:	2032      	movs	r0, #50	@ 0x32
 8000fbc:	f000 fc44 	bl	8001848 <HAL_Delay>


	HAL_StatusTypeDef adc_status = HAL_ADC_Start_DMA(&hadc1, dma_data_buffer, 200);
 8000fc0:	22c8      	movs	r2, #200	@ 0xc8
 8000fc2:	491a      	ldr	r1, [pc, #104]	@ (800102c <main+0x12c>)
 8000fc4:	4818      	ldr	r0, [pc, #96]	@ (8001028 <main+0x128>)
 8000fc6:	f000 ffbd 	bl	8001f44 <HAL_ADC_Start_DMA>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	70bb      	strb	r3, [r7, #2]

	comms_init();
 8000fce:	f7ff fcff 	bl	80009d0 <comms_init>
//
//		void * nazevpole2[255];
//		memset(nazevpole2, NULL, 255*sizeof(void *));


		comms_append_int32(20, 1, 1);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	2014      	movs	r0, #20
 8000fd8:	f7ff fd50 	bl	8000a7c <comms_append_int32>
		comms_append_int32(21, 1, 2);
 8000fdc:	2202      	movs	r2, #2
 8000fde:	2101      	movs	r1, #1
 8000fe0:	2015      	movs	r0, #21
 8000fe2:	f7ff fd4b 	bl	8000a7c <comms_append_int32>
		comms_append_int32(22, 1, 3);
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	2101      	movs	r1, #1
 8000fea:	2016      	movs	r0, #22
 8000fec:	f7ff fd46 	bl	8000a7c <comms_append_int32>
		comms_send();
 8000ff0:	f7ff fdba 	bl	8000b68 <comms_send>

		//load_CPU();
		m2s_Process();
 8000ff4:	f7ff fdf2 	bl	8000bdc <m2s_Process>
		comms_append_int32(20, 1, 1);
 8000ff8:	bf00      	nop
 8000ffa:	e7ea      	b.n	8000fd2 <main+0xd2>
 8000ffc:	48000800 	.word	0x48000800
 8001000:	2000e7fc 	.word	0x2000e7fc
 8001004:	2000e7b0 	.word	0x2000e7b0
 8001008:	2000c684 	.word	0x2000c684
 800100c:	08000d3d 	.word	0x08000d3d
 8001010:	200001f0 	.word	0x200001f0
 8001014:	2000c674 	.word	0x2000c674
 8001018:	2000d624 	.word	0x2000d624
 800101c:	2000c680 	.word	0x2000c680
 8001020:	2000c678 	.word	0x2000c678
 8001024:	2000e764 	.word	0x2000e764
 8001028:	20000128 	.word	0x20000128
 800102c:	2000e5c4 	.word	0x2000e5c4

08001030 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b096      	sub	sp, #88	@ 0x58
 8001034:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	f107 0314 	add.w	r3, r7, #20
 800103a:	2244      	movs	r2, #68	@ 0x44
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f00b f840 	bl	800c0c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001052:	2000      	movs	r0, #0
 8001054:	f003 ff66 	bl	8004f24 <HAL_PWREx_ControlVoltageScaling>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800105e:	f000 f83a 	bl	80010d6 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001062:	2322      	movs	r3, #34	@ 0x22
 8001064:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001066:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800106a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800106c:	2301      	movs	r3, #1
 800106e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001070:	2340      	movs	r3, #64	@ 0x40
 8001072:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001074:	2302      	movs	r3, #2
 8001076:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001078:	2302      	movs	r3, #2
 800107a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 800107c:	2302      	movs	r3, #2
 800107e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8001080:	231e      	movs	r3, #30
 8001082:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001084:	2302      	movs	r3, #2
 8001086:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001088:	2302      	movs	r3, #2
 800108a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800108c:	2302      	movs	r3, #2
 800108e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4618      	mov	r0, r3
 8001096:	f004 f809 	bl	80050ac <HAL_RCC_OscConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80010a0:	f000 f819 	bl	80010d6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a4:	230f      	movs	r3, #15
 80010a6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a8:	2303      	movs	r3, #3
 80010aa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010ba:	463b      	mov	r3, r7
 80010bc:	2105      	movs	r1, #5
 80010be:	4618      	mov	r0, r3
 80010c0:	f004 fc0e 	bl	80058e0 <HAL_RCC_ClockConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80010ca:	f000 f804 	bl	80010d6 <Error_Handler>
  }
}
 80010ce:	bf00      	nop
 80010d0:	3758      	adds	r7, #88	@ 0x58
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80010da:	b672      	cpsid	i
}
 80010dc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80010de:	bf00      	nop
 80010e0:	e7fd      	b.n	80010de <Error_Handler+0x8>
	...

080010e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <HAL_MspInit+0x44>)
 80010ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001128 <HAL_MspInit+0x44>)
 80010f0:	f043 0301 	orr.w	r3, r3, #1
 80010f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80010f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <HAL_MspInit+0x44>)
 80010f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001102:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <HAL_MspInit+0x44>)
 8001104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001106:	4a08      	ldr	r2, [pc, #32]	@ (8001128 <HAL_MspInit+0x44>)
 8001108:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800110c:	6593      	str	r3, [r2, #88]	@ 0x58
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <HAL_MspInit+0x44>)
 8001110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001116:	603b      	str	r3, [r7, #0]
 8001118:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	40021000 	.word	0x40021000

0800112c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001130:	bf00      	nop
 8001132:	e7fd      	b.n	8001130 <NMI_Handler+0x4>

08001134 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001138:	bf00      	nop
 800113a:	e7fd      	b.n	8001138 <HardFault_Handler+0x4>

0800113c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <MemManage_Handler+0x4>

08001144 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <BusFault_Handler+0x4>

0800114c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <UsageFault_Handler+0x4>

08001154 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001182:	f000 fb41 	bl	8001808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001190:	4802      	ldr	r0, [pc, #8]	@ (800119c <DMA1_Channel1_IRQHandler+0x10>)
 8001192:	f002 f98c 	bl	80034ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000190 	.word	0x20000190

080011a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 80011a4:	4802      	ldr	r0, [pc, #8]	@ (80011b0 <DMA1_Channel2_IRQHandler+0x10>)
 80011a6:	f002 f982 	bl	80034ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200001f0 	.word	0x200001f0

080011b4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80011b8:	4802      	ldr	r0, [pc, #8]	@ (80011c4 <ADC1_IRQHandler+0x10>)
 80011ba:	f000 ff47 	bl	800204c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000128 	.word	0x20000128

080011c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80011cc:	4802      	ldr	r0, [pc, #8]	@ (80011d8 <TIM3_IRQHandler+0x10>)
 80011ce:	f005 fc8d 	bl	8006aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	2000e764 	.word	0x2000e764

080011dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80011e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80011e4:	f002 fcbe 	bl	8003b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}

080011ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011f0:	4802      	ldr	r0, [pc, #8]	@ (80011fc <TIM6_DAC_IRQHandler+0x10>)
 80011f2:	f005 fc7b 	bl	8006aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	2000e7fc 	.word	0x2000e7fc

08001200 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001204:	4802      	ldr	r0, [pc, #8]	@ (8001210 <OTG_FS_IRQHandler+0x10>)
 8001206:	f002 fe18 	bl	8003e3a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	2000fe54 	.word	0x2000fe54

08001214 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <SystemInit+0x20>)
 800121a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800121e:	4a05      	ldr	r2, [pc, #20]	@ (8001234 <SystemInit+0x20>)
 8001220:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001224:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800123e:	f107 0310 	add.w	r3, r7, #16
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001256:	4b1d      	ldr	r3, [pc, #116]	@ (80012cc <MX_TIM3_Init+0x94>)
 8001258:	4a1d      	ldr	r2, [pc, #116]	@ (80012d0 <MX_TIM3_Init+0x98>)
 800125a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 23;
 800125c:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <MX_TIM3_Init+0x94>)
 800125e:	2217      	movs	r2, #23
 8001260:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001262:	4b1a      	ldr	r3, [pc, #104]	@ (80012cc <MX_TIM3_Init+0x94>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8001268:	4b18      	ldr	r3, [pc, #96]	@ (80012cc <MX_TIM3_Init+0x94>)
 800126a:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800126e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001270:	4b16      	ldr	r3, [pc, #88]	@ (80012cc <MX_TIM3_Init+0x94>)
 8001272:	2200      	movs	r2, #0
 8001274:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001276:	4b15      	ldr	r3, [pc, #84]	@ (80012cc <MX_TIM3_Init+0x94>)
 8001278:	2280      	movs	r2, #128	@ 0x80
 800127a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800127c:	4813      	ldr	r0, [pc, #76]	@ (80012cc <MX_TIM3_Init+0x94>)
 800127e:	f005 fb05 	bl	800688c <HAL_TIM_Base_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001288:	f7ff ff25 	bl	80010d6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001290:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001292:	f107 0310 	add.w	r3, r7, #16
 8001296:	4619      	mov	r1, r3
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <MX_TIM3_Init+0x94>)
 800129a:	f005 fd29 	bl	8006cf0 <HAL_TIM_ConfigClockSource>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80012a4:	f7ff ff17 	bl	80010d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012a8:	2320      	movs	r3, #32
 80012aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	4619      	mov	r1, r3
 80012b4:	4805      	ldr	r0, [pc, #20]	@ (80012cc <MX_TIM3_Init+0x94>)
 80012b6:	f005 ff41 	bl	800713c <HAL_TIMEx_MasterConfigSynchronization>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80012c0:	f7ff ff09 	bl	80010d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  // tady tady tady tady
  /* USER CODE END TIM3_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	3720      	adds	r7, #32
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	2000e764 	.word	0x2000e764
 80012d0:	40000400 	.word	0x40000400

080012d4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b088      	sub	sp, #32
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012da:	f107 0310 	add.w	r3, r7, #16
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80012f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001368 <MX_TIM5_Init+0x94>)
 80012f4:	4a1d      	ldr	r2, [pc, #116]	@ (800136c <MX_TIM5_Init+0x98>)
 80012f6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80012f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001368 <MX_TIM5_Init+0x94>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <MX_TIM5_Init+0x94>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001304:	4b18      	ldr	r3, [pc, #96]	@ (8001368 <MX_TIM5_Init+0x94>)
 8001306:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800130a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130c:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <MX_TIM5_Init+0x94>)
 800130e:	2200      	movs	r2, #0
 8001310:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001312:	4b15      	ldr	r3, [pc, #84]	@ (8001368 <MX_TIM5_Init+0x94>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001318:	4813      	ldr	r0, [pc, #76]	@ (8001368 <MX_TIM5_Init+0x94>)
 800131a:	f005 fab7 	bl	800688c <HAL_TIM_Base_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001324:	f7ff fed7 	bl	80010d6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800132c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800132e:	f107 0310 	add.w	r3, r7, #16
 8001332:	4619      	mov	r1, r3
 8001334:	480c      	ldr	r0, [pc, #48]	@ (8001368 <MX_TIM5_Init+0x94>)
 8001336:	f005 fcdb 	bl	8006cf0 <HAL_TIM_ConfigClockSource>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001340:	f7ff fec9 	bl	80010d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001344:	2300      	movs	r3, #0
 8001346:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	4619      	mov	r1, r3
 8001350:	4805      	ldr	r0, [pc, #20]	@ (8001368 <MX_TIM5_Init+0x94>)
 8001352:	f005 fef3 	bl	800713c <HAL_TIMEx_MasterConfigSynchronization>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800135c:	f7ff febb 	bl	80010d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001360:	bf00      	nop
 8001362:	3720      	adds	r7, #32
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	2000e7b0 	.word	0x2000e7b0
 800136c:	40000c00 	.word	0x40000c00

08001370 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001380:	4b15      	ldr	r3, [pc, #84]	@ (80013d8 <MX_TIM6_Init+0x68>)
 8001382:	4a16      	ldr	r2, [pc, #88]	@ (80013dc <MX_TIM6_Init+0x6c>)
 8001384:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10000;
 8001386:	4b14      	ldr	r3, [pc, #80]	@ (80013d8 <MX_TIM6_Init+0x68>)
 8001388:	f242 7210 	movw	r2, #10000	@ 0x2710
 800138c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138e:	4b12      	ldr	r3, [pc, #72]	@ (80013d8 <MX_TIM6_Init+0x68>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 12000;
 8001394:	4b10      	ldr	r3, [pc, #64]	@ (80013d8 <MX_TIM6_Init+0x68>)
 8001396:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800139a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800139c:	4b0e      	ldr	r3, [pc, #56]	@ (80013d8 <MX_TIM6_Init+0x68>)
 800139e:	2200      	movs	r2, #0
 80013a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80013a2:	480d      	ldr	r0, [pc, #52]	@ (80013d8 <MX_TIM6_Init+0x68>)
 80013a4:	f005 fa72 	bl	800688c <HAL_TIM_Base_Init>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80013ae:	f7ff fe92 	bl	80010d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4619      	mov	r1, r3
 80013be:	4806      	ldr	r0, [pc, #24]	@ (80013d8 <MX_TIM6_Init+0x68>)
 80013c0:	f005 febc 	bl	800713c <HAL_TIMEx_MasterConfigSynchronization>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80013ca:	f7ff fe84 	bl	80010d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80013ce:	bf00      	nop
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	2000e7fc 	.word	0x2000e7fc
 80013dc:	40001000 	.word	0x40001000

080013e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a23      	ldr	r2, [pc, #140]	@ (800147c <HAL_TIM_Base_MspInit+0x9c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d114      	bne.n	800141c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013f2:	4b23      	ldr	r3, [pc, #140]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 80013f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f6:	4a22      	ldr	r2, [pc, #136]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 80013f8:	f043 0302 	orr.w	r3, r3, #2
 80013fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013fe:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 8001400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	617b      	str	r3, [r7, #20]
 8001408:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2100      	movs	r1, #0
 800140e:	201d      	movs	r0, #29
 8001410:	f001 fef3 	bl	80031fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001414:	201d      	movs	r0, #29
 8001416:	f001 ff0c 	bl	8003232 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800141a:	e02a      	b.n	8001472 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a18      	ldr	r2, [pc, #96]	@ (8001484 <HAL_TIM_Base_MspInit+0xa4>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d10c      	bne.n	8001440 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001426:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 8001428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142a:	4a15      	ldr	r2, [pc, #84]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 800142c:	f043 0308 	orr.w	r3, r3, #8
 8001430:	6593      	str	r3, [r2, #88]	@ 0x58
 8001432:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 8001434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001436:	f003 0308 	and.w	r3, r3, #8
 800143a:	613b      	str	r3, [r7, #16]
 800143c:	693b      	ldr	r3, [r7, #16]
}
 800143e:	e018      	b.n	8001472 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a10      	ldr	r2, [pc, #64]	@ (8001488 <HAL_TIM_Base_MspInit+0xa8>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d113      	bne.n	8001472 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800144a:	4b0d      	ldr	r3, [pc, #52]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 800144c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144e:	4a0c      	ldr	r2, [pc, #48]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 8001450:	f043 0310 	orr.w	r3, r3, #16
 8001454:	6593      	str	r3, [r2, #88]	@ 0x58
 8001456:	4b0a      	ldr	r3, [pc, #40]	@ (8001480 <HAL_TIM_Base_MspInit+0xa0>)
 8001458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145a:	f003 0310 	and.w	r3, r3, #16
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2100      	movs	r1, #0
 8001466:	2036      	movs	r0, #54	@ 0x36
 8001468:	f001 fec7 	bl	80031fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800146c:	2036      	movs	r0, #54	@ 0x36
 800146e:	f001 fee0 	bl	8003232 <HAL_NVIC_EnableIRQ>
}
 8001472:	bf00      	nop
 8001474:	3718      	adds	r7, #24
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40000400 	.word	0x40000400
 8001480:	40021000 	.word	0x40021000
 8001484:	40000c00 	.word	0x40000c00
 8001488:	40001000 	.word	0x40001000

0800148c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001490:	4b22      	ldr	r3, [pc, #136]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 8001492:	4a23      	ldr	r2, [pc, #140]	@ (8001520 <MX_LPUART1_UART_Init+0x94>)
 8001494:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8001496:	4b21      	ldr	r3, [pc, #132]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 8001498:	4a22      	ldr	r2, [pc, #136]	@ (8001524 <MX_LPUART1_UART_Init+0x98>)
 800149a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 800149c:	4b1f      	ldr	r3, [pc, #124]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 800149e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80014a2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80014a4:	4b1d      	ldr	r3, [pc, #116]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80014aa:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80014b0:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014b2:	220c      	movs	r2, #12
 80014b4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b6:	4b19      	ldr	r3, [pc, #100]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014bc:	4b17      	ldr	r3, [pc, #92]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014be:	2200      	movs	r2, #0
 80014c0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014c2:	4b16      	ldr	r3, [pc, #88]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014c8:	4b14      	ldr	r3, [pc, #80]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80014ce:	4b13      	ldr	r3, [pc, #76]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80014d4:	4811      	ldr	r0, [pc, #68]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014d6:	f005 fed7 	bl	8007288 <HAL_UART_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80014e0:	f7ff fdf9 	bl	80010d6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014e4:	2100      	movs	r1, #0
 80014e6:	480d      	ldr	r0, [pc, #52]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014e8:	f006 fc6c 	bl	8007dc4 <HAL_UARTEx_SetTxFifoThreshold>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80014f2:	f7ff fdf0 	bl	80010d6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014f6:	2100      	movs	r1, #0
 80014f8:	4808      	ldr	r0, [pc, #32]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 80014fa:	f006 fca1 	bl	8007e40 <HAL_UARTEx_SetRxFifoThreshold>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001504:	f7ff fde7 	bl	80010d6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001508:	4804      	ldr	r0, [pc, #16]	@ (800151c <MX_LPUART1_UART_Init+0x90>)
 800150a:	f006 fc22 	bl	8007d52 <HAL_UARTEx_DisableFifoMode>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001514:	f7ff fddf 	bl	80010d6 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	2000e848 	.word	0x2000e848
 8001520:	40008000 	.word	0x40008000
 8001524:	00033324 	.word	0x00033324

08001528 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800152c:	4b22      	ldr	r3, [pc, #136]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 800152e:	4a23      	ldr	r2, [pc, #140]	@ (80015bc <MX_USART3_UART_Init+0x94>)
 8001530:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001532:	4b21      	ldr	r3, [pc, #132]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001534:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001538:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800153a:	4b1f      	ldr	r3, [pc, #124]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001540:	4b1d      	ldr	r3, [pc, #116]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001542:	2200      	movs	r2, #0
 8001544:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001546:	4b1c      	ldr	r3, [pc, #112]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800154c:	4b1a      	ldr	r3, [pc, #104]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 800154e:	220c      	movs	r2, #12
 8001550:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001552:	4b19      	ldr	r3, [pc, #100]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001554:	2200      	movs	r2, #0
 8001556:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001558:	4b17      	ldr	r3, [pc, #92]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800155e:	4b16      	ldr	r3, [pc, #88]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001560:	2200      	movs	r2, #0
 8001562:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001564:	4b14      	ldr	r3, [pc, #80]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001566:	2200      	movs	r2, #0
 8001568:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800156a:	4b13      	ldr	r3, [pc, #76]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 800156c:	2200      	movs	r2, #0
 800156e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001570:	4811      	ldr	r0, [pc, #68]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001572:	f005 fe89 	bl	8007288 <HAL_UART_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800157c:	f7ff fdab 	bl	80010d6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001580:	2100      	movs	r1, #0
 8001582:	480d      	ldr	r0, [pc, #52]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001584:	f006 fc1e 	bl	8007dc4 <HAL_UARTEx_SetTxFifoThreshold>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800158e:	f7ff fda2 	bl	80010d6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001592:	2100      	movs	r1, #0
 8001594:	4808      	ldr	r0, [pc, #32]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 8001596:	f006 fc53 	bl	8007e40 <HAL_UARTEx_SetRxFifoThreshold>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80015a0:	f7ff fd99 	bl	80010d6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80015a4:	4804      	ldr	r0, [pc, #16]	@ (80015b8 <MX_USART3_UART_Init+0x90>)
 80015a6:	f006 fbd4 	bl	8007d52 <HAL_UARTEx_DisableFifoMode>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80015b0:	f7ff fd91 	bl	80010d6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	2000e8dc 	.word	0x2000e8dc
 80015bc:	40004800 	.word	0x40004800

080015c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b0b0      	sub	sp, #192	@ 0xc0
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015d8:	f107 0318 	add.w	r3, r7, #24
 80015dc:	2294      	movs	r2, #148	@ 0x94
 80015de:	2100      	movs	r1, #0
 80015e0:	4618      	mov	r0, r3
 80015e2:	f00a fd6f 	bl	800c0c4 <memset>
  if(uartHandle->Instance==LPUART1)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a43      	ldr	r2, [pc, #268]	@ (80016f8 <HAL_UART_MspInit+0x138>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d13e      	bne.n	800166e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80015f0:	2320      	movs	r3, #32
 80015f2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80015f4:	2300      	movs	r3, #0
 80015f6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015f8:	f107 0318 	add.w	r3, r7, #24
 80015fc:	4618      	mov	r0, r3
 80015fe:	f004 fc2d 	bl	8005e5c <HAL_RCCEx_PeriphCLKConfig>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001608:	f7ff fd65 	bl	80010d6 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800160c:	4b3b      	ldr	r3, [pc, #236]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 800160e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001610:	4a3a      	ldr	r2, [pc, #232]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 8001612:	f043 0301 	orr.w	r3, r3, #1
 8001616:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001618:	4b38      	ldr	r3, [pc, #224]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 800161a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800161c:	f003 0301 	and.w	r3, r3, #1
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001624:	4b35      	ldr	r3, [pc, #212]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 8001626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001628:	4a34      	ldr	r2, [pc, #208]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 800162a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800162e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001630:	4b32      	ldr	r3, [pc, #200]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 8001632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001638:	613b      	str	r3, [r7, #16]
 800163a:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 800163c:	f003 fd26 	bl	800508c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8001640:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001644:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001648:	2302      	movs	r3, #2
 800164a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164e:	2300      	movs	r3, #0
 8001650:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001654:	2303      	movs	r3, #3
 8001656:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800165a:	2308      	movs	r3, #8
 800165c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001660:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001664:	4619      	mov	r1, r3
 8001666:	4826      	ldr	r0, [pc, #152]	@ (8001700 <HAL_UART_MspInit+0x140>)
 8001668:	f002 f8b8 	bl	80037dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800166c:	e040      	b.n	80016f0 <HAL_UART_MspInit+0x130>
  else if(uartHandle->Instance==USART3)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a24      	ldr	r2, [pc, #144]	@ (8001704 <HAL_UART_MspInit+0x144>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d13b      	bne.n	80016f0 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001678:	2304      	movs	r3, #4
 800167a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800167c:	2300      	movs	r3, #0
 800167e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001680:	f107 0318 	add.w	r3, r7, #24
 8001684:	4618      	mov	r0, r3
 8001686:	f004 fbe9 	bl	8005e5c <HAL_RCCEx_PeriphCLKConfig>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001690:	f7ff fd21 	bl	80010d6 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001694:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 8001696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001698:	4a18      	ldr	r2, [pc, #96]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 800169a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800169e:	6593      	str	r3, [r2, #88]	@ 0x58
 80016a0:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 80016a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 80016ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b0:	4a12      	ldr	r2, [pc, #72]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 80016b2:	f043 0308 	orr.w	r3, r3, #8
 80016b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b8:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <HAL_UART_MspInit+0x13c>)
 80016ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016bc:	f003 0308 	and.w	r3, r3, #8
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80016c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	2302      	movs	r3, #2
 80016ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d8:	2303      	movs	r3, #3
 80016da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016de:	2307      	movs	r3, #7
 80016e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80016e8:	4619      	mov	r1, r3
 80016ea:	4807      	ldr	r0, [pc, #28]	@ (8001708 <HAL_UART_MspInit+0x148>)
 80016ec:	f002 f876 	bl	80037dc <HAL_GPIO_Init>
}
 80016f0:	bf00      	nop
 80016f2:	37c0      	adds	r7, #192	@ 0xc0
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40008000 	.word	0x40008000
 80016fc:	40021000 	.word	0x40021000
 8001700:	48001800 	.word	0x48001800
 8001704:	40004800 	.word	0x40004800
 8001708:	48000c00 	.word	0x48000c00

0800170c <Reset_Handler>:
 800170c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001744 <LoopForever+0x2>
 8001710:	f7ff fd80 	bl	8001214 <SystemInit>
 8001714:	480c      	ldr	r0, [pc, #48]	@ (8001748 <LoopForever+0x6>)
 8001716:	490d      	ldr	r1, [pc, #52]	@ (800174c <LoopForever+0xa>)
 8001718:	4a0d      	ldr	r2, [pc, #52]	@ (8001750 <LoopForever+0xe>)
 800171a:	2300      	movs	r3, #0
 800171c:	e002      	b.n	8001724 <LoopCopyDataInit>

0800171e <CopyDataInit>:
 800171e:	58d4      	ldr	r4, [r2, r3]
 8001720:	50c4      	str	r4, [r0, r3]
 8001722:	3304      	adds	r3, #4

08001724 <LoopCopyDataInit>:
 8001724:	18c4      	adds	r4, r0, r3
 8001726:	428c      	cmp	r4, r1
 8001728:	d3f9      	bcc.n	800171e <CopyDataInit>
 800172a:	4a0a      	ldr	r2, [pc, #40]	@ (8001754 <LoopForever+0x12>)
 800172c:	4c0a      	ldr	r4, [pc, #40]	@ (8001758 <LoopForever+0x16>)
 800172e:	2300      	movs	r3, #0
 8001730:	e001      	b.n	8001736 <LoopFillZerobss>

08001732 <FillZerobss>:
 8001732:	6013      	str	r3, [r2, #0]
 8001734:	3204      	adds	r2, #4

08001736 <LoopFillZerobss>:
 8001736:	42a2      	cmp	r2, r4
 8001738:	d3fb      	bcc.n	8001732 <FillZerobss>
 800173a:	f00a fccb 	bl	800c0d4 <__libc_init_array>
 800173e:	f7ff fbdf 	bl	8000f00 <main>

08001742 <LoopForever>:
 8001742:	e7fe      	b.n	8001742 <LoopForever>
 8001744:	200a0000 	.word	0x200a0000
 8001748:	20000000 	.word	0x20000000
 800174c:	2000010c 	.word	0x2000010c
 8001750:	0800c218 	.word	0x0800c218
 8001754:	2000010c 	.word	0x2000010c
 8001758:	20010580 	.word	0x20010580

0800175c <CAN1_RX0_IRQHandler>:
 800175c:	e7fe      	b.n	800175c <CAN1_RX0_IRQHandler>

0800175e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001764:	2300      	movs	r3, #0
 8001766:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001768:	2003      	movs	r0, #3
 800176a:	f001 fd3b 	bl	80031e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800176e:	2000      	movs	r0, #0
 8001770:	f000 f80e 	bl	8001790 <HAL_InitTick>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d002      	beq.n	8001780 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	71fb      	strb	r3, [r7, #7]
 800177e:	e001      	b.n	8001784 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001780:	f7ff fcb0 	bl	80010e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001784:	79fb      	ldrb	r3, [r7, #7]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800179c:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <HAL_InitTick+0x6c>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d023      	beq.n	80017ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <HAL_InitTick+0x70>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <HAL_InitTick+0x6c>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f001 fd47 	bl	800324e <HAL_SYSTICK_Config>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d10f      	bne.n	80017e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b0f      	cmp	r3, #15
 80017ca:	d809      	bhi.n	80017e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017cc:	2200      	movs	r2, #0
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017d4:	f001 fd11 	bl	80031fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <HAL_InitTick+0x74>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	e007      	b.n	80017f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	73fb      	strb	r3, [r7, #15]
 80017e4:	e004      	b.n	80017f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	73fb      	strb	r3, [r7, #15]
 80017ea:	e001      	b.n	80017f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000008 	.word	0x20000008
 8001800:	20000000 	.word	0x20000000
 8001804:	20000004 	.word	0x20000004

08001808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800180c:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <HAL_IncTick+0x20>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b06      	ldr	r3, [pc, #24]	@ (800182c <HAL_IncTick+0x24>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4413      	add	r3, r2
 8001818:	4a04      	ldr	r2, [pc, #16]	@ (800182c <HAL_IncTick+0x24>)
 800181a:	6013      	str	r3, [r2, #0]
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	20000008 	.word	0x20000008
 800182c:	2000e970 	.word	0x2000e970

08001830 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return uwTick;
 8001834:	4b03      	ldr	r3, [pc, #12]	@ (8001844 <HAL_GetTick+0x14>)
 8001836:	681b      	ldr	r3, [r3, #0]
}
 8001838:	4618      	mov	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	2000e970 	.word	0x2000e970

08001848 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001850:	f7ff ffee 	bl	8001830 <HAL_GetTick>
 8001854:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001860:	d005      	beq.n	800186e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001862:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <HAL_Delay+0x44>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	461a      	mov	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	4413      	add	r3, r2
 800186c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800186e:	bf00      	nop
 8001870:	f7ff ffde 	bl	8001830 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	429a      	cmp	r2, r3
 800187e:	d8f7      	bhi.n	8001870 <HAL_Delay+0x28>
  {
  }
}
 8001880:	bf00      	nop
 8001882:	bf00      	nop
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000008 	.word	0x20000008

08001890 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	431a      	orrs	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	609a      	str	r2, [r3, #8]
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	609a      	str	r2, [r3, #8]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
 8001904:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	3360      	adds	r3, #96	@ 0x60
 800190a:	461a      	mov	r2, r3
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <LL_ADC_SetOffset+0x44>)
 800191a:	4013      	ands	r3, r2
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	430a      	orrs	r2, r1
 8001926:	4313      	orrs	r3, r2
 8001928:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001930:	bf00      	nop
 8001932:	371c      	adds	r7, #28
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	03fff000 	.word	0x03fff000

08001940 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3360      	adds	r3, #96	@ 0x60
 800194e:	461a      	mov	r2, r3
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001960:	4618      	mov	r0, r3
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800196c:	b480      	push	{r7}
 800196e:	b087      	sub	sp, #28
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	3360      	adds	r3, #96	@ 0x60
 800197c:	461a      	mov	r2, r3
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	431a      	orrs	r2, r3
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001996:	bf00      	nop
 8001998:	371c      	adds	r7, #28
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	695b      	ldr	r3, [r3, #20]
 80019b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	615a      	str	r2, [r3, #20]
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b087      	sub	sp, #28
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	60b9      	str	r1, [r7, #8]
 80019f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	3330      	adds	r3, #48	@ 0x30
 80019fe:	461a      	mov	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	0a1b      	lsrs	r3, r3, #8
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	f003 030c 	and.w	r3, r3, #12
 8001a0a:	4413      	add	r3, r2
 8001a0c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	f003 031f 	and.w	r3, r3, #31
 8001a18:	211f      	movs	r1, #31
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	401a      	ands	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	0e9b      	lsrs	r3, r3, #26
 8001a26:	f003 011f 	and.w	r1, r3, #31
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	f003 031f 	and.w	r3, r3, #31
 8001a30:	fa01 f303 	lsl.w	r3, r1, r3
 8001a34:	431a      	orrs	r2, r3
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a3a:	bf00      	nop
 8001a3c:	371c      	adds	r7, #28
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b083      	sub	sp, #12
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e000      	b.n	8001a60 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b087      	sub	sp, #28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	3314      	adds	r3, #20
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	0e5b      	lsrs	r3, r3, #25
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	4413      	add	r3, r2
 8001a8a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	0d1b      	lsrs	r3, r3, #20
 8001a94:	f003 031f 	and.w	r3, r3, #31
 8001a98:	2107      	movs	r1, #7
 8001a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	401a      	ands	r2, r3
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	0d1b      	lsrs	r3, r3, #20
 8001aa6:	f003 031f 	and.w	r3, r3, #31
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ab6:	bf00      	nop
 8001ab8:	371c      	adds	r7, #28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
	...

08001ac4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001adc:	43db      	mvns	r3, r3
 8001ade:	401a      	ands	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f003 0318 	and.w	r3, r3, #24
 8001ae6:	4908      	ldr	r1, [pc, #32]	@ (8001b08 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ae8:	40d9      	lsrs	r1, r3
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	400b      	ands	r3, r1
 8001aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001af2:	431a      	orrs	r2, r3
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001afa:	bf00      	nop
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	0007ffff 	.word	0x0007ffff

08001b0c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001b1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	6093      	str	r3, [r2, #8]
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b44:	d101      	bne.n	8001b4a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b46:	2301      	movs	r3, #1
 8001b48:	e000      	b.n	8001b4c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b6c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001b94:	d101      	bne.n	8001b9a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bbc:	f043 0201 	orr.w	r2, r3, #1
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001be0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001be4:	f043 0202 	orr.w	r2, r3, #2
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d101      	bne.n	8001c10 <LL_ADC_IsEnabled+0x18>
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e000      	b.n	8001c12 <LL_ADC_IsEnabled+0x1a>
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr

08001c1e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	b083      	sub	sp, #12
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d101      	bne.n	8001c36 <LL_ADC_IsDisableOngoing+0x18>
 8001c32:	2301      	movs	r3, #1
 8001c34:	e000      	b.n	8001c38 <LL_ADC_IsDisableOngoing+0x1a>
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c58:	f043 0204 	orr.w	r2, r3, #4
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f003 0304 	and.w	r3, r3, #4
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d101      	bne.n	8001c84 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c92:	b480      	push	{r7}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b08      	cmp	r3, #8
 8001ca4:	d101      	bne.n	8001caa <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e000      	b.n	8001cac <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e129      	b.n	8001f26 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d109      	bne.n	8001cf4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7fe fc79 	bl	80005d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff ff19 	bl	8001b30 <LL_ADC_IsDeepPowerDownEnabled>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d004      	beq.n	8001d0e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff feff 	bl	8001b0c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff ff34 	bl	8001b80 <LL_ADC_IsInternalRegulatorEnabled>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d115      	bne.n	8001d4a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff ff18 	bl	8001b58 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d28:	4b81      	ldr	r3, [pc, #516]	@ (8001f30 <HAL_ADC_Init+0x278>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	099b      	lsrs	r3, r3, #6
 8001d2e:	4a81      	ldr	r2, [pc, #516]	@ (8001f34 <HAL_ADC_Init+0x27c>)
 8001d30:	fba2 2303 	umull	r2, r3, r2, r3
 8001d34:	099b      	lsrs	r3, r3, #6
 8001d36:	3301      	adds	r3, #1
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d3c:	e002      	b.n	8001d44 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	3b01      	subs	r3, #1
 8001d42:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f9      	bne.n	8001d3e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff ff16 	bl	8001b80 <LL_ADC_IsInternalRegulatorEnabled>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10d      	bne.n	8001d76 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5e:	f043 0210 	orr.w	r2, r3, #16
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d6a:	f043 0201 	orr.w	r2, r3, #1
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff ff76 	bl	8001c6c <LL_ADC_REG_IsConversionOngoing>
 8001d80:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d86:	f003 0310 	and.w	r3, r3, #16
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 80c2 	bne.w	8001f14 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f040 80be 	bne.w	8001f14 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001da0:	f043 0202 	orr.w	r2, r3, #2
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ff23 	bl	8001bf8 <LL_ADC_IsEnabled>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d10b      	bne.n	8001dd0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001db8:	485f      	ldr	r0, [pc, #380]	@ (8001f38 <HAL_ADC_Init+0x280>)
 8001dba:	f7ff ff1d 	bl	8001bf8 <LL_ADC_IsEnabled>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d105      	bne.n	8001dd0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	4619      	mov	r1, r3
 8001dca:	485c      	ldr	r0, [pc, #368]	@ (8001f3c <HAL_ADC_Init+0x284>)
 8001dcc:	f7ff fd60 	bl	8001890 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	7e5b      	ldrb	r3, [r3, #25]
 8001dd4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dda:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001de0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001de6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001df0:	4313      	orrs	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d106      	bne.n	8001e0c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e02:	3b01      	subs	r3, #1
 8001e04:	045b      	lsls	r3, r3, #17
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d009      	beq.n	8001e28 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e18:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e20:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	4b44      	ldr	r3, [pc, #272]	@ (8001f40 <HAL_ADC_Init+0x288>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	69b9      	ldr	r1, [r7, #24]
 8001e38:	430b      	orrs	r3, r1
 8001e3a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff ff26 	bl	8001c92 <LL_ADC_INJ_IsConversionOngoing>
 8001e46:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d140      	bne.n	8001ed0 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d13d      	bne.n	8001ed0 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	7e1b      	ldrb	r3, [r3, #24]
 8001e5c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e5e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e66:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e76:	f023 0306 	bic.w	r3, r3, #6
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6812      	ldr	r2, [r2, #0]
 8001e7e:	69b9      	ldr	r1, [r7, #24]
 8001e80:	430b      	orrs	r3, r1
 8001e82:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d118      	bne.n	8001ec0 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e98:	f023 0304 	bic.w	r3, r3, #4
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ea4:	4311      	orrs	r1, r2
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001eaa:	4311      	orrs	r1, r2
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	431a      	orrs	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f042 0201 	orr.w	r2, r2, #1
 8001ebc:	611a      	str	r2, [r3, #16]
 8001ebe:	e007      	b.n	8001ed0 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	691a      	ldr	r2, [r3, #16]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 0201 	bic.w	r2, r2, #1
 8001ece:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d10c      	bne.n	8001ef2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	f023 010f 	bic.w	r1, r3, #15
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	1e5a      	subs	r2, r3, #1
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ef0:	e007      	b.n	8001f02 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 020f 	bic.w	r2, r2, #15
 8001f00:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f06:	f023 0303 	bic.w	r3, r3, #3
 8001f0a:	f043 0201 	orr.w	r2, r3, #1
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f12:	e007      	b.n	8001f24 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f18:	f043 0210 	orr.w	r2, r3, #16
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f24:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3720      	adds	r7, #32
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000000 	.word	0x20000000
 8001f34:	053e2d63 	.word	0x053e2d63
 8001f38:	50040000 	.word	0x50040000
 8001f3c:	50040300 	.word	0x50040300
 8001f40:	fff0c007 	.word	0xfff0c007

08001f44 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fe89 	bl	8001c6c <LL_ADC_REG_IsConversionOngoing>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d167      	bne.n	8002030 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d101      	bne.n	8001f6e <HAL_ADC_Start_DMA+0x2a>
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	e063      	b.n	8002036 <HAL_ADC_Start_DMA+0xf2>
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2201      	movs	r2, #1
 8001f72:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	f000 fe2c 	bl	8002bd4 <ADC_Enable>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001f80:	7dfb      	ldrb	r3, [r7, #23]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d14f      	bne.n	8002026 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f8e:	f023 0301 	bic.w	r3, r3, #1
 8001f92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d006      	beq.n	8001fb4 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001faa:	f023 0206 	bic.w	r2, r3, #6
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fb2:	e002      	b.n	8001fba <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fbe:	4a20      	ldr	r2, [pc, #128]	@ (8002040 <HAL_ADC_Start_DMA+0xfc>)
 8001fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fc6:	4a1f      	ldr	r2, [pc, #124]	@ (8002044 <HAL_ADC_Start_DMA+0x100>)
 8001fc8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fce:	4a1e      	ldr	r2, [pc, #120]	@ (8002048 <HAL_ADC_Start_DMA+0x104>)
 8001fd0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	221c      	movs	r2, #28
 8001fd8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f042 0210 	orr.w	r2, r2, #16
 8001ff0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68da      	ldr	r2, [r3, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f042 0201 	orr.w	r2, r2, #1
 8002000:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	3340      	adds	r3, #64	@ 0x40
 800200c:	4619      	mov	r1, r3
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f001 f9d1 	bl	80033b8 <HAL_DMA_Start_IT>
 8002016:	4603      	mov	r3, r0
 8002018:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff fe10 	bl	8001c44 <LL_ADC_REG_StartConversion>
 8002024:	e006      	b.n	8002034 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800202e:	e001      	b.n	8002034 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002030:	2302      	movs	r3, #2
 8002032:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002034:	7dfb      	ldrb	r3, [r7, #23]
}
 8002036:	4618      	mov	r0, r3
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	08002d9f 	.word	0x08002d9f
 8002044:	08002e77 	.word	0x08002e77
 8002048:	08002e93 	.word	0x08002e93

0800204c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d017      	beq.n	80020a2 <HAL_ADC_IRQHandler+0x56>
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d012      	beq.n	80020a2 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002080:	f003 0310 	and.w	r3, r3, #16
 8002084:	2b00      	cmp	r3, #0
 8002086:	d105      	bne.n	8002094 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 ffcb 	bl	8003030 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2202      	movs	r2, #2
 80020a0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d004      	beq.n	80020b6 <HAL_ADC_IRQHandler+0x6a>
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d109      	bne.n	80020ca <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d05e      	beq.n	800217e <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d059      	beq.n	800217e <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ce:	f003 0310 	and.w	r3, r3, #16
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d105      	bne.n	80020e2 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fc6e 	bl	80019c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d03e      	beq.n	8002170 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d135      	bne.n	8002170 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b08      	cmp	r3, #8
 8002110:	d12e      	bne.n	8002170 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff fda8 	bl	8001c6c <LL_ADC_REG_IsConversionOngoing>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d11a      	bne.n	8002158 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 020c 	bic.w	r2, r2, #12
 8002130:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002136:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002142:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d112      	bne.n	8002170 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214e:	f043 0201 	orr.w	r2, r3, #1
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	659a      	str	r2, [r3, #88]	@ 0x58
 8002156:	e00b      	b.n	8002170 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215c:	f043 0210 	orr.w	r2, r3, #16
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002168:	f043 0201 	orr.w	r2, r3, #1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7fe fdfd 	bl	8000d70 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	220c      	movs	r2, #12
 800217c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	f003 0320 	and.w	r3, r3, #32
 8002184:	2b00      	cmp	r3, #0
 8002186:	d004      	beq.n	8002192 <HAL_ADC_IRQHandler+0x146>
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	f003 0320 	and.w	r3, r3, #32
 800218e:	2b00      	cmp	r3, #0
 8002190:	d109      	bne.n	80021a6 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002198:	2b00      	cmp	r3, #0
 800219a:	d072      	beq.n	8002282 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d06d      	beq.n	8002282 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021aa:	f003 0310 	and.w	r3, r3, #16
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d105      	bne.n	80021be <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff fc3f 	bl	8001a46 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80021c8:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fbfa 	bl	80019c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80021d4:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d047      	beq.n	8002274 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d007      	beq.n	80021fe <HAL_ADC_IRQHandler+0x1b2>
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d03f      	beq.n	8002274 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d13a      	bne.n	8002274 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002208:	2b40      	cmp	r3, #64	@ 0x40
 800220a:	d133      	bne.n	8002274 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d12e      	bne.n	8002274 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff fd39 	bl	8001c92 <LL_ADC_INJ_IsConversionOngoing>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d11a      	bne.n	800225c <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002234:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800224a:	2b00      	cmp	r3, #0
 800224c:	d112      	bne.n	8002274 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002252:	f043 0201 	orr.w	r2, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	659a      	str	r2, [r3, #88]	@ 0x58
 800225a:	e00b      	b.n	8002274 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002260:	f043 0210 	orr.w	r2, r3, #16
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800226c:	f043 0201 	orr.w	r2, r3, #1
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f000 feb3 	bl	8002fe0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2260      	movs	r2, #96	@ 0x60
 8002280:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002288:	2b00      	cmp	r3, #0
 800228a:	d011      	beq.n	80022b0 <HAL_ADC_IRQHandler+0x264>
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00c      	beq.n	80022b0 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800229a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f886 	bl	80023b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2280      	movs	r2, #128	@ 0x80
 80022ae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d012      	beq.n	80022e0 <HAL_ADC_IRQHandler+0x294>
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00d      	beq.n	80022e0 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f000 fe99 	bl	8003008 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022de:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d012      	beq.n	8002310 <HAL_ADC_IRQHandler+0x2c4>
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00d      	beq.n	8002310 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 fe8b 	bl	800301c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800230e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	f003 0310 	and.w	r3, r3, #16
 8002316:	2b00      	cmp	r3, #0
 8002318:	d02a      	beq.n	8002370 <HAL_ADC_IRQHandler+0x324>
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	f003 0310 	and.w	r3, r3, #16
 8002320:	2b00      	cmp	r3, #0
 8002322:	d025      	beq.n	8002370 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002328:	2b00      	cmp	r3, #0
 800232a:	d102      	bne.n	8002332 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 800232c:	2301      	movs	r3, #1
 800232e:	61fb      	str	r3, [r7, #28]
 8002330:	e008      	b.n	8002344 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002340:	2301      	movs	r3, #1
 8002342:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d10e      	bne.n	8002368 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800235a:	f043 0202 	orr.w	r2, r3, #2
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f830 	bl	80023c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2210      	movs	r2, #16
 800236e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002376:	2b00      	cmp	r3, #0
 8002378:	d018      	beq.n	80023ac <HAL_ADC_IRQHandler+0x360>
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002380:	2b00      	cmp	r3, #0
 8002382:	d013      	beq.n	80023ac <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002388:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002394:	f043 0208 	orr.w	r2, r3, #8
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023a4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 fe24 	bl	8002ff4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80023ac:	bf00      	nop
 80023ae:	3720      	adds	r7, #32
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b0b6      	sub	sp, #216	@ 0xd8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80023ec:	2300      	movs	r3, #0
 80023ee:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d101      	bne.n	80023fe <HAL_ADC_ConfigChannel+0x22>
 80023fa:	2302      	movs	r3, #2
 80023fc:	e3d5      	b.n	8002baa <HAL_ADC_ConfigChannel+0x7ce>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2201      	movs	r2, #1
 8002402:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff fc2e 	bl	8001c6c <LL_ADC_REG_IsConversionOngoing>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	f040 83ba 	bne.w	8002b8c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	2b05      	cmp	r3, #5
 8002426:	d824      	bhi.n	8002472 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	3b02      	subs	r3, #2
 800242e:	2b03      	cmp	r3, #3
 8002430:	d81b      	bhi.n	800246a <HAL_ADC_ConfigChannel+0x8e>
 8002432:	a201      	add	r2, pc, #4	@ (adr r2, 8002438 <HAL_ADC_ConfigChannel+0x5c>)
 8002434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002438:	08002449 	.word	0x08002449
 800243c:	08002451 	.word	0x08002451
 8002440:	08002459 	.word	0x08002459
 8002444:	08002461 	.word	0x08002461
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002448:	230c      	movs	r3, #12
 800244a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800244e:	e010      	b.n	8002472 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002450:	2312      	movs	r3, #18
 8002452:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002456:	e00c      	b.n	8002472 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002458:	2318      	movs	r3, #24
 800245a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800245e:	e008      	b.n	8002472 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002460:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002464:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002468:	e003      	b.n	8002472 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800246a:	2306      	movs	r3, #6
 800246c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002470:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002480:	f7ff fab5 	bl	80019ee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fbef 	bl	8001c6c <LL_ADC_REG_IsConversionOngoing>
 800248e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff fbfb 	bl	8001c92 <LL_ADC_INJ_IsConversionOngoing>
 800249c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f040 81bf 	bne.w	8002828 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f040 81ba 	bne.w	8002828 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80024bc:	d10f      	bne.n	80024de <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2200      	movs	r2, #0
 80024c8:	4619      	mov	r1, r3
 80024ca:	f7ff facf 	bl	8001a6c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff fa63 	bl	80019a2 <LL_ADC_SetSamplingTimeCommonConfig>
 80024dc:	e00e      	b.n	80024fc <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6818      	ldr	r0, [r3, #0]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6819      	ldr	r1, [r3, #0]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	461a      	mov	r2, r3
 80024ec:	f7ff fabe 	bl	8001a6c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2100      	movs	r1, #0
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fa53 	bl	80019a2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	695a      	ldr	r2, [r3, #20]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	08db      	lsrs	r3, r3, #3
 8002508:	f003 0303 	and.w	r3, r3, #3
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	2b04      	cmp	r3, #4
 800251c:	d00a      	beq.n	8002534 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	6919      	ldr	r1, [r3, #16]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800252e:	f7ff f9e3 	bl	80018f8 <LL_ADC_SetOffset>
 8002532:	e179      	b.n	8002828 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2100      	movs	r1, #0
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff fa00 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002540:	4603      	mov	r3, r0
 8002542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10a      	bne.n	8002560 <HAL_ADC_ConfigChannel+0x184>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2100      	movs	r1, #0
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff f9f5 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002556:	4603      	mov	r3, r0
 8002558:	0e9b      	lsrs	r3, r3, #26
 800255a:	f003 021f 	and.w	r2, r3, #31
 800255e:	e01e      	b.n	800259e <HAL_ADC_ConfigChannel+0x1c2>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2100      	movs	r1, #0
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff f9ea 	bl	8001940 <LL_ADC_GetOffsetChannel>
 800256c:	4603      	mov	r3, r0
 800256e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002572:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002576:	fa93 f3a3 	rbit	r3, r3
 800257a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800257e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002582:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002586:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800258e:	2320      	movs	r3, #32
 8002590:	e004      	b.n	800259c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002592:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002596:	fab3 f383 	clz	r3, r3
 800259a:	b2db      	uxtb	r3, r3
 800259c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d105      	bne.n	80025b6 <HAL_ADC_ConfigChannel+0x1da>
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	0e9b      	lsrs	r3, r3, #26
 80025b0:	f003 031f 	and.w	r3, r3, #31
 80025b4:	e018      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x20c>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025c2:	fa93 f3a3 	rbit	r3, r3
 80025c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80025ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80025d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80025da:	2320      	movs	r3, #32
 80025dc:	e004      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80025de:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80025e2:	fab3 f383 	clz	r3, r3
 80025e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d106      	bne.n	80025fa <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2200      	movs	r2, #0
 80025f2:	2100      	movs	r1, #0
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff f9b9 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2101      	movs	r1, #1
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff f99d 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002606:	4603      	mov	r3, r0
 8002608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800260c:	2b00      	cmp	r3, #0
 800260e:	d10a      	bne.n	8002626 <HAL_ADC_ConfigChannel+0x24a>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2101      	movs	r1, #1
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff f992 	bl	8001940 <LL_ADC_GetOffsetChannel>
 800261c:	4603      	mov	r3, r0
 800261e:	0e9b      	lsrs	r3, r3, #26
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	e01e      	b.n	8002664 <HAL_ADC_ConfigChannel+0x288>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2101      	movs	r1, #1
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff f987 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002632:	4603      	mov	r3, r0
 8002634:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002638:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800263c:	fa93 f3a3 	rbit	r3, r3
 8002640:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002644:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002648:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800264c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002650:	2b00      	cmp	r3, #0
 8002652:	d101      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002654:	2320      	movs	r3, #32
 8002656:	e004      	b.n	8002662 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002658:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800265c:	fab3 f383 	clz	r3, r3
 8002660:	b2db      	uxtb	r3, r3
 8002662:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800266c:	2b00      	cmp	r3, #0
 800266e:	d105      	bne.n	800267c <HAL_ADC_ConfigChannel+0x2a0>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	0e9b      	lsrs	r3, r3, #26
 8002676:	f003 031f 	and.w	r3, r3, #31
 800267a:	e018      	b.n	80026ae <HAL_ADC_ConfigChannel+0x2d2>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002684:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002688:	fa93 f3a3 	rbit	r3, r3
 800268c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002690:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002694:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002698:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80026a0:	2320      	movs	r3, #32
 80026a2:	e004      	b.n	80026ae <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80026a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026a8:	fab3 f383 	clz	r3, r3
 80026ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d106      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2200      	movs	r2, #0
 80026b8:	2101      	movs	r1, #1
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff f956 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2102      	movs	r1, #2
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff f93a 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10a      	bne.n	80026ec <HAL_ADC_ConfigChannel+0x310>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2102      	movs	r1, #2
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff f92f 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80026e2:	4603      	mov	r3, r0
 80026e4:	0e9b      	lsrs	r3, r3, #26
 80026e6:	f003 021f 	and.w	r2, r3, #31
 80026ea:	e01e      	b.n	800272a <HAL_ADC_ConfigChannel+0x34e>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2102      	movs	r1, #2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff f924 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80026f8:	4603      	mov	r3, r0
 80026fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002702:	fa93 f3a3 	rbit	r3, r3
 8002706:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800270a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800270e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002712:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800271a:	2320      	movs	r3, #32
 800271c:	e004      	b.n	8002728 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800271e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002722:	fab3 f383 	clz	r3, r3
 8002726:	b2db      	uxtb	r3, r3
 8002728:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002732:	2b00      	cmp	r3, #0
 8002734:	d105      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x366>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	0e9b      	lsrs	r3, r3, #26
 800273c:	f003 031f 	and.w	r3, r3, #31
 8002740:	e014      	b.n	800276c <HAL_ADC_ConfigChannel+0x390>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002748:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800274a:	fa93 f3a3 	rbit	r3, r3
 800274e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002750:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002752:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002756:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800275e:	2320      	movs	r3, #32
 8002760:	e004      	b.n	800276c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002762:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002766:	fab3 f383 	clz	r3, r3
 800276a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800276c:	429a      	cmp	r2, r3
 800276e:	d106      	bne.n	800277e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2200      	movs	r2, #0
 8002776:	2102      	movs	r1, #2
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff f8f7 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2103      	movs	r1, #3
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff f8db 	bl	8001940 <LL_ADC_GetOffsetChannel>
 800278a:	4603      	mov	r3, r0
 800278c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10a      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x3ce>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2103      	movs	r1, #3
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff f8d0 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80027a0:	4603      	mov	r3, r0
 80027a2:	0e9b      	lsrs	r3, r3, #26
 80027a4:	f003 021f 	and.w	r2, r3, #31
 80027a8:	e017      	b.n	80027da <HAL_ADC_ConfigChannel+0x3fe>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2103      	movs	r1, #3
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff f8c5 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80027b6:	4603      	mov	r3, r0
 80027b8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027bc:	fa93 f3a3 	rbit	r3, r3
 80027c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80027c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027c4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80027c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80027cc:	2320      	movs	r3, #32
 80027ce:	e003      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80027d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027d2:	fab3 f383 	clz	r3, r3
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d105      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x416>
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	0e9b      	lsrs	r3, r3, #26
 80027ec:	f003 031f 	and.w	r3, r3, #31
 80027f0:	e011      	b.n	8002816 <HAL_ADC_ConfigChannel+0x43a>
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027fa:	fa93 f3a3 	rbit	r3, r3
 80027fe:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002800:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002802:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002804:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800280a:	2320      	movs	r3, #32
 800280c:	e003      	b.n	8002816 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800280e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002810:	fab3 f383 	clz	r3, r3
 8002814:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002816:	429a      	cmp	r2, r3
 8002818:	d106      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2200      	movs	r2, #0
 8002820:	2103      	movs	r1, #3
 8002822:	4618      	mov	r0, r3
 8002824:	f7ff f8a2 	bl	800196c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff f9e3 	bl	8001bf8 <LL_ADC_IsEnabled>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	f040 813f 	bne.w	8002ab8 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6818      	ldr	r0, [r3, #0]
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	6819      	ldr	r1, [r3, #0]
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	461a      	mov	r2, r3
 8002848:	f7ff f93c 	bl	8001ac4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	4a8e      	ldr	r2, [pc, #568]	@ (8002a8c <HAL_ADC_ConfigChannel+0x6b0>)
 8002852:	4293      	cmp	r3, r2
 8002854:	f040 8130 	bne.w	8002ab8 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10b      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x4a4>
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	0e9b      	lsrs	r3, r3, #26
 800286e:	3301      	adds	r3, #1
 8002870:	f003 031f 	and.w	r3, r3, #31
 8002874:	2b09      	cmp	r3, #9
 8002876:	bf94      	ite	ls
 8002878:	2301      	movls	r3, #1
 800287a:	2300      	movhi	r3, #0
 800287c:	b2db      	uxtb	r3, r3
 800287e:	e019      	b.n	80028b4 <HAL_ADC_ConfigChannel+0x4d8>
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002886:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002888:	fa93 f3a3 	rbit	r3, r3
 800288c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800288e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002890:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002892:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002898:	2320      	movs	r3, #32
 800289a:	e003      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800289c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800289e:	fab3 f383 	clz	r3, r3
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	3301      	adds	r3, #1
 80028a6:	f003 031f 	and.w	r3, r3, #31
 80028aa:	2b09      	cmp	r3, #9
 80028ac:	bf94      	ite	ls
 80028ae:	2301      	movls	r3, #1
 80028b0:	2300      	movhi	r3, #0
 80028b2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d079      	beq.n	80029ac <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d107      	bne.n	80028d4 <HAL_ADC_ConfigChannel+0x4f8>
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	0e9b      	lsrs	r3, r3, #26
 80028ca:	3301      	adds	r3, #1
 80028cc:	069b      	lsls	r3, r3, #26
 80028ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028d2:	e015      	b.n	8002900 <HAL_ADC_ConfigChannel+0x524>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028dc:	fa93 f3a3 	rbit	r3, r3
 80028e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80028e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028e4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80028e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d101      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80028ec:	2320      	movs	r3, #32
 80028ee:	e003      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80028f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028f2:	fab3 f383 	clz	r3, r3
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	3301      	adds	r3, #1
 80028fa:	069b      	lsls	r3, r3, #26
 80028fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002908:	2b00      	cmp	r3, #0
 800290a:	d109      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x544>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0e9b      	lsrs	r3, r3, #26
 8002912:	3301      	adds	r3, #1
 8002914:	f003 031f 	and.w	r3, r3, #31
 8002918:	2101      	movs	r1, #1
 800291a:	fa01 f303 	lsl.w	r3, r1, r3
 800291e:	e017      	b.n	8002950 <HAL_ADC_ConfigChannel+0x574>
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002928:	fa93 f3a3 	rbit	r3, r3
 800292c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800292e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002930:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002932:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002938:	2320      	movs	r3, #32
 800293a:	e003      	b.n	8002944 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800293c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800293e:	fab3 f383 	clz	r3, r3
 8002942:	b2db      	uxtb	r3, r3
 8002944:	3301      	adds	r3, #1
 8002946:	f003 031f 	and.w	r3, r3, #31
 800294a:	2101      	movs	r1, #1
 800294c:	fa01 f303 	lsl.w	r3, r1, r3
 8002950:	ea42 0103 	orr.w	r1, r2, r3
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10a      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x59a>
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	0e9b      	lsrs	r3, r3, #26
 8002966:	3301      	adds	r3, #1
 8002968:	f003 021f 	and.w	r2, r3, #31
 800296c:	4613      	mov	r3, r2
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	4413      	add	r3, r2
 8002972:	051b      	lsls	r3, r3, #20
 8002974:	e018      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x5cc>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800297e:	fa93 f3a3 	rbit	r3, r3
 8002982:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002986:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800298e:	2320      	movs	r3, #32
 8002990:	e003      	b.n	800299a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002994:	fab3 f383 	clz	r3, r3
 8002998:	b2db      	uxtb	r3, r3
 800299a:	3301      	adds	r3, #1
 800299c:	f003 021f 	and.w	r2, r3, #31
 80029a0:	4613      	mov	r3, r2
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	4413      	add	r3, r2
 80029a6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029a8:	430b      	orrs	r3, r1
 80029aa:	e080      	b.n	8002aae <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d107      	bne.n	80029c8 <HAL_ADC_ConfigChannel+0x5ec>
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	0e9b      	lsrs	r3, r3, #26
 80029be:	3301      	adds	r3, #1
 80029c0:	069b      	lsls	r3, r3, #26
 80029c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029c6:	e015      	b.n	80029f4 <HAL_ADC_ConfigChannel+0x618>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029d0:	fa93 f3a3 	rbit	r3, r3
 80029d4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80029d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80029da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80029e0:	2320      	movs	r3, #32
 80029e2:	e003      	b.n	80029ec <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80029e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029e6:	fab3 f383 	clz	r3, r3
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	3301      	adds	r3, #1
 80029ee:	069b      	lsls	r3, r3, #26
 80029f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d109      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x638>
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	0e9b      	lsrs	r3, r3, #26
 8002a06:	3301      	adds	r3, #1
 8002a08:	f003 031f 	and.w	r3, r3, #31
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a12:	e017      	b.n	8002a44 <HAL_ADC_ConfigChannel+0x668>
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	fa93 f3a3 	rbit	r3, r3
 8002a20:	61bb      	str	r3, [r7, #24]
  return result;
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002a26:	6a3b      	ldr	r3, [r7, #32]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d101      	bne.n	8002a30 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002a2c:	2320      	movs	r3, #32
 8002a2e:	e003      	b.n	8002a38 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	fab3 f383 	clz	r3, r3
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	3301      	adds	r3, #1
 8002a3a:	f003 031f 	and.w	r3, r3, #31
 8002a3e:	2101      	movs	r1, #1
 8002a40:	fa01 f303 	lsl.w	r3, r1, r3
 8002a44:	ea42 0103 	orr.w	r1, r2, r3
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d10d      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x694>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	0e9b      	lsrs	r3, r3, #26
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	f003 021f 	and.w	r2, r3, #31
 8002a60:	4613      	mov	r3, r2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	4413      	add	r3, r2
 8002a66:	3b1e      	subs	r3, #30
 8002a68:	051b      	lsls	r3, r3, #20
 8002a6a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a6e:	e01d      	b.n	8002aac <HAL_ADC_ConfigChannel+0x6d0>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	fa93 f3a3 	rbit	r3, r3
 8002a7c:	60fb      	str	r3, [r7, #12]
  return result;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d103      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002a88:	2320      	movs	r3, #32
 8002a8a:	e005      	b.n	8002a98 <HAL_ADC_ConfigChannel+0x6bc>
 8002a8c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	fab3 f383 	clz	r3, r3
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f003 021f 	and.w	r2, r3, #31
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3b1e      	subs	r3, #30
 8002aa6:	051b      	lsls	r3, r3, #20
 8002aa8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002aac:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	f7fe ffda 	bl	8001a6c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	4b3d      	ldr	r3, [pc, #244]	@ (8002bb4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d06c      	beq.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ac4:	483c      	ldr	r0, [pc, #240]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ac6:	f7fe ff09 	bl	80018dc <LL_ADC_GetCommonPathInternalCh>
 8002aca:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a3a      	ldr	r2, [pc, #232]	@ (8002bbc <HAL_ADC_ConfigChannel+0x7e0>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d127      	bne.n	8002b28 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ad8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002adc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d121      	bne.n	8002b28 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a35      	ldr	r2, [pc, #212]	@ (8002bc0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d157      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002af2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002af6:	4619      	mov	r1, r3
 8002af8:	482f      	ldr	r0, [pc, #188]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002afa:	f7fe fedc 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002afe:	4b31      	ldr	r3, [pc, #196]	@ (8002bc4 <HAL_ADC_ConfigChannel+0x7e8>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	099b      	lsrs	r3, r3, #6
 8002b04:	4a30      	ldr	r2, [pc, #192]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x7ec>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	099b      	lsrs	r3, r3, #6
 8002b0c:	1c5a      	adds	r2, r3, #1
 8002b0e:	4613      	mov	r3, r2
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	4413      	add	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002b18:	e002      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1f9      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b26:	e03a      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a27      	ldr	r2, [pc, #156]	@ (8002bcc <HAL_ADC_ConfigChannel+0x7f0>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d113      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10d      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d12a      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b50:	4619      	mov	r1, r3
 8002b52:	4819      	ldr	r0, [pc, #100]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002b54:	f7fe feaf 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b58:	e021      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x7f4>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d11c      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d116      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a12      	ldr	r2, [pc, #72]	@ (8002bc0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d111      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b82:	4619      	mov	r1, r3
 8002b84:	480c      	ldr	r0, [pc, #48]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002b86:	f7fe fe96 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
 8002b8a:	e008      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b90:	f043 0220 	orr.w	r2, r3, #32
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002ba6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	37d8      	adds	r7, #216	@ 0xd8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	80080000 	.word	0x80080000
 8002bb8:	50040300 	.word	0x50040300
 8002bbc:	c7520000 	.word	0xc7520000
 8002bc0:	50040000 	.word	0x50040000
 8002bc4:	20000000 	.word	0x20000000
 8002bc8:	053e2d63 	.word	0x053e2d63
 8002bcc:	cb840000 	.word	0xcb840000
 8002bd0:	80000001 	.word	0x80000001

08002bd4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff f807 	bl	8001bf8 <LL_ADC_IsEnabled>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d169      	bne.n	8002cc4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	4b36      	ldr	r3, [pc, #216]	@ (8002cd0 <ADC_Enable+0xfc>)
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00d      	beq.n	8002c1a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c02:	f043 0210 	orr.w	r2, r3, #16
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c0e:	f043 0201 	orr.w	r2, r3, #1
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e055      	b.n	8002cc6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fe ffc2 	bl	8001ba8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c24:	482b      	ldr	r0, [pc, #172]	@ (8002cd4 <ADC_Enable+0x100>)
 8002c26:	f7fe fe59 	bl	80018dc <LL_ADC_GetCommonPathInternalCh>
 8002c2a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002c2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d013      	beq.n	8002c5c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c34:	4b28      	ldr	r3, [pc, #160]	@ (8002cd8 <ADC_Enable+0x104>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	099b      	lsrs	r3, r3, #6
 8002c3a:	4a28      	ldr	r2, [pc, #160]	@ (8002cdc <ADC_Enable+0x108>)
 8002c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c40:	099b      	lsrs	r3, r3, #6
 8002c42:	1c5a      	adds	r2, r3, #1
 8002c44:	4613      	mov	r3, r2
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	4413      	add	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002c4e:	e002      	b.n	8002c56 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1f9      	bne.n	8002c50 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002c5c:	f7fe fde8 	bl	8001830 <HAL_GetTick>
 8002c60:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c62:	e028      	b.n	8002cb6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe ffc5 	bl	8001bf8 <LL_ADC_IsEnabled>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d104      	bne.n	8002c7e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7fe ff95 	bl	8001ba8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c7e:	f7fe fdd7 	bl	8001830 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d914      	bls.n	8002cb6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d00d      	beq.n	8002cb6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9e:	f043 0210 	orr.w	r2, r3, #16
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002caa:	f043 0201 	orr.w	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e007      	b.n	8002cc6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d1cf      	bne.n	8002c64 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	8000003f 	.word	0x8000003f
 8002cd4:	50040300 	.word	0x50040300
 8002cd8:	20000000 	.word	0x20000000
 8002cdc:	053e2d63 	.word	0x053e2d63

08002ce0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7fe ff96 	bl	8001c1e <LL_ADC_IsDisableOngoing>
 8002cf2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fe ff7d 	bl	8001bf8 <LL_ADC_IsEnabled>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d047      	beq.n	8002d94 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d144      	bne.n	8002d94 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 030d 	and.w	r3, r3, #13
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d10c      	bne.n	8002d32 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe ff57 	bl	8001bd0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2203      	movs	r2, #3
 8002d28:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d2a:	f7fe fd81 	bl	8001830 <HAL_GetTick>
 8002d2e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d30:	e029      	b.n	8002d86 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d36:	f043 0210 	orr.w	r2, r3, #16
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d42:	f043 0201 	orr.w	r2, r3, #1
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e023      	b.n	8002d96 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d4e:	f7fe fd6f 	bl	8001830 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d914      	bls.n	8002d86 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00d      	beq.n	8002d86 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6e:	f043 0210 	orr.w	r2, r3, #16
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d7a:	f043 0201 	orr.w	r2, r3, #1
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e007      	b.n	8002d96 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1dc      	bne.n	8002d4e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b084      	sub	sp, #16
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002daa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d14b      	bne.n	8002e50 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dbc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d021      	beq.n	8002e16 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe fdf6 	bl	80019c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d032      	beq.n	8002e48 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d12b      	bne.n	8002e48 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d11f      	bne.n	8002e48 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0c:	f043 0201 	orr.w	r2, r3, #1
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e14:	e018      	b.n	8002e48 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d111      	bne.n	8002e48 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d105      	bne.n	8002e48 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e40:	f043 0201 	orr.w	r2, r3, #1
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f7fd ff91 	bl	8000d70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e4e:	e00e      	b.n	8002e6e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e54:	f003 0310 	and.w	r3, r3, #16
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d003      	beq.n	8002e64 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f7ff fab3 	bl	80023c8 <HAL_ADC_ErrorCallback>
}
 8002e62:	e004      	b.n	8002e6e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	4798      	blx	r3
}
 8002e6e:	bf00      	nop
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b084      	sub	sp, #16
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e82:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f7fe f831 	bl	8000eec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	f043 0204 	orr.w	r2, r3, #4
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f7ff fa85 	bl	80023c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <LL_ADC_StartCalibration>:
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b083      	sub	sp, #12
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
 8002ece:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002ed8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	609a      	str	r2, [r3, #8]
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <LL_ADC_IsCalibrationOnGoing>:
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002f08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f0c:	d101      	bne.n	8002f12 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e000      	b.n	8002f14 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_ADCEx_Calibration_Start+0x1c>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e04d      	b.n	8002fd8 <HAL_ADCEx_Calibration_Start+0xb8>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7ff fecb 	bl	8002ce0 <ADC_Disable>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002f4e:	7bfb      	ldrb	r3, [r7, #15]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d136      	bne.n	8002fc2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f58:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f5c:	f023 0302 	bic.w	r3, r3, #2
 8002f60:	f043 0202 	orr.w	r2, r3, #2
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6839      	ldr	r1, [r7, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7ff ffa9 	bl	8002ec6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002f74:	e014      	b.n	8002fa0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002f82:	d30d      	bcc.n	8002fa0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f88:	f023 0312 	bic.w	r3, r3, #18
 8002f8c:	f043 0210 	orr.w	r2, r3, #16
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e01b      	b.n	8002fd8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff ffa7 	bl	8002ef8 <LL_ADC_IsCalibrationOnGoing>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1e2      	bne.n	8002f76 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb4:	f023 0303 	bic.w	r3, r3, #3
 8002fb8:	f043 0201 	orr.w	r2, r3, #1
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	659a      	str	r2, [r3, #88]	@ 0x58
 8002fc0:	e005      	b.n	8002fce <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc6:	f043 0210 	orr.w	r2, r3, #16
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003054:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003060:	4013      	ands	r3, r2
 8003062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800306c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003076:	4a04      	ldr	r2, [pc, #16]	@ (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	60d3      	str	r3, [r2, #12]
}
 800307c:	bf00      	nop
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003090:	4b04      	ldr	r3, [pc, #16]	@ (80030a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	0a1b      	lsrs	r3, r3, #8
 8003096:	f003 0307 	and.w	r3, r3, #7
}
 800309a:	4618      	mov	r0, r3
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	e000ed00 	.word	0xe000ed00

080030a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	db0b      	blt.n	80030d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	f003 021f 	and.w	r2, r3, #31
 80030c0:	4907      	ldr	r1, [pc, #28]	@ (80030e0 <__NVIC_EnableIRQ+0x38>)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	2001      	movs	r0, #1
 80030ca:	fa00 f202 	lsl.w	r2, r0, r2
 80030ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	e000e100 	.word	0xe000e100

080030e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	6039      	str	r1, [r7, #0]
 80030ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	db0a      	blt.n	800310e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	490c      	ldr	r1, [pc, #48]	@ (8003130 <__NVIC_SetPriority+0x4c>)
 80030fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003102:	0112      	lsls	r2, r2, #4
 8003104:	b2d2      	uxtb	r2, r2
 8003106:	440b      	add	r3, r1
 8003108:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800310c:	e00a      	b.n	8003124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	b2da      	uxtb	r2, r3
 8003112:	4908      	ldr	r1, [pc, #32]	@ (8003134 <__NVIC_SetPriority+0x50>)
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	3b04      	subs	r3, #4
 800311c:	0112      	lsls	r2, r2, #4
 800311e:	b2d2      	uxtb	r2, r2
 8003120:	440b      	add	r3, r1
 8003122:	761a      	strb	r2, [r3, #24]
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	e000e100 	.word	0xe000e100
 8003134:	e000ed00 	.word	0xe000ed00

08003138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003138:	b480      	push	{r7}
 800313a:	b089      	sub	sp, #36	@ 0x24
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f1c3 0307 	rsb	r3, r3, #7
 8003152:	2b04      	cmp	r3, #4
 8003154:	bf28      	it	cs
 8003156:	2304      	movcs	r3, #4
 8003158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	3304      	adds	r3, #4
 800315e:	2b06      	cmp	r3, #6
 8003160:	d902      	bls.n	8003168 <NVIC_EncodePriority+0x30>
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	3b03      	subs	r3, #3
 8003166:	e000      	b.n	800316a <NVIC_EncodePriority+0x32>
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800316c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43da      	mvns	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	401a      	ands	r2, r3
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003180:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	fa01 f303 	lsl.w	r3, r1, r3
 800318a:	43d9      	mvns	r1, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003190:	4313      	orrs	r3, r2
         );
}
 8003192:	4618      	mov	r0, r3
 8003194:	3724      	adds	r7, #36	@ 0x24
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
	...

080031a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031b0:	d301      	bcc.n	80031b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031b2:	2301      	movs	r3, #1
 80031b4:	e00f      	b.n	80031d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031b6:	4a0a      	ldr	r2, [pc, #40]	@ (80031e0 <SysTick_Config+0x40>)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031be:	210f      	movs	r1, #15
 80031c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031c4:	f7ff ff8e 	bl	80030e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031c8:	4b05      	ldr	r3, [pc, #20]	@ (80031e0 <SysTick_Config+0x40>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031ce:	4b04      	ldr	r3, [pc, #16]	@ (80031e0 <SysTick_Config+0x40>)
 80031d0:	2207      	movs	r2, #7
 80031d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	e000e010 	.word	0xe000e010

080031e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7ff ff29 	bl	8003044 <__NVIC_SetPriorityGrouping>
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b086      	sub	sp, #24
 80031fe:	af00      	add	r7, sp, #0
 8003200:	4603      	mov	r3, r0
 8003202:	60b9      	str	r1, [r7, #8]
 8003204:	607a      	str	r2, [r7, #4]
 8003206:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800320c:	f7ff ff3e 	bl	800308c <__NVIC_GetPriorityGrouping>
 8003210:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	68b9      	ldr	r1, [r7, #8]
 8003216:	6978      	ldr	r0, [r7, #20]
 8003218:	f7ff ff8e 	bl	8003138 <NVIC_EncodePriority>
 800321c:	4602      	mov	r2, r0
 800321e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003222:	4611      	mov	r1, r2
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff ff5d 	bl	80030e4 <__NVIC_SetPriority>
}
 800322a:	bf00      	nop
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b082      	sub	sp, #8
 8003236:	af00      	add	r7, sp, #0
 8003238:	4603      	mov	r3, r0
 800323a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800323c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003240:	4618      	mov	r0, r3
 8003242:	f7ff ff31 	bl	80030a8 <__NVIC_EnableIRQ>
}
 8003246:	bf00      	nop
 8003248:	3708      	adds	r7, #8
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800324e:	b580      	push	{r7, lr}
 8003250:	b082      	sub	sp, #8
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f7ff ffa2 	bl	80031a0 <SysTick_Config>
 800325c:	4603      	mov	r3, r0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
	...

08003268 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e08d      	b.n	8003396 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	461a      	mov	r2, r3
 8003280:	4b47      	ldr	r3, [pc, #284]	@ (80033a0 <HAL_DMA_Init+0x138>)
 8003282:	429a      	cmp	r2, r3
 8003284:	d80f      	bhi.n	80032a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	461a      	mov	r2, r3
 800328c:	4b45      	ldr	r3, [pc, #276]	@ (80033a4 <HAL_DMA_Init+0x13c>)
 800328e:	4413      	add	r3, r2
 8003290:	4a45      	ldr	r2, [pc, #276]	@ (80033a8 <HAL_DMA_Init+0x140>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	091b      	lsrs	r3, r3, #4
 8003298:	009a      	lsls	r2, r3, #2
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a42      	ldr	r2, [pc, #264]	@ (80033ac <HAL_DMA_Init+0x144>)
 80032a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80032a4:	e00e      	b.n	80032c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	461a      	mov	r2, r3
 80032ac:	4b40      	ldr	r3, [pc, #256]	@ (80033b0 <HAL_DMA_Init+0x148>)
 80032ae:	4413      	add	r3, r2
 80032b0:	4a3d      	ldr	r2, [pc, #244]	@ (80033a8 <HAL_DMA_Init+0x140>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	091b      	lsrs	r3, r3, #4
 80032b8:	009a      	lsls	r2, r3, #2
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a3c      	ldr	r2, [pc, #240]	@ (80033b4 <HAL_DMA_Init+0x14c>)
 80032c2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2202      	movs	r2, #2
 80032c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80032da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80032e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003300:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f9fe 	bl	8003718 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003324:	d102      	bne.n	800332c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003334:	b2d2      	uxtb	r2, r2
 8003336:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003340:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d010      	beq.n	800336c <HAL_DMA_Init+0x104>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b04      	cmp	r3, #4
 8003350:	d80c      	bhi.n	800336c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 fa1e 	bl	8003794 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003368:	605a      	str	r2, [r3, #4]
 800336a:	e008      	b.n	800337e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40020407 	.word	0x40020407
 80033a4:	bffdfff8 	.word	0xbffdfff8
 80033a8:	cccccccd 	.word	0xcccccccd
 80033ac:	40020000 	.word	0x40020000
 80033b0:	bffdfbf8 	.word	0xbffdfbf8
 80033b4:	40020400 	.word	0x40020400

080033b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	607a      	str	r2, [r7, #4]
 80033c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033c6:	2300      	movs	r3, #0
 80033c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <HAL_DMA_Start_IT+0x20>
 80033d4:	2302      	movs	r3, #2
 80033d6:	e066      	b.n	80034a6 <HAL_DMA_Start_IT+0xee>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d155      	bne.n	8003498 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2202      	movs	r2, #2
 80033f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 0201 	bic.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	68b9      	ldr	r1, [r7, #8]
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	f000 f943 	bl	800369c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	2b00      	cmp	r3, #0
 800341c:	d008      	beq.n	8003430 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f042 020e 	orr.w	r2, r2, #14
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	e00f      	b.n	8003450 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0204 	bic.w	r2, r2, #4
 800343e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f042 020a 	orr.w	r2, r2, #10
 800344e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d007      	beq.n	800346e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003468:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800346c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003472:	2b00      	cmp	r3, #0
 8003474:	d007      	beq.n	8003486 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003480:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003484:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f042 0201 	orr.w	r2, r2, #1
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	e005      	b.n	80034a4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80034a0:	2302      	movs	r3, #2
 80034a2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80034a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b084      	sub	sp, #16
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ca:	f003 031c 	and.w	r3, r3, #28
 80034ce:	2204      	movs	r2, #4
 80034d0:	409a      	lsls	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d026      	beq.n	8003528 <HAL_DMA_IRQHandler+0x7a>
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d021      	beq.n	8003528 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0320 	and.w	r3, r3, #32
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d107      	bne.n	8003502 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0204 	bic.w	r2, r2, #4
 8003500:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003506:	f003 021c 	and.w	r2, r3, #28
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	2104      	movs	r1, #4
 8003510:	fa01 f202 	lsl.w	r2, r1, r2
 8003514:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351a:	2b00      	cmp	r3, #0
 800351c:	d071      	beq.n	8003602 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003526:	e06c      	b.n	8003602 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352c:	f003 031c 	and.w	r3, r3, #28
 8003530:	2202      	movs	r2, #2
 8003532:	409a      	lsls	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4013      	ands	r3, r2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d02e      	beq.n	800359a <HAL_DMA_IRQHandler+0xec>
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d029      	beq.n	800359a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0320 	and.w	r3, r3, #32
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10b      	bne.n	800356c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 020a 	bic.w	r2, r2, #10
 8003562:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003570:	f003 021c 	and.w	r2, r3, #28
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003578:	2102      	movs	r1, #2
 800357a:	fa01 f202 	lsl.w	r2, r1, r2
 800357e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	2b00      	cmp	r3, #0
 800358e:	d038      	beq.n	8003602 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003598:	e033      	b.n	8003602 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359e:	f003 031c 	and.w	r3, r3, #28
 80035a2:	2208      	movs	r2, #8
 80035a4:	409a      	lsls	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	4013      	ands	r3, r2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d02a      	beq.n	8003604 <HAL_DMA_IRQHandler+0x156>
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	f003 0308 	and.w	r3, r3, #8
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d025      	beq.n	8003604 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 020e 	bic.w	r2, r2, #14
 80035c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035cc:	f003 021c 	and.w	r2, r3, #28
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d4:	2101      	movs	r1, #1
 80035d6:	fa01 f202 	lsl.w	r2, r1, r2
 80035da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d004      	beq.n	8003604 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003602:	bf00      	nop
 8003604:	bf00      	nop
}
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	460b      	mov	r3, r1
 8003616:	607a      	str	r2, [r7, #4]
 8003618:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800361a:	2300      	movs	r3, #0
 800361c:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003624:	2b01      	cmp	r3, #1
 8003626:	d101      	bne.n	800362c <HAL_DMA_RegisterCallback+0x20>
 8003628:	2302      	movs	r3, #2
 800362a:	e031      	b.n	8003690 <HAL_DMA_RegisterCallback+0x84>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b01      	cmp	r3, #1
 800363e:	d120      	bne.n	8003682 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8003640:	7afb      	ldrb	r3, [r7, #11]
 8003642:	2b03      	cmp	r3, #3
 8003644:	d81a      	bhi.n	800367c <HAL_DMA_RegisterCallback+0x70>
 8003646:	a201      	add	r2, pc, #4	@ (adr r2, 800364c <HAL_DMA_RegisterCallback+0x40>)
 8003648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800364c:	0800365d 	.word	0x0800365d
 8003650:	08003665 	.word	0x08003665
 8003654:	0800366d 	.word	0x0800366d
 8003658:	08003675 	.word	0x08003675
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8003662:	e010      	b.n	8003686 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 800366a:	e00c      	b.n	8003686 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8003672:	e008      	b.n	8003686 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 800367a:	e004      	b.n	8003686 <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	75fb      	strb	r3, [r7, #23]
        break;
 8003680:	e001      	b.n	8003686 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800368e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003690:	4618      	mov	r0, r3
 8003692:	371c      	adds	r7, #28
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
 80036a8:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036b2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d004      	beq.n	80036c6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80036c4:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ca:	f003 021c 	and.w	r2, r3, #28
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d2:	2101      	movs	r1, #1
 80036d4:	fa01 f202 	lsl.w	r2, r1, r2
 80036d8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	2b10      	cmp	r3, #16
 80036e8:	d108      	bne.n	80036fc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036fa:	e007      	b.n	800370c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68ba      	ldr	r2, [r7, #8]
 8003702:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	60da      	str	r2, [r3, #12]
}
 800370c:	bf00      	nop
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	461a      	mov	r2, r3
 8003726:	4b17      	ldr	r3, [pc, #92]	@ (8003784 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003728:	429a      	cmp	r2, r3
 800372a:	d80a      	bhi.n	8003742 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003730:	089b      	lsrs	r3, r3, #2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003738:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6493      	str	r3, [r2, #72]	@ 0x48
 8003740:	e007      	b.n	8003752 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003746:	089b      	lsrs	r3, r3, #2
 8003748:	009a      	lsls	r2, r3, #2
 800374a:	4b0f      	ldr	r3, [pc, #60]	@ (8003788 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800374c:	4413      	add	r3, r2
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	b2db      	uxtb	r3, r3
 8003758:	3b08      	subs	r3, #8
 800375a:	4a0c      	ldr	r2, [pc, #48]	@ (800378c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800375c:	fba2 2303 	umull	r2, r3, r2, r3
 8003760:	091b      	lsrs	r3, r3, #4
 8003762:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a0a      	ldr	r2, [pc, #40]	@ (8003790 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003768:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f003 031f 	and.w	r3, r3, #31
 8003770:	2201      	movs	r2, #1
 8003772:	409a      	lsls	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003778:	bf00      	nop
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	40020407 	.word	0x40020407
 8003788:	4002081c 	.word	0x4002081c
 800378c:	cccccccd 	.word	0xcccccccd
 8003790:	40020880 	.word	0x40020880

08003794 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	4b0b      	ldr	r3, [pc, #44]	@ (80037d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80037a8:	4413      	add	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	461a      	mov	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a08      	ldr	r2, [pc, #32]	@ (80037d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80037b6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	f003 0303 	and.w	r3, r3, #3
 80037c0:	2201      	movs	r2, #1
 80037c2:	409a      	lsls	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80037c8:	bf00      	nop
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	1000823f 	.word	0x1000823f
 80037d8:	40020940 	.word	0x40020940

080037dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037dc:	b480      	push	{r7}
 80037de:	b087      	sub	sp, #28
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037e6:	2300      	movs	r3, #0
 80037e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037ea:	e166      	b.n	8003aba <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	2101      	movs	r1, #1
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	fa01 f303 	lsl.w	r3, r1, r3
 80037f8:	4013      	ands	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	f000 8158 	beq.w	8003ab4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f003 0303 	and.w	r3, r3, #3
 800380c:	2b01      	cmp	r3, #1
 800380e:	d005      	beq.n	800381c <HAL_GPIO_Init+0x40>
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f003 0303 	and.w	r3, r3, #3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d130      	bne.n	800387e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	2203      	movs	r2, #3
 8003828:	fa02 f303 	lsl.w	r3, r2, r3
 800382c:	43db      	mvns	r3, r3
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	4013      	ands	r3, r2
 8003832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	4313      	orrs	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003852:	2201      	movs	r2, #1
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	43db      	mvns	r3, r3
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	4013      	ands	r3, r2
 8003860:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	091b      	lsrs	r3, r3, #4
 8003868:	f003 0201 	and.w	r2, r3, #1
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	4313      	orrs	r3, r2
 8003876:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	2b03      	cmp	r3, #3
 8003888:	d017      	beq.n	80038ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	2203      	movs	r2, #3
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43db      	mvns	r3, r3
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4013      	ands	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	689a      	ldr	r2, [r3, #8]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d123      	bne.n	800390e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	08da      	lsrs	r2, r3, #3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	3208      	adds	r2, #8
 80038ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	f003 0307 	and.w	r3, r3, #7
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	220f      	movs	r2, #15
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43db      	mvns	r3, r3
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	4013      	ands	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	691a      	ldr	r2, [r3, #16]
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	f003 0307 	and.w	r3, r3, #7
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	fa02 f303 	lsl.w	r3, r2, r3
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	08da      	lsrs	r2, r3, #3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3208      	adds	r2, #8
 8003908:	6939      	ldr	r1, [r7, #16]
 800390a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	2203      	movs	r2, #3
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	43db      	mvns	r3, r3
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4013      	ands	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f003 0203 	and.w	r2, r3, #3
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	005b      	lsls	r3, r3, #1
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	4313      	orrs	r3, r2
 800393a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 80b2 	beq.w	8003ab4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003950:	4b61      	ldr	r3, [pc, #388]	@ (8003ad8 <HAL_GPIO_Init+0x2fc>)
 8003952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003954:	4a60      	ldr	r2, [pc, #384]	@ (8003ad8 <HAL_GPIO_Init+0x2fc>)
 8003956:	f043 0301 	orr.w	r3, r3, #1
 800395a:	6613      	str	r3, [r2, #96]	@ 0x60
 800395c:	4b5e      	ldr	r3, [pc, #376]	@ (8003ad8 <HAL_GPIO_Init+0x2fc>)
 800395e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	60bb      	str	r3, [r7, #8]
 8003966:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003968:	4a5c      	ldr	r2, [pc, #368]	@ (8003adc <HAL_GPIO_Init+0x300>)
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	089b      	lsrs	r3, r3, #2
 800396e:	3302      	adds	r3, #2
 8003970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003974:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f003 0303 	and.w	r3, r3, #3
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	220f      	movs	r2, #15
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	43db      	mvns	r3, r3
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	4013      	ands	r3, r2
 800398a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003992:	d02b      	beq.n	80039ec <HAL_GPIO_Init+0x210>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a52      	ldr	r2, [pc, #328]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d025      	beq.n	80039e8 <HAL_GPIO_Init+0x20c>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a51      	ldr	r2, [pc, #324]	@ (8003ae4 <HAL_GPIO_Init+0x308>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d01f      	beq.n	80039e4 <HAL_GPIO_Init+0x208>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a50      	ldr	r2, [pc, #320]	@ (8003ae8 <HAL_GPIO_Init+0x30c>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d019      	beq.n	80039e0 <HAL_GPIO_Init+0x204>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a4f      	ldr	r2, [pc, #316]	@ (8003aec <HAL_GPIO_Init+0x310>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d013      	beq.n	80039dc <HAL_GPIO_Init+0x200>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a4e      	ldr	r2, [pc, #312]	@ (8003af0 <HAL_GPIO_Init+0x314>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d00d      	beq.n	80039d8 <HAL_GPIO_Init+0x1fc>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a4d      	ldr	r2, [pc, #308]	@ (8003af4 <HAL_GPIO_Init+0x318>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d007      	beq.n	80039d4 <HAL_GPIO_Init+0x1f8>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a4c      	ldr	r2, [pc, #304]	@ (8003af8 <HAL_GPIO_Init+0x31c>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d101      	bne.n	80039d0 <HAL_GPIO_Init+0x1f4>
 80039cc:	2307      	movs	r3, #7
 80039ce:	e00e      	b.n	80039ee <HAL_GPIO_Init+0x212>
 80039d0:	2308      	movs	r3, #8
 80039d2:	e00c      	b.n	80039ee <HAL_GPIO_Init+0x212>
 80039d4:	2306      	movs	r3, #6
 80039d6:	e00a      	b.n	80039ee <HAL_GPIO_Init+0x212>
 80039d8:	2305      	movs	r3, #5
 80039da:	e008      	b.n	80039ee <HAL_GPIO_Init+0x212>
 80039dc:	2304      	movs	r3, #4
 80039de:	e006      	b.n	80039ee <HAL_GPIO_Init+0x212>
 80039e0:	2303      	movs	r3, #3
 80039e2:	e004      	b.n	80039ee <HAL_GPIO_Init+0x212>
 80039e4:	2302      	movs	r3, #2
 80039e6:	e002      	b.n	80039ee <HAL_GPIO_Init+0x212>
 80039e8:	2301      	movs	r3, #1
 80039ea:	e000      	b.n	80039ee <HAL_GPIO_Init+0x212>
 80039ec:	2300      	movs	r3, #0
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	f002 0203 	and.w	r2, r2, #3
 80039f4:	0092      	lsls	r2, r2, #2
 80039f6:	4093      	lsls	r3, r2
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80039fe:	4937      	ldr	r1, [pc, #220]	@ (8003adc <HAL_GPIO_Init+0x300>)
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	089b      	lsrs	r3, r3, #2
 8003a04:	3302      	adds	r3, #2
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a0c:	4b3b      	ldr	r3, [pc, #236]	@ (8003afc <HAL_GPIO_Init+0x320>)
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	43db      	mvns	r3, r3
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d003      	beq.n	8003a30 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a30:	4a32      	ldr	r2, [pc, #200]	@ (8003afc <HAL_GPIO_Init+0x320>)
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a36:	4b31      	ldr	r3, [pc, #196]	@ (8003afc <HAL_GPIO_Init+0x320>)
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	43db      	mvns	r3, r3
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	4013      	ands	r3, r2
 8003a44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d003      	beq.n	8003a5a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a5a:	4a28      	ldr	r2, [pc, #160]	@ (8003afc <HAL_GPIO_Init+0x320>)
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003a60:	4b26      	ldr	r3, [pc, #152]	@ (8003afc <HAL_GPIO_Init+0x320>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	43db      	mvns	r3, r3
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d003      	beq.n	8003a84 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003a84:	4a1d      	ldr	r2, [pc, #116]	@ (8003afc <HAL_GPIO_Init+0x320>)
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003afc <HAL_GPIO_Init+0x320>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	43db      	mvns	r3, r3
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	4013      	ands	r3, r2
 8003a98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003aae:	4a13      	ldr	r2, [pc, #76]	@ (8003afc <HAL_GPIO_Init+0x320>)
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f47f ae91 	bne.w	80037ec <HAL_GPIO_Init+0x10>
  }
}
 8003aca:	bf00      	nop
 8003acc:	bf00      	nop
 8003ace:	371c      	adds	r7, #28
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	40010000 	.word	0x40010000
 8003ae0:	48000400 	.word	0x48000400
 8003ae4:	48000800 	.word	0x48000800
 8003ae8:	48000c00 	.word	0x48000c00
 8003aec:	48001000 	.word	0x48001000
 8003af0:	48001400 	.word	0x48001400
 8003af4:	48001800 	.word	0x48001800
 8003af8:	48001c00 	.word	0x48001c00
 8003afc:	40010400 	.word	0x40010400

08003b00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	460b      	mov	r3, r1
 8003b0a:	807b      	strh	r3, [r7, #2]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b10:	787b      	ldrb	r3, [r7, #1]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b16:	887a      	ldrh	r2, [r7, #2]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b1c:	e002      	b.n	8003b24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b1e:	887a      	ldrh	r2, [r7, #2]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	460b      	mov	r3, r1
 8003b3a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b42:	887a      	ldrh	r2, [r7, #2]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4013      	ands	r3, r2
 8003b48:	041a      	lsls	r2, r3, #16
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	43d9      	mvns	r1, r3
 8003b4e:	887b      	ldrh	r3, [r7, #2]
 8003b50:	400b      	ands	r3, r1
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	619a      	str	r2, [r3, #24]
}
 8003b58:	bf00      	nop
 8003b5a:	3714      	adds	r7, #20
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b6e:	4b08      	ldr	r3, [pc, #32]	@ (8003b90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b70:	695a      	ldr	r2, [r3, #20]
 8003b72:	88fb      	ldrh	r3, [r7, #6]
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d006      	beq.n	8003b88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b7a:	4a05      	ldr	r2, [pc, #20]	@ (8003b90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b7c:	88fb      	ldrh	r3, [r7, #6]
 8003b7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b80:	88fb      	ldrh	r3, [r7, #6]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7fc fee2 	bl	800094c <HAL_GPIO_EXTI_Callback>
  }
}
 8003b88:	bf00      	nop
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40010400 	.word	0x40010400

08003b94 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b96:	b08f      	sub	sp, #60	@ 0x3c
 8003b98:	af0a      	add	r7, sp, #40	@ 0x28
 8003b9a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d101      	bne.n	8003ba6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e116      	b.n	8003dd4 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d106      	bne.n	8003bc6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f007 fe39 	bl	800b838 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2203      	movs	r2, #3
 8003bca:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d102      	bne.n	8003be0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f004 fa90 	bl	800810a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	603b      	str	r3, [r7, #0]
 8003bf0:	687e      	ldr	r6, [r7, #4]
 8003bf2:	466d      	mov	r5, sp
 8003bf4:	f106 0410 	add.w	r4, r6, #16
 8003bf8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c00:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c04:	e885 0003 	stmia.w	r5, {r0, r1}
 8003c08:	1d33      	adds	r3, r6, #4
 8003c0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c0c:	6838      	ldr	r0, [r7, #0]
 8003c0e:	f004 f9a3 	bl	8007f58 <USB_CoreInit>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d005      	beq.n	8003c24 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e0d7      	b.n	8003dd4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2100      	movs	r1, #0
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f004 fa7e 	bl	800812c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c30:	2300      	movs	r3, #0
 8003c32:	73fb      	strb	r3, [r7, #15]
 8003c34:	e04a      	b.n	8003ccc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c36:	7bfa      	ldrb	r2, [r7, #15]
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	4413      	add	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	440b      	add	r3, r1
 8003c44:	333d      	adds	r3, #61	@ 0x3d
 8003c46:	2201      	movs	r2, #1
 8003c48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c4a:	7bfa      	ldrb	r2, [r7, #15]
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	00db      	lsls	r3, r3, #3
 8003c52:	4413      	add	r3, r2
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	440b      	add	r3, r1
 8003c58:	333c      	adds	r3, #60	@ 0x3c
 8003c5a:	7bfa      	ldrb	r2, [r7, #15]
 8003c5c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c5e:	7bfa      	ldrb	r2, [r7, #15]
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	b298      	uxth	r0, r3
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	4413      	add	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	440b      	add	r3, r1
 8003c70:	3356      	adds	r3, #86	@ 0x56
 8003c72:	4602      	mov	r2, r0
 8003c74:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c76:	7bfa      	ldrb	r2, [r7, #15]
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	00db      	lsls	r3, r3, #3
 8003c7e:	4413      	add	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	440b      	add	r3, r1
 8003c84:	3340      	adds	r3, #64	@ 0x40
 8003c86:	2200      	movs	r2, #0
 8003c88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c8a:	7bfa      	ldrb	r2, [r7, #15]
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	00db      	lsls	r3, r3, #3
 8003c92:	4413      	add	r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	440b      	add	r3, r1
 8003c98:	3344      	adds	r3, #68	@ 0x44
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c9e:	7bfa      	ldrb	r2, [r7, #15]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	440b      	add	r3, r1
 8003cac:	3348      	adds	r3, #72	@ 0x48
 8003cae:	2200      	movs	r2, #0
 8003cb0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003cb2:	7bfa      	ldrb	r2, [r7, #15]
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	00db      	lsls	r3, r3, #3
 8003cba:	4413      	add	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	334c      	adds	r3, #76	@ 0x4c
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	73fb      	strb	r3, [r7, #15]
 8003ccc:	7bfa      	ldrb	r2, [r7, #15]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d3af      	bcc.n	8003c36 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	73fb      	strb	r3, [r7, #15]
 8003cda:	e044      	b.n	8003d66 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003cdc:	7bfa      	ldrb	r2, [r7, #15]
 8003cde:	6879      	ldr	r1, [r7, #4]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	4413      	add	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	440b      	add	r3, r1
 8003cea:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8003cee:	2200      	movs	r2, #0
 8003cf0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003cf2:	7bfa      	ldrb	r2, [r7, #15]
 8003cf4:	6879      	ldr	r1, [r7, #4]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	00db      	lsls	r3, r3, #3
 8003cfa:	4413      	add	r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	440b      	add	r3, r1
 8003d00:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003d04:	7bfa      	ldrb	r2, [r7, #15]
 8003d06:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003d08:	7bfa      	ldrb	r2, [r7, #15]
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	00db      	lsls	r3, r3, #3
 8003d10:	4413      	add	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003d1e:	7bfa      	ldrb	r2, [r7, #15]
 8003d20:	6879      	ldr	r1, [r7, #4]
 8003d22:	4613      	mov	r3, r2
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	4413      	add	r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	440b      	add	r3, r1
 8003d2c:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8003d30:	2200      	movs	r2, #0
 8003d32:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d34:	7bfa      	ldrb	r2, [r7, #15]
 8003d36:	6879      	ldr	r1, [r7, #4]
 8003d38:	4613      	mov	r3, r2
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	4413      	add	r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	440b      	add	r3, r1
 8003d42:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8003d46:	2200      	movs	r2, #0
 8003d48:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d4a:	7bfa      	ldrb	r2, [r7, #15]
 8003d4c:	6879      	ldr	r1, [r7, #4]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	00db      	lsls	r3, r3, #3
 8003d52:	4413      	add	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	440b      	add	r3, r1
 8003d58:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	3301      	adds	r3, #1
 8003d64:	73fb      	strb	r3, [r7, #15]
 8003d66:	7bfa      	ldrb	r2, [r7, #15]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d3b5      	bcc.n	8003cdc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	603b      	str	r3, [r7, #0]
 8003d76:	687e      	ldr	r6, [r7, #4]
 8003d78:	466d      	mov	r5, sp
 8003d7a:	f106 0410 	add.w	r4, r6, #16
 8003d7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d86:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d8a:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d8e:	1d33      	adds	r3, r6, #4
 8003d90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d92:	6838      	ldr	r0, [r7, #0]
 8003d94:	f004 fa16 	bl	80081c4 <USB_DevInit>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d005      	beq.n	8003daa <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2202      	movs	r2, #2
 8003da2:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e014      	b.n	8003dd4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d102      	bne.n	8003dc8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f001 f86a 	bl	8004e9c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f005 f9c4 	bl	800915a <USB_DevDisconnect>

  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3714      	adds	r7, #20
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ddc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d101      	bne.n	8003df8 <HAL_PCD_Start+0x1c>
 8003df4:	2302      	movs	r3, #2
 8003df6:	e01c      	b.n	8003e32 <HAL_PCD_Start+0x56>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d105      	bne.n	8003e14 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e0c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f004 f965 	bl	80080e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f005 f978 	bl	8009118 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003e3a:	b590      	push	{r4, r7, lr}
 8003e3c:	b08d      	sub	sp, #52	@ 0x34
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e48:	6a3b      	ldr	r3, [r7, #32]
 8003e4a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f005 fa36 	bl	80092c2 <USB_GetMode>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f040 847e 	bne.w	800475a <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f005 f99a 	bl	800919c <USB_ReadInterrupts>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f000 8474 	beq.w	8004758 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	0a1b      	lsrs	r3, r3, #8
 8003e7a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f005 f987 	bl	800919c <USB_ReadInterrupts>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	f003 0302 	and.w	r3, r3, #2
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d107      	bne.n	8003ea8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695a      	ldr	r2, [r3, #20]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f002 0202 	and.w	r2, r2, #2
 8003ea6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f005 f975 	bl	800919c <USB_ReadInterrupts>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	f003 0310 	and.w	r3, r3, #16
 8003eb8:	2b10      	cmp	r3, #16
 8003eba:	d161      	bne.n	8003f80 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699a      	ldr	r2, [r3, #24]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 0210 	bic.w	r2, r2, #16
 8003eca:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003ecc:	6a3b      	ldr	r3, [r7, #32]
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	f003 020f 	and.w	r2, r3, #15
 8003ed8:	4613      	mov	r3, r2
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	4413      	add	r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	3304      	adds	r3, #4
 8003eea:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	0c5b      	lsrs	r3, r3, #17
 8003ef0:	f003 030f 	and.w	r3, r3, #15
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d124      	bne.n	8003f42 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d035      	beq.n	8003f70 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	091b      	lsrs	r3, r3, #4
 8003f0c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	461a      	mov	r2, r3
 8003f16:	6a38      	ldr	r0, [r7, #32]
 8003f18:	f004 ffac 	bl	8008e74 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	68da      	ldr	r2, [r3, #12]
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	091b      	lsrs	r3, r3, #4
 8003f24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f28:	441a      	add	r2, r3
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	695a      	ldr	r2, [r3, #20]
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	091b      	lsrs	r3, r3, #4
 8003f36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f3a:	441a      	add	r2, r3
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	615a      	str	r2, [r3, #20]
 8003f40:	e016      	b.n	8003f70 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	0c5b      	lsrs	r3, r3, #17
 8003f46:	f003 030f 	and.w	r3, r3, #15
 8003f4a:	2b06      	cmp	r3, #6
 8003f4c:	d110      	bne.n	8003f70 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8003f54:	2208      	movs	r2, #8
 8003f56:	4619      	mov	r1, r3
 8003f58:	6a38      	ldr	r0, [r7, #32]
 8003f5a:	f004 ff8b 	bl	8008e74 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	695a      	ldr	r2, [r3, #20]
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	091b      	lsrs	r3, r3, #4
 8003f66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f6a:	441a      	add	r2, r3
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	699a      	ldr	r2, [r3, #24]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0210 	orr.w	r2, r2, #16
 8003f7e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4618      	mov	r0, r3
 8003f86:	f005 f909 	bl	800919c <USB_ReadInterrupts>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f90:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003f94:	f040 80a7 	bne.w	80040e6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f005 f90e 	bl	80091c2 <USB_ReadDevAllOutEpInterrupt>
 8003fa6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003fa8:	e099      	b.n	80040de <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fac:	f003 0301 	and.w	r3, r3, #1
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 808e 	beq.w	80040d2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fbc:	b2d2      	uxtb	r2, r2
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f005 f932 	bl	800922a <USB_ReadDevOutEPInterrupt>
 8003fc6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00c      	beq.n	8003fec <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd4:	015a      	lsls	r2, r3, #5
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	4413      	add	r3, r2
 8003fda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fde:	461a      	mov	r2, r3
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003fe4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 fe7e 	bl	8004ce8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	f003 0308 	and.w	r3, r3, #8
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00c      	beq.n	8004010 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	015a      	lsls	r2, r3, #5
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004002:	461a      	mov	r2, r3
 8004004:	2308      	movs	r3, #8
 8004006:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004008:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 feba 	bl	8004d84 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	f003 0310 	and.w	r3, r3, #16
 8004016:	2b00      	cmp	r3, #0
 8004018:	d008      	beq.n	800402c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401c:	015a      	lsls	r2, r3, #5
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	4413      	add	r3, r2
 8004022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004026:	461a      	mov	r2, r3
 8004028:	2310      	movs	r3, #16
 800402a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d030      	beq.n	8004098 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403e:	2b80      	cmp	r3, #128	@ 0x80
 8004040:	d109      	bne.n	8004056 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	69fa      	ldr	r2, [r7, #28]
 800404c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004050:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004054:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004058:	4613      	mov	r3, r2
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	4413      	add	r3, r2
 8004068:	3304      	adds	r3, #4
 800406a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	78db      	ldrb	r3, [r3, #3]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d108      	bne.n	8004086 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	2200      	movs	r2, #0
 8004078:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800407a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407c:	b2db      	uxtb	r3, r3
 800407e:	4619      	mov	r1, r3
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f007 fd2f 	bl	800bae4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004088:	015a      	lsls	r2, r3, #5
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	4413      	add	r3, r2
 800408e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004092:	461a      	mov	r2, r3
 8004094:	2302      	movs	r3, #2
 8004096:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	f003 0320 	and.w	r3, r3, #32
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d008      	beq.n	80040b4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80040a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a4:	015a      	lsls	r2, r3, #5
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	4413      	add	r3, r2
 80040aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ae:	461a      	mov	r2, r3
 80040b0:	2320      	movs	r3, #32
 80040b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d009      	beq.n	80040d2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80040be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c0:	015a      	lsls	r2, r3, #5
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	4413      	add	r3, r2
 80040c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ca:	461a      	mov	r2, r3
 80040cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80040d0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80040d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d4:	3301      	adds	r3, #1
 80040d6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80040d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040da:	085b      	lsrs	r3, r3, #1
 80040dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80040de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	f47f af62 	bne.w	8003faa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f005 f856 	bl	800919c <USB_ReadInterrupts>
 80040f0:	4603      	mov	r3, r0
 80040f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040fa:	f040 80a4 	bne.w	8004246 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f005 f877 	bl	80091f6 <USB_ReadDevAllInEpInterrupt>
 8004108:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800410e:	e096      	b.n	800423e <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 808b 	beq.w	8004232 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004122:	b2d2      	uxtb	r2, r2
 8004124:	4611      	mov	r1, r2
 8004126:	4618      	mov	r0, r3
 8004128:	f005 f89d 	bl	8009266 <USB_ReadDevInEPInterrupt>
 800412c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b00      	cmp	r3, #0
 8004136:	d020      	beq.n	800417a <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413a:	f003 030f 	and.w	r3, r3, #15
 800413e:	2201      	movs	r2, #1
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800414c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	43db      	mvns	r3, r3
 8004152:	69f9      	ldr	r1, [r7, #28]
 8004154:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004158:	4013      	ands	r3, r2
 800415a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800415c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415e:	015a      	lsls	r2, r3, #5
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	4413      	add	r3, r2
 8004164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004168:	461a      	mov	r2, r3
 800416a:	2301      	movs	r3, #1
 800416c:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800416e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004170:	b2db      	uxtb	r3, r3
 8004172:	4619      	mov	r1, r3
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f007 fc20 	bl	800b9ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	f003 0308 	and.w	r3, r3, #8
 8004180:	2b00      	cmp	r3, #0
 8004182:	d008      	beq.n	8004196 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004186:	015a      	lsls	r2, r3, #5
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	4413      	add	r3, r2
 800418c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004190:	461a      	mov	r2, r3
 8004192:	2308      	movs	r3, #8
 8004194:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	f003 0310 	and.w	r3, r3, #16
 800419c:	2b00      	cmp	r3, #0
 800419e:	d008      	beq.n	80041b2 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	015a      	lsls	r2, r3, #5
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	4413      	add	r3, r2
 80041a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ac:	461a      	mov	r2, r3
 80041ae:	2310      	movs	r3, #16
 80041b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d008      	beq.n	80041ce <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80041bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041be:	015a      	lsls	r2, r3, #5
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	4413      	add	r3, r2
 80041c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041c8:	461a      	mov	r2, r3
 80041ca:	2340      	movs	r3, #64	@ 0x40
 80041cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d023      	beq.n	8004220 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80041d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80041da:	6a38      	ldr	r0, [r7, #32]
 80041dc:	f004 f934 	bl	8008448 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80041e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e2:	4613      	mov	r3, r2
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	4413      	add	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	3338      	adds	r3, #56	@ 0x38
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	4413      	add	r3, r2
 80041f0:	3304      	adds	r3, #4
 80041f2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	78db      	ldrb	r3, [r3, #3]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d108      	bne.n	800420e <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	2200      	movs	r2, #0
 8004200:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	b2db      	uxtb	r3, r3
 8004206:	4619      	mov	r1, r3
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f007 fc7d 	bl	800bb08 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800420e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004210:	015a      	lsls	r2, r3, #5
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	4413      	add	r3, r2
 8004216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800421a:	461a      	mov	r2, r3
 800421c:	2302      	movs	r3, #2
 800421e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800422a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 fcd2 	bl	8004bd6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004234:	3301      	adds	r3, #1
 8004236:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800423a:	085b      	lsrs	r3, r3, #1
 800423c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800423e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004240:	2b00      	cmp	r3, #0
 8004242:	f47f af65 	bne.w	8004110 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f004 ffa6 	bl	800919c <USB_ReadInterrupts>
 8004250:	4603      	mov	r3, r0
 8004252:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004256:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800425a:	d122      	bne.n	80042a2 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	69fa      	ldr	r2, [r7, #28]
 8004266:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800426a:	f023 0301 	bic.w	r3, r3, #1
 800426e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8004276:	2b01      	cmp	r3, #1
 8004278:	d108      	bne.n	800428c <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004282:	2100      	movs	r1, #0
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f007 feb1 	bl	800bfec <HAL_PCDEx_LPM_Callback>
 800428a:	e002      	b.n	8004292 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f007 fc01 	bl	800ba94 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	695a      	ldr	r2, [r3, #20]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80042a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f004 ff78 	bl	800919c <USB_ReadInterrupts>
 80042ac:	4603      	mov	r3, r0
 80042ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042b6:	d112      	bne.n	80042de <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d102      	bne.n	80042ce <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f007 fbbd 	bl	800ba48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	695a      	ldr	r2, [r3, #20]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80042dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f004 ff5a 	bl	800919c <USB_ReadInterrupts>
 80042e8:	4603      	mov	r3, r0
 80042ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042f2:	d121      	bne.n	8004338 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	695a      	ldr	r2, [r3, #20]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004302:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 800430a:	2b00      	cmp	r3, #0
 800430c:	d111      	bne.n	8004332 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800431c:	089b      	lsrs	r3, r3, #2
 800431e:	f003 020f 	and.w	r2, r3, #15
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f8c3 24f8 	str.w	r2, [r3, #1272]	@ 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004328:	2101      	movs	r1, #1
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f007 fe5e 	bl	800bfec <HAL_PCDEx_LPM_Callback>
 8004330:	e002      	b.n	8004338 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f007 fb88 	bl	800ba48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4618      	mov	r0, r3
 800433e:	f004 ff2d 	bl	800919c <USB_ReadInterrupts>
 8004342:	4603      	mov	r3, r0
 8004344:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800434c:	f040 80b5 	bne.w	80044ba <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	69fa      	ldr	r2, [r7, #28]
 800435a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800435e:	f023 0301 	bic.w	r3, r3, #1
 8004362:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2110      	movs	r1, #16
 800436a:	4618      	mov	r0, r3
 800436c:	f004 f86c 	bl	8008448 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004370:	2300      	movs	r3, #0
 8004372:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004374:	e046      	b.n	8004404 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004378:	015a      	lsls	r2, r3, #5
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	4413      	add	r3, r2
 800437e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004382:	461a      	mov	r2, r3
 8004384:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004388:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800438a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800438c:	015a      	lsls	r2, r3, #5
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	4413      	add	r3, r2
 8004392:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800439a:	0151      	lsls	r1, r2, #5
 800439c:	69fa      	ldr	r2, [r7, #28]
 800439e:	440a      	add	r2, r1
 80043a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80043a8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80043aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043ac:	015a      	lsls	r2, r3, #5
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	4413      	add	r3, r2
 80043b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043b6:	461a      	mov	r2, r3
 80043b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80043bc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80043be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c0:	015a      	lsls	r2, r3, #5
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	4413      	add	r3, r2
 80043c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043ce:	0151      	lsls	r1, r2, #5
 80043d0:	69fa      	ldr	r2, [r7, #28]
 80043d2:	440a      	add	r2, r1
 80043d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80043dc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80043de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043e0:	015a      	lsls	r2, r3, #5
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	4413      	add	r3, r2
 80043e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043ee:	0151      	lsls	r1, r2, #5
 80043f0:	69fa      	ldr	r2, [r7, #28]
 80043f2:	440a      	add	r2, r1
 80043f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80043fc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004400:	3301      	adds	r3, #1
 8004402:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800440a:	429a      	cmp	r2, r3
 800440c:	d3b3      	bcc.n	8004376 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	69fa      	ldr	r2, [r7, #28]
 8004418:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800441c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004420:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004426:	2b00      	cmp	r3, #0
 8004428:	d016      	beq.n	8004458 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004434:	69fa      	ldr	r2, [r7, #28]
 8004436:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800443a:	f043 030b 	orr.w	r3, r3, #11
 800443e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800444a:	69fa      	ldr	r2, [r7, #28]
 800444c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004450:	f043 030b 	orr.w	r3, r3, #11
 8004454:	6453      	str	r3, [r2, #68]	@ 0x44
 8004456:	e015      	b.n	8004484 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	69fa      	ldr	r2, [r7, #28]
 8004462:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004466:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800446a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800446e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	69fa      	ldr	r2, [r7, #28]
 800447a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800447e:	f043 030b 	orr.w	r3, r3, #11
 8004482:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	69fa      	ldr	r2, [r7, #28]
 800448e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004492:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004496:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80044a2:	4619      	mov	r1, r3
 80044a4:	4610      	mov	r0, r2
 80044a6:	f004 ff3d 	bl	8009324 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695a      	ldr	r2, [r3, #20]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80044b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4618      	mov	r0, r3
 80044c0:	f004 fe6c 	bl	800919c <USB_ReadInterrupts>
 80044c4:	4603      	mov	r3, r0
 80044c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ce:	d124      	bne.n	800451a <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f004 ff02 	bl	80092de <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4618      	mov	r0, r3
 80044e0:	f004 f82f 	bl	8008542 <USB_GetDevSpeed>
 80044e4:	4603      	mov	r3, r0
 80044e6:	461a      	mov	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681c      	ldr	r4, [r3, #0]
 80044f0:	f001 fbbc 	bl	8005c6c <HAL_RCC_GetHCLKFreq>
 80044f4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	461a      	mov	r2, r3
 80044fe:	4620      	mov	r0, r4
 8004500:	f003 fd56 	bl	8007fb0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f007 fa80 	bl	800ba0a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695a      	ldr	r2, [r3, #20]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004518:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4618      	mov	r0, r3
 8004520:	f004 fe3c 	bl	800919c <USB_ReadInterrupts>
 8004524:	4603      	mov	r3, r0
 8004526:	f003 0308 	and.w	r3, r3, #8
 800452a:	2b08      	cmp	r3, #8
 800452c:	d10a      	bne.n	8004544 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f007 fa5d 	bl	800b9ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	695a      	ldr	r2, [r3, #20]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f002 0208 	and.w	r2, r2, #8
 8004542:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f004 fe27 	bl	800919c <USB_ReadInterrupts>
 800454e:	4603      	mov	r3, r0
 8004550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004554:	2b80      	cmp	r3, #128	@ 0x80
 8004556:	d122      	bne.n	800459e <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004560:	6a3b      	ldr	r3, [r7, #32]
 8004562:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004564:	2301      	movs	r3, #1
 8004566:	627b      	str	r3, [r7, #36]	@ 0x24
 8004568:	e014      	b.n	8004594 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800456a:	6879      	ldr	r1, [r7, #4]
 800456c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800456e:	4613      	mov	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d105      	bne.n	800458e <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004584:	b2db      	uxtb	r3, r3
 8004586:	4619      	mov	r1, r3
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 faf3 	bl	8004b74 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800458e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004590:	3301      	adds	r3, #1
 8004592:	627b      	str	r3, [r7, #36]	@ 0x24
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800459a:	429a      	cmp	r2, r3
 800459c:	d3e5      	bcc.n	800456a <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f004 fdfa 	bl	800919c <USB_ReadInterrupts>
 80045a8:	4603      	mov	r3, r0
 80045aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045b2:	d13b      	bne.n	800462c <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045b4:	2301      	movs	r3, #1
 80045b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045b8:	e02b      	b.n	8004612 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80045ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80045ca:	6879      	ldr	r1, [r7, #4]
 80045cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045ce:	4613      	mov	r3, r2
 80045d0:	00db      	lsls	r3, r3, #3
 80045d2:	4413      	add	r3, r2
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	440b      	add	r3, r1
 80045d8:	3340      	adds	r3, #64	@ 0x40
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d115      	bne.n	800460c <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80045e0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	da12      	bge.n	800460c <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80045e6:	6879      	ldr	r1, [r7, #4]
 80045e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045ea:	4613      	mov	r3, r2
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	4413      	add	r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	440b      	add	r3, r1
 80045f4:	333f      	adds	r3, #63	@ 0x3f
 80045f6:	2201      	movs	r2, #1
 80045f8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80045fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004602:	b2db      	uxtb	r3, r3
 8004604:	4619      	mov	r1, r3
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 fab4 	bl	8004b74 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800460c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460e:	3301      	adds	r3, #1
 8004610:	627b      	str	r3, [r7, #36]	@ 0x24
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004618:	429a      	cmp	r2, r3
 800461a:	d3ce      	bcc.n	80045ba <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	695a      	ldr	r2, [r3, #20]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800462a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4618      	mov	r0, r3
 8004632:	f004 fdb3 	bl	800919c <USB_ReadInterrupts>
 8004636:	4603      	mov	r3, r0
 8004638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800463c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004640:	d155      	bne.n	80046ee <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004642:	2301      	movs	r3, #1
 8004644:	627b      	str	r3, [r7, #36]	@ 0x24
 8004646:	e045      	b.n	80046d4 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464a:	015a      	lsls	r2, r3, #5
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	4413      	add	r3, r2
 8004650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004658:	6879      	ldr	r1, [r7, #4]
 800465a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800465c:	4613      	mov	r3, r2
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4413      	add	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	440b      	add	r3, r1
 8004666:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d12e      	bne.n	80046ce <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004670:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004672:	2b00      	cmp	r3, #0
 8004674:	da2b      	bge.n	80046ce <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8004682:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004686:	429a      	cmp	r2, r3
 8004688:	d121      	bne.n	80046ce <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800468e:	4613      	mov	r3, r2
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	440b      	add	r3, r1
 8004698:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 800469c:	2201      	movs	r2, #1
 800469e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80046a0:	6a3b      	ldr	r3, [r7, #32]
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80046a8:	6a3b      	ldr	r3, [r7, #32]
 80046aa:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	695b      	ldr	r3, [r3, #20]
 80046b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d10a      	bne.n	80046ce <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	69fa      	ldr	r2, [r7, #28]
 80046c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046ca:	6053      	str	r3, [r2, #4]
            break;
 80046cc:	e007      	b.n	80046de <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d0:	3301      	adds	r3, #1
 80046d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046da:	429a      	cmp	r2, r3
 80046dc:	d3b4      	bcc.n	8004648 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	695a      	ldr	r2, [r3, #20]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80046ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f004 fd52 	bl	800919c <USB_ReadInterrupts>
 80046f8:	4603      	mov	r3, r0
 80046fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80046fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004702:	d10a      	bne.n	800471a <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f007 fa11 	bl	800bb2c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	695a      	ldr	r2, [r3, #20]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004718:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4618      	mov	r0, r3
 8004720:	f004 fd3c 	bl	800919c <USB_ReadInterrupts>
 8004724:	4603      	mov	r3, r0
 8004726:	f003 0304 	and.w	r3, r3, #4
 800472a:	2b04      	cmp	r3, #4
 800472c:	d115      	bne.n	800475a <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d002      	beq.n	8004746 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f007 fa01 	bl	800bb48 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6859      	ldr	r1, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	430a      	orrs	r2, r1
 8004754:	605a      	str	r2, [r3, #4]
 8004756:	e000      	b.n	800475a <HAL_PCD_IRQHandler+0x920>
      return;
 8004758:	bf00      	nop
    }
  }
}
 800475a:	3734      	adds	r7, #52	@ 0x34
 800475c:	46bd      	mov	sp, r7
 800475e:	bd90      	pop	{r4, r7, pc}

08004760 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	460b      	mov	r3, r1
 800476a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004772:	2b01      	cmp	r3, #1
 8004774:	d101      	bne.n	800477a <HAL_PCD_SetAddress+0x1a>
 8004776:	2302      	movs	r3, #2
 8004778:	e013      	b.n	80047a2 <HAL_PCD_SetAddress+0x42>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	78fa      	ldrb	r2, [r7, #3]
 8004786:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	78fa      	ldrb	r2, [r7, #3]
 8004790:	4611      	mov	r1, r2
 8004792:	4618      	mov	r0, r3
 8004794:	f004 fc9a 	bl	80090cc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3708      	adds	r7, #8
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b084      	sub	sp, #16
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
 80047b2:	4608      	mov	r0, r1
 80047b4:	4611      	mov	r1, r2
 80047b6:	461a      	mov	r2, r3
 80047b8:	4603      	mov	r3, r0
 80047ba:	70fb      	strb	r3, [r7, #3]
 80047bc:	460b      	mov	r3, r1
 80047be:	803b      	strh	r3, [r7, #0]
 80047c0:	4613      	mov	r3, r2
 80047c2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	da0f      	bge.n	80047f0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047d0:	78fb      	ldrb	r3, [r7, #3]
 80047d2:	f003 020f 	and.w	r2, r3, #15
 80047d6:	4613      	mov	r3, r2
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	4413      	add	r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	3338      	adds	r3, #56	@ 0x38
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	4413      	add	r3, r2
 80047e4:	3304      	adds	r3, #4
 80047e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2201      	movs	r2, #1
 80047ec:	705a      	strb	r2, [r3, #1]
 80047ee:	e00f      	b.n	8004810 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047f0:	78fb      	ldrb	r3, [r7, #3]
 80047f2:	f003 020f 	and.w	r2, r3, #15
 80047f6:	4613      	mov	r3, r2
 80047f8:	00db      	lsls	r3, r3, #3
 80047fa:	4413      	add	r3, r2
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	4413      	add	r3, r2
 8004806:	3304      	adds	r3, #4
 8004808:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004810:	78fb      	ldrb	r3, [r7, #3]
 8004812:	f003 030f 	and.w	r3, r3, #15
 8004816:	b2da      	uxtb	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800481c:	883a      	ldrh	r2, [r7, #0]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	78ba      	ldrb	r2, [r7, #2]
 8004826:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	785b      	ldrb	r3, [r3, #1]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d004      	beq.n	800483a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	461a      	mov	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800483a:	78bb      	ldrb	r3, [r7, #2]
 800483c:	2b02      	cmp	r3, #2
 800483e:	d102      	bne.n	8004846 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800484c:	2b01      	cmp	r3, #1
 800484e:	d101      	bne.n	8004854 <HAL_PCD_EP_Open+0xaa>
 8004850:	2302      	movs	r3, #2
 8004852:	e00e      	b.n	8004872 <HAL_PCD_EP_Open+0xc8>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68f9      	ldr	r1, [r7, #12]
 8004862:	4618      	mov	r0, r3
 8004864:	f003 fe8c 	bl	8008580 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8004870:	7afb      	ldrb	r3, [r7, #11]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b084      	sub	sp, #16
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
 8004882:	460b      	mov	r3, r1
 8004884:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004886:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800488a:	2b00      	cmp	r3, #0
 800488c:	da0f      	bge.n	80048ae <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800488e:	78fb      	ldrb	r3, [r7, #3]
 8004890:	f003 020f 	and.w	r2, r3, #15
 8004894:	4613      	mov	r3, r2
 8004896:	00db      	lsls	r3, r3, #3
 8004898:	4413      	add	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	3338      	adds	r3, #56	@ 0x38
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	4413      	add	r3, r2
 80048a2:	3304      	adds	r3, #4
 80048a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2201      	movs	r2, #1
 80048aa:	705a      	strb	r2, [r3, #1]
 80048ac:	e00f      	b.n	80048ce <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048ae:	78fb      	ldrb	r3, [r7, #3]
 80048b0:	f003 020f 	and.w	r2, r3, #15
 80048b4:	4613      	mov	r3, r2
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	4413      	add	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	4413      	add	r3, r2
 80048c4:	3304      	adds	r3, #4
 80048c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80048ce:	78fb      	ldrb	r3, [r7, #3]
 80048d0:	f003 030f 	and.w	r3, r3, #15
 80048d4:	b2da      	uxtb	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d101      	bne.n	80048e8 <HAL_PCD_EP_Close+0x6e>
 80048e4:	2302      	movs	r3, #2
 80048e6:	e00e      	b.n	8004906 <HAL_PCD_EP_Close+0x8c>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68f9      	ldr	r1, [r7, #12]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f003 feca 	bl	8008690 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b086      	sub	sp, #24
 8004912:	af00      	add	r7, sp, #0
 8004914:	60f8      	str	r0, [r7, #12]
 8004916:	607a      	str	r2, [r7, #4]
 8004918:	603b      	str	r3, [r7, #0]
 800491a:	460b      	mov	r3, r1
 800491c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800491e:	7afb      	ldrb	r3, [r7, #11]
 8004920:	f003 020f 	and.w	r2, r3, #15
 8004924:	4613      	mov	r3, r2
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	4413      	add	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4413      	add	r3, r2
 8004934:	3304      	adds	r3, #4
 8004936:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	683a      	ldr	r2, [r7, #0]
 8004942:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	2200      	movs	r2, #0
 8004948:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2200      	movs	r2, #0
 800494e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004950:	7afb      	ldrb	r3, [r7, #11]
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	b2da      	uxtb	r2, r3
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	6979      	ldr	r1, [r7, #20]
 8004962:	4618      	mov	r0, r3
 8004964:	f003 ff70 	bl	8008848 <USB_EPStartXfer>

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3718      	adds	r7, #24
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004972:	b480      	push	{r7}
 8004974:	b083      	sub	sp, #12
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
 800497a:	460b      	mov	r3, r1
 800497c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800497e:	78fb      	ldrb	r3, [r7, #3]
 8004980:	f003 020f 	and.w	r2, r3, #15
 8004984:	6879      	ldr	r1, [r7, #4]
 8004986:	4613      	mov	r3, r2
 8004988:	00db      	lsls	r3, r3, #3
 800498a:	4413      	add	r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	440b      	add	r3, r1
 8004990:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004994:	681b      	ldr	r3, [r3, #0]
}
 8004996:	4618      	mov	r0, r3
 8004998:	370c      	adds	r7, #12
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr

080049a2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b086      	sub	sp, #24
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	60f8      	str	r0, [r7, #12]
 80049aa:	607a      	str	r2, [r7, #4]
 80049ac:	603b      	str	r3, [r7, #0]
 80049ae:	460b      	mov	r3, r1
 80049b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049b2:	7afb      	ldrb	r3, [r7, #11]
 80049b4:	f003 020f 	and.w	r2, r3, #15
 80049b8:	4613      	mov	r3, r2
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	4413      	add	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	3338      	adds	r3, #56	@ 0x38
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	4413      	add	r3, r2
 80049c6:	3304      	adds	r3, #4
 80049c8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	683a      	ldr	r2, [r7, #0]
 80049d4:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2200      	movs	r2, #0
 80049da:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	2201      	movs	r2, #1
 80049e0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049e2:	7afb      	ldrb	r3, [r7, #11]
 80049e4:	f003 030f 	and.w	r3, r3, #15
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6979      	ldr	r1, [r7, #20]
 80049f4:	4618      	mov	r0, r3
 80049f6:	f003 ff27 	bl	8008848 <USB_EPStartXfer>

  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3718      	adds	r7, #24
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	f003 020f 	and.w	r2, r3, #15
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d901      	bls.n	8004a22 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e04e      	b.n	8004ac0 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	da0f      	bge.n	8004a4a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a2a:	78fb      	ldrb	r3, [r7, #3]
 8004a2c:	f003 020f 	and.w	r2, r3, #15
 8004a30:	4613      	mov	r3, r2
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	4413      	add	r3, r2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	3338      	adds	r3, #56	@ 0x38
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	3304      	adds	r3, #4
 8004a40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2201      	movs	r2, #1
 8004a46:	705a      	strb	r2, [r3, #1]
 8004a48:	e00d      	b.n	8004a66 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a4a:	78fa      	ldrb	r2, [r7, #3]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	4413      	add	r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	3304      	adds	r3, #4
 8004a5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a6c:	78fb      	ldrb	r3, [r7, #3]
 8004a6e:	f003 030f 	and.w	r3, r3, #15
 8004a72:	b2da      	uxtb	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <HAL_PCD_EP_SetStall+0x82>
 8004a82:	2302      	movs	r3, #2
 8004a84:	e01c      	b.n	8004ac0 <HAL_PCD_EP_SetStall+0xbc>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68f9      	ldr	r1, [r7, #12]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f004 fa45 	bl	8008f24 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a9a:	78fb      	ldrb	r3, [r7, #3]
 8004a9c:	f003 030f 	and.w	r3, r3, #15
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d108      	bne.n	8004ab6 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4610      	mov	r0, r2
 8004ab2:	f004 fc37 	bl	8009324 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3710      	adds	r7, #16
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004ad4:	78fb      	ldrb	r3, [r7, #3]
 8004ad6:	f003 020f 	and.w	r2, r3, #15
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d901      	bls.n	8004ae6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e042      	b.n	8004b6c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ae6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	da0f      	bge.n	8004b0e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004aee:	78fb      	ldrb	r3, [r7, #3]
 8004af0:	f003 020f 	and.w	r2, r3, #15
 8004af4:	4613      	mov	r3, r2
 8004af6:	00db      	lsls	r3, r3, #3
 8004af8:	4413      	add	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	3338      	adds	r3, #56	@ 0x38
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	4413      	add	r3, r2
 8004b02:	3304      	adds	r3, #4
 8004b04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	705a      	strb	r2, [r3, #1]
 8004b0c:	e00f      	b.n	8004b2e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b0e:	78fb      	ldrb	r3, [r7, #3]
 8004b10:	f003 020f 	and.w	r2, r3, #15
 8004b14:	4613      	mov	r3, r2
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	4413      	add	r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	4413      	add	r3, r2
 8004b24:	3304      	adds	r3, #4
 8004b26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b34:	78fb      	ldrb	r3, [r7, #3]
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	b2da      	uxtb	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d101      	bne.n	8004b4e <HAL_PCD_EP_ClrStall+0x86>
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	e00e      	b.n	8004b6c <HAL_PCD_EP_ClrStall+0xa4>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68f9      	ldr	r1, [r7, #12]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f004 fa4f 	bl	8009000 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004b6a:	2300      	movs	r3, #0
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004b80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	da0c      	bge.n	8004ba2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b88:	78fb      	ldrb	r3, [r7, #3]
 8004b8a:	f003 020f 	and.w	r2, r3, #15
 8004b8e:	4613      	mov	r3, r2
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	4413      	add	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	3338      	adds	r3, #56	@ 0x38
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	60fb      	str	r3, [r7, #12]
 8004ba0:	e00c      	b.n	8004bbc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ba2:	78fb      	ldrb	r3, [r7, #3]
 8004ba4:	f003 020f 	and.w	r2, r3, #15
 8004ba8:	4613      	mov	r3, r2
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	4413      	add	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3304      	adds	r3, #4
 8004bba:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68f9      	ldr	r1, [r7, #12]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f004 f872 	bl	8008cac <USB_EPStopXfer>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004bcc:	7afb      	ldrb	r3, [r7, #11]
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}

08004bd6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004bd6:	b580      	push	{r7, lr}
 8004bd8:	b088      	sub	sp, #32
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
 8004bde:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	4613      	mov	r3, r2
 8004bee:	00db      	lsls	r3, r3, #3
 8004bf0:	4413      	add	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	3338      	adds	r3, #56	@ 0x38
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	3304      	adds	r3, #4
 8004bfc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	695a      	ldr	r2, [r3, #20]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d901      	bls.n	8004c0e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e067      	b.n	8004cde <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	691a      	ldr	r2, [r3, #16]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	69fa      	ldr	r2, [r7, #28]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d902      	bls.n	8004c2a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	3303      	adds	r3, #3
 8004c2e:	089b      	lsrs	r3, r3, #2
 8004c30:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c32:	e026      	b.n	8004c82 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	691a      	ldr	r2, [r3, #16]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	695b      	ldr	r3, [r3, #20]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	69fa      	ldr	r2, [r7, #28]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d902      	bls.n	8004c50 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	3303      	adds	r3, #3
 8004c54:	089b      	lsrs	r3, r3, #2
 8004c56:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	68d9      	ldr	r1, [r3, #12]
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	b2da      	uxtb	r2, r3
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	6978      	ldr	r0, [r7, #20]
 8004c66:	f004 f8cb 	bl	8008e00 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	68da      	ldr	r2, [r3, #12]
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	441a      	add	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	695a      	ldr	r2, [r3, #20]
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	441a      	add	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	015a      	lsls	r2, r3, #5
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	4413      	add	r3, r2
 8004c8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004c92:	69ba      	ldr	r2, [r7, #24]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d809      	bhi.n	8004cac <PCD_WriteEmptyTxFifo+0xd6>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	695a      	ldr	r2, [r3, #20]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d203      	bcs.n	8004cac <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1c3      	bne.n	8004c34 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	691a      	ldr	r2, [r3, #16]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d811      	bhi.n	8004cdc <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	f003 030f 	and.w	r3, r3, #15
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ccc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	6939      	ldr	r1, [r7, #16]
 8004cd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004cd8:	4013      	ands	r3, r2
 8004cda:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3720      	adds	r7, #32
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
	...

08004ce8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	333c      	adds	r3, #60	@ 0x3c
 8004d00:	3304      	adds	r3, #4
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	015a      	lsls	r2, r3, #5
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4a19      	ldr	r2, [pc, #100]	@ (8004d80 <PCD_EP_OutXfrComplete_int+0x98>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d124      	bne.n	8004d68 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00a      	beq.n	8004d3e <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	015a      	lsls	r2, r3, #5
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	4413      	add	r3, r2
 8004d30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d34:	461a      	mov	r2, r3
 8004d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d3a:	6093      	str	r3, [r2, #8]
 8004d3c:	e01a      	b.n	8004d74 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	f003 0320 	and.w	r3, r3, #32
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d008      	beq.n	8004d5a <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	015a      	lsls	r2, r3, #5
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	4413      	add	r3, r2
 8004d50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d54:	461a      	mov	r2, r3
 8004d56:	2320      	movs	r3, #32
 8004d58:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	4619      	mov	r1, r3
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f006 fe0f 	bl	800b984 <HAL_PCD_DataOutStageCallback>
 8004d66:	e005      	b.n	8004d74 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f006 fe08 	bl	800b984 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3718      	adds	r7, #24
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	4f54310a 	.word	0x4f54310a

08004d84 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	333c      	adds	r3, #60	@ 0x3c
 8004d9c:	3304      	adds	r3, #4
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	015a      	lsls	r2, r3, #5
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	4413      	add	r3, r2
 8004daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4a0c      	ldr	r2, [pc, #48]	@ (8004de8 <PCD_EP_OutSetupPacket_int+0x64>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d90e      	bls.n	8004dd8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d009      	beq.n	8004dd8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dd6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f006 fdc1 	bl	800b960 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	4f54300a 	.word	0x4f54300a

08004dec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	460b      	mov	r3, r1
 8004df6:	70fb      	strb	r3, [r7, #3]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e02:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004e04:	78fb      	ldrb	r3, [r7, #3]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d107      	bne.n	8004e1a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004e0a:	883b      	ldrh	r3, [r7, #0]
 8004e0c:	0419      	lsls	r1, r3, #16
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	430a      	orrs	r2, r1
 8004e16:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e18:	e028      	b.n	8004e6c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e20:	0c1b      	lsrs	r3, r3, #16
 8004e22:	68ba      	ldr	r2, [r7, #8]
 8004e24:	4413      	add	r3, r2
 8004e26:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004e28:	2300      	movs	r3, #0
 8004e2a:	73fb      	strb	r3, [r7, #15]
 8004e2c:	e00d      	b.n	8004e4a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	7bfb      	ldrb	r3, [r7, #15]
 8004e34:	3340      	adds	r3, #64	@ 0x40
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	0c1b      	lsrs	r3, r3, #16
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	4413      	add	r3, r2
 8004e42:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004e44:	7bfb      	ldrb	r3, [r7, #15]
 8004e46:	3301      	adds	r3, #1
 8004e48:	73fb      	strb	r3, [r7, #15]
 8004e4a:	7bfa      	ldrb	r2, [r7, #15]
 8004e4c:	78fb      	ldrb	r3, [r7, #3]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d3ec      	bcc.n	8004e2e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004e54:	883b      	ldrh	r3, [r7, #0]
 8004e56:	0418      	lsls	r0, r3, #16
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6819      	ldr	r1, [r3, #0]
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	68ba      	ldr	r2, [r7, #8]
 8004e62:	4302      	orrs	r2, r0
 8004e64:	3340      	adds	r3, #64	@ 0x40
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	440b      	add	r3, r1
 8004e6a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	b083      	sub	sp, #12
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
 8004e82:	460b      	mov	r3, r1
 8004e84:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	887a      	ldrh	r2, [r7, #2]
 8004e8c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	699b      	ldr	r3, [r3, #24]
 8004ebe:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ece:	f043 0303 	orr.w	r3, r3, #3
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8004f20 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ef4:	d102      	bne.n	8004efc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004ef6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004efa:	e00b      	b.n	8004f14 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004efc:	4b08      	ldr	r3, [pc, #32]	@ (8004f20 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f0a:	d102      	bne.n	8004f12 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004f0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004f10:	e000      	b.n	8004f14 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004f12:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	40007000 	.word	0x40007000

08004f24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d141      	bne.n	8004fb6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f32:	4b4b      	ldr	r3, [pc, #300]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f3e:	d131      	bne.n	8004fa4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f40:	4b47      	ldr	r3, [pc, #284]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f46:	4a46      	ldr	r2, [pc, #280]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f4c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f50:	4b43      	ldr	r3, [pc, #268]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f58:	4a41      	ldr	r2, [pc, #260]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f5e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004f60:	4b40      	ldr	r3, [pc, #256]	@ (8005064 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2232      	movs	r2, #50	@ 0x32
 8004f66:	fb02 f303 	mul.w	r3, r2, r3
 8004f6a:	4a3f      	ldr	r2, [pc, #252]	@ (8005068 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f70:	0c9b      	lsrs	r3, r3, #18
 8004f72:	3301      	adds	r3, #1
 8004f74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f76:	e002      	b.n	8004f7e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f7e:	4b38      	ldr	r3, [pc, #224]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f8a:	d102      	bne.n	8004f92 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1f2      	bne.n	8004f78 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f92:	4b33      	ldr	r3, [pc, #204]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f9e:	d158      	bne.n	8005052 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e057      	b.n	8005054 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fa4:	4b2e      	ldr	r3, [pc, #184]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004faa:	4a2d      	ldr	r2, [pc, #180]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fb0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004fb4:	e04d      	b.n	8005052 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fbc:	d141      	bne.n	8005042 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fbe:	4b28      	ldr	r3, [pc, #160]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004fc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fca:	d131      	bne.n	8005030 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fcc:	4b24      	ldr	r3, [pc, #144]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fd2:	4a23      	ldr	r2, [pc, #140]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fd8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fdc:	4b20      	ldr	r3, [pc, #128]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fe6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004fea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004fec:	4b1d      	ldr	r3, [pc, #116]	@ (8005064 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2232      	movs	r2, #50	@ 0x32
 8004ff2:	fb02 f303 	mul.w	r3, r2, r3
 8004ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8005068 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ffc:	0c9b      	lsrs	r3, r3, #18
 8004ffe:	3301      	adds	r3, #1
 8005000:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005002:	e002      	b.n	800500a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	3b01      	subs	r3, #1
 8005008:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800500a:	4b15      	ldr	r3, [pc, #84]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005016:	d102      	bne.n	800501e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1f2      	bne.n	8005004 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800501e:	4b10      	ldr	r3, [pc, #64]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005026:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800502a:	d112      	bne.n	8005052 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e011      	b.n	8005054 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005030:	4b0b      	ldr	r3, [pc, #44]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005036:	4a0a      	ldr	r2, [pc, #40]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800503c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005040:	e007      	b.n	8005052 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005042:	4b07      	ldr	r3, [pc, #28]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800504a:	4a05      	ldr	r2, [pc, #20]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800504c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005050:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3714      	adds	r7, #20
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	40007000 	.word	0x40007000
 8005064:	20000000 	.word	0x20000000
 8005068:	431bde83 	.word	0x431bde83

0800506c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005070:	4b05      	ldr	r3, [pc, #20]	@ (8005088 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	4a04      	ldr	r2, [pc, #16]	@ (8005088 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005076:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800507a:	6053      	str	r3, [r2, #4]
}
 800507c:	bf00      	nop
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40007000 	.word	0x40007000

0800508c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005090:	4b05      	ldr	r3, [pc, #20]	@ (80050a8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	4a04      	ldr	r2, [pc, #16]	@ (80050a8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005096:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800509a:	6053      	str	r3, [r2, #4]
}
 800509c:	bf00      	nop
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40007000 	.word	0x40007000

080050ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b088      	sub	sp, #32
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d102      	bne.n	80050c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	f000 bc08 	b.w	80058d0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050c0:	4b96      	ldr	r3, [pc, #600]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f003 030c 	and.w	r3, r3, #12
 80050c8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050ca:	4b94      	ldr	r3, [pc, #592]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0310 	and.w	r3, r3, #16
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 80e4 	beq.w	80052aa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d007      	beq.n	80050f8 <HAL_RCC_OscConfig+0x4c>
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	2b0c      	cmp	r3, #12
 80050ec:	f040 808b 	bne.w	8005206 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	f040 8087 	bne.w	8005206 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80050f8:	4b88      	ldr	r3, [pc, #544]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d005      	beq.n	8005110 <HAL_RCC_OscConfig+0x64>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e3df      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a1a      	ldr	r2, [r3, #32]
 8005114:	4b81      	ldr	r3, [pc, #516]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0308 	and.w	r3, r3, #8
 800511c:	2b00      	cmp	r3, #0
 800511e:	d004      	beq.n	800512a <HAL_RCC_OscConfig+0x7e>
 8005120:	4b7e      	ldr	r3, [pc, #504]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005128:	e005      	b.n	8005136 <HAL_RCC_OscConfig+0x8a>
 800512a:	4b7c      	ldr	r3, [pc, #496]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800512c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005130:	091b      	lsrs	r3, r3, #4
 8005132:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005136:	4293      	cmp	r3, r2
 8005138:	d223      	bcs.n	8005182 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	4618      	mov	r0, r3
 8005140:	f000 fdcc 	bl	8005cdc <RCC_SetFlashLatencyFromMSIRange>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d001      	beq.n	800514e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e3c0      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800514e:	4b73      	ldr	r3, [pc, #460]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a72      	ldr	r2, [pc, #456]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005154:	f043 0308 	orr.w	r3, r3, #8
 8005158:	6013      	str	r3, [r2, #0]
 800515a:	4b70      	ldr	r3, [pc, #448]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	496d      	ldr	r1, [pc, #436]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005168:	4313      	orrs	r3, r2
 800516a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800516c:	4b6b      	ldr	r3, [pc, #428]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	69db      	ldr	r3, [r3, #28]
 8005178:	021b      	lsls	r3, r3, #8
 800517a:	4968      	ldr	r1, [pc, #416]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800517c:	4313      	orrs	r3, r2
 800517e:	604b      	str	r3, [r1, #4]
 8005180:	e025      	b.n	80051ce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005182:	4b66      	ldr	r3, [pc, #408]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a65      	ldr	r2, [pc, #404]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005188:	f043 0308 	orr.w	r3, r3, #8
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	4b63      	ldr	r3, [pc, #396]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	4960      	ldr	r1, [pc, #384]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800519c:	4313      	orrs	r3, r2
 800519e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051a0:	4b5e      	ldr	r3, [pc, #376]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	69db      	ldr	r3, [r3, #28]
 80051ac:	021b      	lsls	r3, r3, #8
 80051ae:	495b      	ldr	r1, [pc, #364]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80051b0:	4313      	orrs	r3, r2
 80051b2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d109      	bne.n	80051ce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a1b      	ldr	r3, [r3, #32]
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 fd8c 	bl	8005cdc <RCC_SetFlashLatencyFromMSIRange>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d001      	beq.n	80051ce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e380      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051ce:	f000 fcc1 	bl	8005b54 <HAL_RCC_GetSysClockFreq>
 80051d2:	4602      	mov	r2, r0
 80051d4:	4b51      	ldr	r3, [pc, #324]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	091b      	lsrs	r3, r3, #4
 80051da:	f003 030f 	and.w	r3, r3, #15
 80051de:	4950      	ldr	r1, [pc, #320]	@ (8005320 <HAL_RCC_OscConfig+0x274>)
 80051e0:	5ccb      	ldrb	r3, [r1, r3]
 80051e2:	f003 031f 	and.w	r3, r3, #31
 80051e6:	fa22 f303 	lsr.w	r3, r2, r3
 80051ea:	4a4e      	ldr	r2, [pc, #312]	@ (8005324 <HAL_RCC_OscConfig+0x278>)
 80051ec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80051ee:	4b4e      	ldr	r3, [pc, #312]	@ (8005328 <HAL_RCC_OscConfig+0x27c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7fc facc 	bl	8001790 <HAL_InitTick>
 80051f8:	4603      	mov	r3, r0
 80051fa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d052      	beq.n	80052a8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005202:	7bfb      	ldrb	r3, [r7, #15]
 8005204:	e364      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d032      	beq.n	8005274 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800520e:	4b43      	ldr	r3, [pc, #268]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a42      	ldr	r2, [pc, #264]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005214:	f043 0301 	orr.w	r3, r3, #1
 8005218:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800521a:	f7fc fb09 	bl	8001830 <HAL_GetTick>
 800521e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005220:	e008      	b.n	8005234 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005222:	f7fc fb05 	bl	8001830 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	2b02      	cmp	r3, #2
 800522e:	d901      	bls.n	8005234 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e34d      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005234:	4b39      	ldr	r3, [pc, #228]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0302 	and.w	r3, r3, #2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d0f0      	beq.n	8005222 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005240:	4b36      	ldr	r3, [pc, #216]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a35      	ldr	r2, [pc, #212]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005246:	f043 0308 	orr.w	r3, r3, #8
 800524a:	6013      	str	r3, [r2, #0]
 800524c:	4b33      	ldr	r3, [pc, #204]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	4930      	ldr	r1, [pc, #192]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800525a:	4313      	orrs	r3, r2
 800525c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800525e:	4b2f      	ldr	r3, [pc, #188]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	021b      	lsls	r3, r3, #8
 800526c:	492b      	ldr	r1, [pc, #172]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800526e:	4313      	orrs	r3, r2
 8005270:	604b      	str	r3, [r1, #4]
 8005272:	e01a      	b.n	80052aa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005274:	4b29      	ldr	r3, [pc, #164]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a28      	ldr	r2, [pc, #160]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800527a:	f023 0301 	bic.w	r3, r3, #1
 800527e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005280:	f7fc fad6 	bl	8001830 <HAL_GetTick>
 8005284:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005286:	e008      	b.n	800529a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005288:	f7fc fad2 	bl	8001830 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b02      	cmp	r3, #2
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e31a      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800529a:	4b20      	ldr	r3, [pc, #128]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1f0      	bne.n	8005288 <HAL_RCC_OscConfig+0x1dc>
 80052a6:	e000      	b.n	80052aa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80052a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d073      	beq.n	800539e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	2b08      	cmp	r3, #8
 80052ba:	d005      	beq.n	80052c8 <HAL_RCC_OscConfig+0x21c>
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	2b0c      	cmp	r3, #12
 80052c0:	d10e      	bne.n	80052e0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	2b03      	cmp	r3, #3
 80052c6:	d10b      	bne.n	80052e0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c8:	4b14      	ldr	r3, [pc, #80]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d063      	beq.n	800539c <HAL_RCC_OscConfig+0x2f0>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d15f      	bne.n	800539c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e2f7      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052e8:	d106      	bne.n	80052f8 <HAL_RCC_OscConfig+0x24c>
 80052ea:	4b0c      	ldr	r3, [pc, #48]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a0b      	ldr	r2, [pc, #44]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 80052f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052f4:	6013      	str	r3, [r2, #0]
 80052f6:	e025      	b.n	8005344 <HAL_RCC_OscConfig+0x298>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005300:	d114      	bne.n	800532c <HAL_RCC_OscConfig+0x280>
 8005302:	4b06      	ldr	r3, [pc, #24]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a05      	ldr	r2, [pc, #20]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800530c:	6013      	str	r3, [r2, #0]
 800530e:	4b03      	ldr	r3, [pc, #12]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a02      	ldr	r2, [pc, #8]	@ (800531c <HAL_RCC_OscConfig+0x270>)
 8005314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005318:	6013      	str	r3, [r2, #0]
 800531a:	e013      	b.n	8005344 <HAL_RCC_OscConfig+0x298>
 800531c:	40021000 	.word	0x40021000
 8005320:	0800c198 	.word	0x0800c198
 8005324:	20000000 	.word	0x20000000
 8005328:	20000004 	.word	0x20000004
 800532c:	4ba0      	ldr	r3, [pc, #640]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a9f      	ldr	r2, [pc, #636]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005332:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005336:	6013      	str	r3, [r2, #0]
 8005338:	4b9d      	ldr	r3, [pc, #628]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a9c      	ldr	r2, [pc, #624]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800533e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005342:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d013      	beq.n	8005374 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800534c:	f7fc fa70 	bl	8001830 <HAL_GetTick>
 8005350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005352:	e008      	b.n	8005366 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005354:	f7fc fa6c 	bl	8001830 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	2b64      	cmp	r3, #100	@ 0x64
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e2b4      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005366:	4b92      	ldr	r3, [pc, #584]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d0f0      	beq.n	8005354 <HAL_RCC_OscConfig+0x2a8>
 8005372:	e014      	b.n	800539e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005374:	f7fc fa5c 	bl	8001830 <HAL_GetTick>
 8005378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800537a:	e008      	b.n	800538e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800537c:	f7fc fa58 	bl	8001830 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b64      	cmp	r3, #100	@ 0x64
 8005388:	d901      	bls.n	800538e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	e2a0      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800538e:	4b88      	ldr	r3, [pc, #544]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1f0      	bne.n	800537c <HAL_RCC_OscConfig+0x2d0>
 800539a:	e000      	b.n	800539e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800539c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d060      	beq.n	800546c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	2b04      	cmp	r3, #4
 80053ae:	d005      	beq.n	80053bc <HAL_RCC_OscConfig+0x310>
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	2b0c      	cmp	r3, #12
 80053b4:	d119      	bne.n	80053ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	d116      	bne.n	80053ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053bc:	4b7c      	ldr	r3, [pc, #496]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d005      	beq.n	80053d4 <HAL_RCC_OscConfig+0x328>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e27d      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d4:	4b76      	ldr	r3, [pc, #472]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	061b      	lsls	r3, r3, #24
 80053e2:	4973      	ldr	r1, [pc, #460]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80053e4:	4313      	orrs	r3, r2
 80053e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053e8:	e040      	b.n	800546c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d023      	beq.n	800543a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053f2:	4b6f      	ldr	r3, [pc, #444]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a6e      	ldr	r2, [pc, #440]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80053f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053fe:	f7fc fa17 	bl	8001830 <HAL_GetTick>
 8005402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005404:	e008      	b.n	8005418 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005406:	f7fc fa13 	bl	8001830 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	2b02      	cmp	r3, #2
 8005412:	d901      	bls.n	8005418 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e25b      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005418:	4b65      	ldr	r3, [pc, #404]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005420:	2b00      	cmp	r3, #0
 8005422:	d0f0      	beq.n	8005406 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005424:	4b62      	ldr	r3, [pc, #392]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	061b      	lsls	r3, r3, #24
 8005432:	495f      	ldr	r1, [pc, #380]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005434:	4313      	orrs	r3, r2
 8005436:	604b      	str	r3, [r1, #4]
 8005438:	e018      	b.n	800546c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800543a:	4b5d      	ldr	r3, [pc, #372]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a5c      	ldr	r2, [pc, #368]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005440:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005444:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005446:	f7fc f9f3 	bl	8001830 <HAL_GetTick>
 800544a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800544c:	e008      	b.n	8005460 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800544e:	f7fc f9ef 	bl	8001830 <HAL_GetTick>
 8005452:	4602      	mov	r2, r0
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	2b02      	cmp	r3, #2
 800545a:	d901      	bls.n	8005460 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e237      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005460:	4b53      	ldr	r3, [pc, #332]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005468:	2b00      	cmp	r3, #0
 800546a:	d1f0      	bne.n	800544e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0308 	and.w	r3, r3, #8
 8005474:	2b00      	cmp	r3, #0
 8005476:	d03c      	beq.n	80054f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d01c      	beq.n	80054ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005480:	4b4b      	ldr	r3, [pc, #300]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005482:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005486:	4a4a      	ldr	r2, [pc, #296]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005488:	f043 0301 	orr.w	r3, r3, #1
 800548c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005490:	f7fc f9ce 	bl	8001830 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005498:	f7fc f9ca 	bl	8001830 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e212      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054aa:	4b41      	ldr	r3, [pc, #260]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80054ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054b0:	f003 0302 	and.w	r3, r3, #2
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d0ef      	beq.n	8005498 <HAL_RCC_OscConfig+0x3ec>
 80054b8:	e01b      	b.n	80054f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054ba:	4b3d      	ldr	r3, [pc, #244]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80054bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054c0:	4a3b      	ldr	r2, [pc, #236]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80054c2:	f023 0301 	bic.w	r3, r3, #1
 80054c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054ca:	f7fc f9b1 	bl	8001830 <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054d2:	f7fc f9ad 	bl	8001830 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e1f5      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80054e4:	4b32      	ldr	r3, [pc, #200]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80054e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1ef      	bne.n	80054d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0304 	and.w	r3, r3, #4
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 80a6 	beq.w	800564c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005500:	2300      	movs	r3, #0
 8005502:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005504:	4b2a      	ldr	r3, [pc, #168]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005508:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10d      	bne.n	800552c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005510:	4b27      	ldr	r3, [pc, #156]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005514:	4a26      	ldr	r2, [pc, #152]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800551a:	6593      	str	r3, [r2, #88]	@ 0x58
 800551c:	4b24      	ldr	r3, [pc, #144]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800551e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005524:	60bb      	str	r3, [r7, #8]
 8005526:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005528:	2301      	movs	r3, #1
 800552a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800552c:	4b21      	ldr	r3, [pc, #132]	@ (80055b4 <HAL_RCC_OscConfig+0x508>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005534:	2b00      	cmp	r3, #0
 8005536:	d118      	bne.n	800556a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005538:	4b1e      	ldr	r3, [pc, #120]	@ (80055b4 <HAL_RCC_OscConfig+0x508>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a1d      	ldr	r2, [pc, #116]	@ (80055b4 <HAL_RCC_OscConfig+0x508>)
 800553e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005542:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005544:	f7fc f974 	bl	8001830 <HAL_GetTick>
 8005548:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800554a:	e008      	b.n	800555e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800554c:	f7fc f970 	bl	8001830 <HAL_GetTick>
 8005550:	4602      	mov	r2, r0
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	2b02      	cmp	r3, #2
 8005558:	d901      	bls.n	800555e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800555a:	2303      	movs	r3, #3
 800555c:	e1b8      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800555e:	4b15      	ldr	r3, [pc, #84]	@ (80055b4 <HAL_RCC_OscConfig+0x508>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005566:	2b00      	cmp	r3, #0
 8005568:	d0f0      	beq.n	800554c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	2b01      	cmp	r3, #1
 8005570:	d108      	bne.n	8005584 <HAL_RCC_OscConfig+0x4d8>
 8005572:	4b0f      	ldr	r3, [pc, #60]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005578:	4a0d      	ldr	r2, [pc, #52]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800557a:	f043 0301 	orr.w	r3, r3, #1
 800557e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005582:	e029      	b.n	80055d8 <HAL_RCC_OscConfig+0x52c>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	2b05      	cmp	r3, #5
 800558a:	d115      	bne.n	80055b8 <HAL_RCC_OscConfig+0x50c>
 800558c:	4b08      	ldr	r3, [pc, #32]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800558e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005592:	4a07      	ldr	r2, [pc, #28]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 8005594:	f043 0304 	orr.w	r3, r3, #4
 8005598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800559c:	4b04      	ldr	r3, [pc, #16]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 800559e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055a2:	4a03      	ldr	r2, [pc, #12]	@ (80055b0 <HAL_RCC_OscConfig+0x504>)
 80055a4:	f043 0301 	orr.w	r3, r3, #1
 80055a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055ac:	e014      	b.n	80055d8 <HAL_RCC_OscConfig+0x52c>
 80055ae:	bf00      	nop
 80055b0:	40021000 	.word	0x40021000
 80055b4:	40007000 	.word	0x40007000
 80055b8:	4b9d      	ldr	r3, [pc, #628]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80055ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055be:	4a9c      	ldr	r2, [pc, #624]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80055c0:	f023 0301 	bic.w	r3, r3, #1
 80055c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055c8:	4b99      	ldr	r3, [pc, #612]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80055ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ce:	4a98      	ldr	r2, [pc, #608]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80055d0:	f023 0304 	bic.w	r3, r3, #4
 80055d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d016      	beq.n	800560e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055e0:	f7fc f926 	bl	8001830 <HAL_GetTick>
 80055e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055e6:	e00a      	b.n	80055fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055e8:	f7fc f922 	bl	8001830 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e168      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055fe:	4b8c      	ldr	r3, [pc, #560]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 8005600:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d0ed      	beq.n	80055e8 <HAL_RCC_OscConfig+0x53c>
 800560c:	e015      	b.n	800563a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800560e:	f7fc f90f 	bl	8001830 <HAL_GetTick>
 8005612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005614:	e00a      	b.n	800562c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005616:	f7fc f90b 	bl	8001830 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005624:	4293      	cmp	r3, r2
 8005626:	d901      	bls.n	800562c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e151      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800562c:	4b80      	ldr	r3, [pc, #512]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 800562e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1ed      	bne.n	8005616 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800563a:	7ffb      	ldrb	r3, [r7, #31]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d105      	bne.n	800564c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005640:	4b7b      	ldr	r3, [pc, #492]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 8005642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005644:	4a7a      	ldr	r2, [pc, #488]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 8005646:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800564a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0320 	and.w	r3, r3, #32
 8005654:	2b00      	cmp	r3, #0
 8005656:	d03c      	beq.n	80056d2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565c:	2b00      	cmp	r3, #0
 800565e:	d01c      	beq.n	800569a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005660:	4b73      	ldr	r3, [pc, #460]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 8005662:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005666:	4a72      	ldr	r2, [pc, #456]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 8005668:	f043 0301 	orr.w	r3, r3, #1
 800566c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005670:	f7fc f8de 	bl	8001830 <HAL_GetTick>
 8005674:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005676:	e008      	b.n	800568a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005678:	f7fc f8da 	bl	8001830 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	2b02      	cmp	r3, #2
 8005684:	d901      	bls.n	800568a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e122      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800568a:	4b69      	ldr	r3, [pc, #420]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 800568c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005690:	f003 0302 	and.w	r3, r3, #2
 8005694:	2b00      	cmp	r3, #0
 8005696:	d0ef      	beq.n	8005678 <HAL_RCC_OscConfig+0x5cc>
 8005698:	e01b      	b.n	80056d2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800569a:	4b65      	ldr	r3, [pc, #404]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 800569c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056a0:	4a63      	ldr	r2, [pc, #396]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80056a2:	f023 0301 	bic.w	r3, r3, #1
 80056a6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056aa:	f7fc f8c1 	bl	8001830 <HAL_GetTick>
 80056ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80056b0:	e008      	b.n	80056c4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056b2:	f7fc f8bd 	bl	8001830 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d901      	bls.n	80056c4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e105      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80056c4:	4b5a      	ldr	r3, [pc, #360]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80056c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056ca:	f003 0302 	and.w	r3, r3, #2
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1ef      	bne.n	80056b2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f000 80f9 	beq.w	80058ce <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	f040 80cf 	bne.w	8005884 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80056e6:	4b52      	ldr	r3, [pc, #328]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f003 0203 	and.w	r2, r3, #3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d12c      	bne.n	8005754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005704:	3b01      	subs	r3, #1
 8005706:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005708:	429a      	cmp	r2, r3
 800570a:	d123      	bne.n	8005754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005716:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005718:	429a      	cmp	r2, r3
 800571a:	d11b      	bne.n	8005754 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005726:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005728:	429a      	cmp	r2, r3
 800572a:	d113      	bne.n	8005754 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005736:	085b      	lsrs	r3, r3, #1
 8005738:	3b01      	subs	r3, #1
 800573a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800573c:	429a      	cmp	r2, r3
 800573e:	d109      	bne.n	8005754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574a:	085b      	lsrs	r3, r3, #1
 800574c:	3b01      	subs	r3, #1
 800574e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005750:	429a      	cmp	r2, r3
 8005752:	d071      	beq.n	8005838 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	2b0c      	cmp	r3, #12
 8005758:	d068      	beq.n	800582c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800575a:	4b35      	ldr	r3, [pc, #212]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d105      	bne.n	8005772 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005766:	4b32      	ldr	r3, [pc, #200]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d001      	beq.n	8005776 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e0ac      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005776:	4b2e      	ldr	r3, [pc, #184]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a2d      	ldr	r2, [pc, #180]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 800577c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005780:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005782:	f7fc f855 	bl	8001830 <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800578a:	f7fc f851 	bl	8001830 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e099      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800579c:	4b24      	ldr	r3, [pc, #144]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1f0      	bne.n	800578a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057a8:	4b21      	ldr	r3, [pc, #132]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	4b21      	ldr	r3, [pc, #132]	@ (8005834 <HAL_RCC_OscConfig+0x788>)
 80057ae:	4013      	ands	r3, r2
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80057b8:	3a01      	subs	r2, #1
 80057ba:	0112      	lsls	r2, r2, #4
 80057bc:	4311      	orrs	r1, r2
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80057c2:	0212      	lsls	r2, r2, #8
 80057c4:	4311      	orrs	r1, r2
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80057ca:	0852      	lsrs	r2, r2, #1
 80057cc:	3a01      	subs	r2, #1
 80057ce:	0552      	lsls	r2, r2, #21
 80057d0:	4311      	orrs	r1, r2
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80057d6:	0852      	lsrs	r2, r2, #1
 80057d8:	3a01      	subs	r2, #1
 80057da:	0652      	lsls	r2, r2, #25
 80057dc:	4311      	orrs	r1, r2
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80057e2:	06d2      	lsls	r2, r2, #27
 80057e4:	430a      	orrs	r2, r1
 80057e6:	4912      	ldr	r1, [pc, #72]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80057ec:	4b10      	ldr	r3, [pc, #64]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a0f      	ldr	r2, [pc, #60]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80057f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057f6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80057f8:	4b0d      	ldr	r3, [pc, #52]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	4a0c      	ldr	r2, [pc, #48]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 80057fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005802:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005804:	f7fc f814 	bl	8001830 <HAL_GetTick>
 8005808:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800580c:	f7fc f810 	bl	8001830 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e058      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800581e:	4b04      	ldr	r3, [pc, #16]	@ (8005830 <HAL_RCC_OscConfig+0x784>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0f0      	beq.n	800580c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800582a:	e050      	b.n	80058ce <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e04f      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
 8005830:	40021000 	.word	0x40021000
 8005834:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005838:	4b27      	ldr	r3, [pc, #156]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d144      	bne.n	80058ce <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005844:	4b24      	ldr	r3, [pc, #144]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a23      	ldr	r2, [pc, #140]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 800584a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800584e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005850:	4b21      	ldr	r3, [pc, #132]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	4a20      	ldr	r2, [pc, #128]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 8005856:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800585a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800585c:	f7fb ffe8 	bl	8001830 <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005862:	e008      	b.n	8005876 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005864:	f7fb ffe4 	bl	8001830 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	2b02      	cmp	r3, #2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e02c      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005876:	4b18      	ldr	r3, [pc, #96]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d0f0      	beq.n	8005864 <HAL_RCC_OscConfig+0x7b8>
 8005882:	e024      	b.n	80058ce <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005884:	69bb      	ldr	r3, [r7, #24]
 8005886:	2b0c      	cmp	r3, #12
 8005888:	d01f      	beq.n	80058ca <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800588a:	4b13      	ldr	r3, [pc, #76]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a12      	ldr	r2, [pc, #72]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 8005890:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005894:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005896:	f7fb ffcb 	bl	8001830 <HAL_GetTick>
 800589a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800589c:	e008      	b.n	80058b0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800589e:	f7fb ffc7 	bl	8001830 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d901      	bls.n	80058b0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e00f      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058b0:	4b09      	ldr	r3, [pc, #36]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1f0      	bne.n	800589e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80058bc:	4b06      	ldr	r3, [pc, #24]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 80058be:	68da      	ldr	r2, [r3, #12]
 80058c0:	4905      	ldr	r1, [pc, #20]	@ (80058d8 <HAL_RCC_OscConfig+0x82c>)
 80058c2:	4b06      	ldr	r3, [pc, #24]	@ (80058dc <HAL_RCC_OscConfig+0x830>)
 80058c4:	4013      	ands	r3, r2
 80058c6:	60cb      	str	r3, [r1, #12]
 80058c8:	e001      	b.n	80058ce <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e000      	b.n	80058d0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3720      	adds	r7, #32
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	40021000 	.word	0x40021000
 80058dc:	feeefffc 	.word	0xfeeefffc

080058e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80058ea:	2300      	movs	r3, #0
 80058ec:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e11d      	b.n	8005b34 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058f8:	4b90      	ldr	r3, [pc, #576]	@ (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 030f 	and.w	r3, r3, #15
 8005900:	683a      	ldr	r2, [r7, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d910      	bls.n	8005928 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005906:	4b8d      	ldr	r3, [pc, #564]	@ (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f023 020f 	bic.w	r2, r3, #15
 800590e:	498b      	ldr	r1, [pc, #556]	@ (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	4313      	orrs	r3, r2
 8005914:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005916:	4b89      	ldr	r3, [pc, #548]	@ (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 030f 	and.w	r3, r3, #15
 800591e:	683a      	ldr	r2, [r7, #0]
 8005920:	429a      	cmp	r2, r3
 8005922:	d001      	beq.n	8005928 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e105      	b.n	8005b34 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0302 	and.w	r3, r3, #2
 8005930:	2b00      	cmp	r3, #0
 8005932:	d010      	beq.n	8005956 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689a      	ldr	r2, [r3, #8]
 8005938:	4b81      	ldr	r3, [pc, #516]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005940:	429a      	cmp	r2, r3
 8005942:	d908      	bls.n	8005956 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005944:	4b7e      	ldr	r3, [pc, #504]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	497b      	ldr	r1, [pc, #492]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005952:	4313      	orrs	r3, r2
 8005954:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b00      	cmp	r3, #0
 8005960:	d079      	beq.n	8005a56 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	2b03      	cmp	r3, #3
 8005968:	d11e      	bne.n	80059a8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800596a:	4b75      	ldr	r3, [pc, #468]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d101      	bne.n	800597a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e0dc      	b.n	8005b34 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800597a:	f000 fa09 	bl	8005d90 <RCC_GetSysClockFreqFromPLLSource>
 800597e:	4603      	mov	r3, r0
 8005980:	4a70      	ldr	r2, [pc, #448]	@ (8005b44 <HAL_RCC_ClockConfig+0x264>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d946      	bls.n	8005a14 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005986:	4b6e      	ldr	r3, [pc, #440]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d140      	bne.n	8005a14 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005992:	4b6b      	ldr	r3, [pc, #428]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800599a:	4a69      	ldr	r2, [pc, #420]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 800599c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059a0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80059a2:	2380      	movs	r3, #128	@ 0x80
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	e035      	b.n	8005a14 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d107      	bne.n	80059c0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059b0:	4b63      	ldr	r3, [pc, #396]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d115      	bne.n	80059e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e0b9      	b.n	8005b34 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d107      	bne.n	80059d8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80059c8:	4b5d      	ldr	r3, [pc, #372]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d109      	bne.n	80059e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e0ad      	b.n	8005b34 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059d8:	4b59      	ldr	r3, [pc, #356]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e0a5      	b.n	8005b34 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80059e8:	f000 f8b4 	bl	8005b54 <HAL_RCC_GetSysClockFreq>
 80059ec:	4603      	mov	r3, r0
 80059ee:	4a55      	ldr	r2, [pc, #340]	@ (8005b44 <HAL_RCC_ClockConfig+0x264>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d90f      	bls.n	8005a14 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80059f4:	4b52      	ldr	r3, [pc, #328]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d109      	bne.n	8005a14 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a00:	4b4f      	ldr	r3, [pc, #316]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a08:	4a4d      	ldr	r2, [pc, #308]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a0e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a10:	2380      	movs	r3, #128	@ 0x80
 8005a12:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a14:	4b4a      	ldr	r3, [pc, #296]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f023 0203 	bic.w	r2, r3, #3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	4947      	ldr	r1, [pc, #284]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a26:	f7fb ff03 	bl	8001830 <HAL_GetTick>
 8005a2a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a2c:	e00a      	b.n	8005a44 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a2e:	f7fb feff 	bl	8001830 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e077      	b.n	8005b34 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a44:	4b3e      	ldr	r3, [pc, #248]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f003 020c 	and.w	r2, r3, #12
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d1eb      	bne.n	8005a2e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	2b80      	cmp	r3, #128	@ 0x80
 8005a5a:	d105      	bne.n	8005a68 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005a5c:	4b38      	ldr	r3, [pc, #224]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	4a37      	ldr	r2, [pc, #220]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a66:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 0302 	and.w	r3, r3, #2
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d010      	beq.n	8005a96 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689a      	ldr	r2, [r3, #8]
 8005a78:	4b31      	ldr	r3, [pc, #196]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d208      	bcs.n	8005a96 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a84:	4b2e      	ldr	r3, [pc, #184]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	492b      	ldr	r1, [pc, #172]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a96:	4b29      	ldr	r3, [pc, #164]	@ (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 030f 	and.w	r3, r3, #15
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d210      	bcs.n	8005ac6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aa4:	4b25      	ldr	r3, [pc, #148]	@ (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f023 020f 	bic.w	r2, r3, #15
 8005aac:	4923      	ldr	r1, [pc, #140]	@ (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ab4:	4b21      	ldr	r3, [pc, #132]	@ (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 030f 	and.w	r3, r3, #15
 8005abc:	683a      	ldr	r2, [r7, #0]
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d001      	beq.n	8005ac6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e036      	b.n	8005b34 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0304 	and.w	r3, r3, #4
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d008      	beq.n	8005ae4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	4918      	ldr	r1, [pc, #96]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0308 	and.w	r3, r3, #8
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d009      	beq.n	8005b04 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005af0:	4b13      	ldr	r3, [pc, #76]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	691b      	ldr	r3, [r3, #16]
 8005afc:	00db      	lsls	r3, r3, #3
 8005afe:	4910      	ldr	r1, [pc, #64]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b04:	f000 f826 	bl	8005b54 <HAL_RCC_GetSysClockFreq>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	091b      	lsrs	r3, r3, #4
 8005b10:	f003 030f 	and.w	r3, r3, #15
 8005b14:	490c      	ldr	r1, [pc, #48]	@ (8005b48 <HAL_RCC_ClockConfig+0x268>)
 8005b16:	5ccb      	ldrb	r3, [r1, r3]
 8005b18:	f003 031f 	and.w	r3, r3, #31
 8005b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8005b20:	4a0a      	ldr	r2, [pc, #40]	@ (8005b4c <HAL_RCC_ClockConfig+0x26c>)
 8005b22:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005b24:	4b0a      	ldr	r3, [pc, #40]	@ (8005b50 <HAL_RCC_ClockConfig+0x270>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7fb fe31 	bl	8001790 <HAL_InitTick>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	73fb      	strb	r3, [r7, #15]

  return status;
 8005b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3718      	adds	r7, #24
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	40022000 	.word	0x40022000
 8005b40:	40021000 	.word	0x40021000
 8005b44:	04c4b400 	.word	0x04c4b400
 8005b48:	0800c198 	.word	0x0800c198
 8005b4c:	20000000 	.word	0x20000000
 8005b50:	20000004 	.word	0x20000004

08005b54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b089      	sub	sp, #36	@ 0x24
 8005b58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	61fb      	str	r3, [r7, #28]
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b62:	4b3e      	ldr	r3, [pc, #248]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f003 030c 	and.w	r3, r3, #12
 8005b6a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	f003 0303 	and.w	r3, r3, #3
 8005b74:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d005      	beq.n	8005b88 <HAL_RCC_GetSysClockFreq+0x34>
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	2b0c      	cmp	r3, #12
 8005b80:	d121      	bne.n	8005bc6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d11e      	bne.n	8005bc6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005b88:	4b34      	ldr	r3, [pc, #208]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0308 	and.w	r3, r3, #8
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d107      	bne.n	8005ba4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005b94:	4b31      	ldr	r3, [pc, #196]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b9a:	0a1b      	lsrs	r3, r3, #8
 8005b9c:	f003 030f 	and.w	r3, r3, #15
 8005ba0:	61fb      	str	r3, [r7, #28]
 8005ba2:	e005      	b.n	8005bb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	091b      	lsrs	r3, r3, #4
 8005baa:	f003 030f 	and.w	r3, r3, #15
 8005bae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005bb0:	4a2b      	ldr	r2, [pc, #172]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bb8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d10d      	bne.n	8005bdc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005bc4:	e00a      	b.n	8005bdc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	2b04      	cmp	r3, #4
 8005bca:	d102      	bne.n	8005bd2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005bcc:	4b25      	ldr	r3, [pc, #148]	@ (8005c64 <HAL_RCC_GetSysClockFreq+0x110>)
 8005bce:	61bb      	str	r3, [r7, #24]
 8005bd0:	e004      	b.n	8005bdc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	2b08      	cmp	r3, #8
 8005bd6:	d101      	bne.n	8005bdc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005bd8:	4b23      	ldr	r3, [pc, #140]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x114>)
 8005bda:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	2b0c      	cmp	r3, #12
 8005be0:	d134      	bne.n	8005c4c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005be2:	4b1e      	ldr	r3, [pc, #120]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f003 0303 	and.w	r3, r3, #3
 8005bea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d003      	beq.n	8005bfa <HAL_RCC_GetSysClockFreq+0xa6>
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	2b03      	cmp	r3, #3
 8005bf6:	d003      	beq.n	8005c00 <HAL_RCC_GetSysClockFreq+0xac>
 8005bf8:	e005      	b.n	8005c06 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8005c64 <HAL_RCC_GetSysClockFreq+0x110>)
 8005bfc:	617b      	str	r3, [r7, #20]
      break;
 8005bfe:	e005      	b.n	8005c0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005c00:	4b19      	ldr	r3, [pc, #100]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x114>)
 8005c02:	617b      	str	r3, [r7, #20]
      break;
 8005c04:	e002      	b.n	8005c0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	617b      	str	r3, [r7, #20]
      break;
 8005c0a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c0c:	4b13      	ldr	r3, [pc, #76]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	091b      	lsrs	r3, r3, #4
 8005c12:	f003 030f 	and.w	r3, r3, #15
 8005c16:	3301      	adds	r3, #1
 8005c18:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005c1a:	4b10      	ldr	r3, [pc, #64]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	0a1b      	lsrs	r3, r3, #8
 8005c20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	fb03 f202 	mul.w	r2, r3, r2
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c30:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c32:	4b0a      	ldr	r3, [pc, #40]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	0e5b      	lsrs	r3, r3, #25
 8005c38:	f003 0303 	and.w	r3, r3, #3
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	005b      	lsls	r3, r3, #1
 8005c40:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005c4c:	69bb      	ldr	r3, [r7, #24]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3724      	adds	r7, #36	@ 0x24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	40021000 	.word	0x40021000
 8005c60:	0800c1b0 	.word	0x0800c1b0
 8005c64:	00f42400 	.word	0x00f42400
 8005c68:	007a1200 	.word	0x007a1200

08005c6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c70:	4b03      	ldr	r3, [pc, #12]	@ (8005c80 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c72:	681b      	ldr	r3, [r3, #0]
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	20000000 	.word	0x20000000

08005c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005c88:	f7ff fff0 	bl	8005c6c <HAL_RCC_GetHCLKFreq>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	4b06      	ldr	r3, [pc, #24]	@ (8005ca8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	0a1b      	lsrs	r3, r3, #8
 8005c94:	f003 0307 	and.w	r3, r3, #7
 8005c98:	4904      	ldr	r1, [pc, #16]	@ (8005cac <HAL_RCC_GetPCLK1Freq+0x28>)
 8005c9a:	5ccb      	ldrb	r3, [r1, r3]
 8005c9c:	f003 031f 	and.w	r3, r3, #31
 8005ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	40021000 	.word	0x40021000
 8005cac:	0800c1a8 	.word	0x0800c1a8

08005cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005cb4:	f7ff ffda 	bl	8005c6c <HAL_RCC_GetHCLKFreq>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	4b06      	ldr	r3, [pc, #24]	@ (8005cd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	0adb      	lsrs	r3, r3, #11
 8005cc0:	f003 0307 	and.w	r3, r3, #7
 8005cc4:	4904      	ldr	r1, [pc, #16]	@ (8005cd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005cc6:	5ccb      	ldrb	r3, [r1, r3]
 8005cc8:	f003 031f 	and.w	r3, r3, #31
 8005ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40021000 	.word	0x40021000
 8005cd8:	0800c1a8 	.word	0x0800c1a8

08005cdc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005ce8:	4b27      	ldr	r3, [pc, #156]	@ (8005d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005cf4:	f7ff f8f6 	bl	8004ee4 <HAL_PWREx_GetVoltageRange>
 8005cf8:	6178      	str	r0, [r7, #20]
 8005cfa:	e014      	b.n	8005d26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005cfc:	4b22      	ldr	r3, [pc, #136]	@ (8005d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d00:	4a21      	ldr	r2, [pc, #132]	@ (8005d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d06:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d08:	4b1f      	ldr	r3, [pc, #124]	@ (8005d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d10:	60fb      	str	r3, [r7, #12]
 8005d12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005d14:	f7ff f8e6 	bl	8004ee4 <HAL_PWREx_GetVoltageRange>
 8005d18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8005d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8005d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d24:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d2c:	d10b      	bne.n	8005d46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2b80      	cmp	r3, #128	@ 0x80
 8005d32:	d913      	bls.n	8005d5c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2ba0      	cmp	r3, #160	@ 0xa0
 8005d38:	d902      	bls.n	8005d40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005d3a:	2302      	movs	r3, #2
 8005d3c:	613b      	str	r3, [r7, #16]
 8005d3e:	e00d      	b.n	8005d5c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005d40:	2301      	movs	r3, #1
 8005d42:	613b      	str	r3, [r7, #16]
 8005d44:	e00a      	b.n	8005d5c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d4a:	d902      	bls.n	8005d52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	613b      	str	r3, [r7, #16]
 8005d50:	e004      	b.n	8005d5c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2b70      	cmp	r3, #112	@ 0x70
 8005d56:	d101      	bne.n	8005d5c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005d58:	2301      	movs	r3, #1
 8005d5a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8005d8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f023 020f 	bic.w	r2, r3, #15
 8005d64:	4909      	ldr	r1, [pc, #36]	@ (8005d8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005d6c:	4b07      	ldr	r3, [pc, #28]	@ (8005d8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 030f 	and.w	r3, r3, #15
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d001      	beq.n	8005d7e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e000      	b.n	8005d80 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3718      	adds	r7, #24
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	40021000 	.word	0x40021000
 8005d8c:	40022000 	.word	0x40022000

08005d90 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b087      	sub	sp, #28
 8005d94:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d96:	4b2d      	ldr	r3, [pc, #180]	@ (8005e4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	f003 0303 	and.w	r3, r3, #3
 8005d9e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2b03      	cmp	r3, #3
 8005da4:	d00b      	beq.n	8005dbe <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2b03      	cmp	r3, #3
 8005daa:	d825      	bhi.n	8005df8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d008      	beq.n	8005dc4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d11f      	bne.n	8005df8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005db8:	4b25      	ldr	r3, [pc, #148]	@ (8005e50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005dba:	613b      	str	r3, [r7, #16]
    break;
 8005dbc:	e01f      	b.n	8005dfe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005dbe:	4b25      	ldr	r3, [pc, #148]	@ (8005e54 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005dc0:	613b      	str	r3, [r7, #16]
    break;
 8005dc2:	e01c      	b.n	8005dfe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005dc4:	4b21      	ldr	r3, [pc, #132]	@ (8005e4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 0308 	and.w	r3, r3, #8
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d107      	bne.n	8005de0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005dd0:	4b1e      	ldr	r3, [pc, #120]	@ (8005e4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dd6:	0a1b      	lsrs	r3, r3, #8
 8005dd8:	f003 030f 	and.w	r3, r3, #15
 8005ddc:	617b      	str	r3, [r7, #20]
 8005dde:	e005      	b.n	8005dec <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005de0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	091b      	lsrs	r3, r3, #4
 8005de6:	f003 030f 	and.w	r3, r3, #15
 8005dea:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005dec:	4a1a      	ldr	r2, [pc, #104]	@ (8005e58 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005df4:	613b      	str	r3, [r7, #16]
    break;
 8005df6:	e002      	b.n	8005dfe <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	613b      	str	r3, [r7, #16]
    break;
 8005dfc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005dfe:	4b13      	ldr	r3, [pc, #76]	@ (8005e4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	091b      	lsrs	r3, r3, #4
 8005e04:	f003 030f 	and.w	r3, r3, #15
 8005e08:	3301      	adds	r3, #1
 8005e0a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	0a1b      	lsrs	r3, r3, #8
 8005e12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	fb03 f202 	mul.w	r2, r3, r2
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e22:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e24:	4b09      	ldr	r3, [pc, #36]	@ (8005e4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	0e5b      	lsrs	r3, r3, #25
 8005e2a:	f003 0303 	and.w	r3, r3, #3
 8005e2e:	3301      	adds	r3, #1
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e3c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005e3e:	683b      	ldr	r3, [r7, #0]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	371c      	adds	r7, #28
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	00f42400 	.word	0x00f42400
 8005e54:	007a1200 	.word	0x007a1200
 8005e58:	0800c1b0 	.word	0x0800c1b0

08005e5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e64:	2300      	movs	r3, #0
 8005e66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e68:	2300      	movs	r3, #0
 8005e6a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d040      	beq.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e7c:	2b80      	cmp	r3, #128	@ 0x80
 8005e7e:	d02a      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005e80:	2b80      	cmp	r3, #128	@ 0x80
 8005e82:	d825      	bhi.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e84:	2b60      	cmp	r3, #96	@ 0x60
 8005e86:	d026      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005e88:	2b60      	cmp	r3, #96	@ 0x60
 8005e8a:	d821      	bhi.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e8c:	2b40      	cmp	r3, #64	@ 0x40
 8005e8e:	d006      	beq.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005e90:	2b40      	cmp	r3, #64	@ 0x40
 8005e92:	d81d      	bhi.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d009      	beq.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005e98:	2b20      	cmp	r3, #32
 8005e9a:	d010      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005e9c:	e018      	b.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e9e:	4b89      	ldr	r3, [pc, #548]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	4a88      	ldr	r2, [pc, #544]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ea8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005eaa:	e015      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	3304      	adds	r3, #4
 8005eb0:	2100      	movs	r1, #0
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f000 fb02 	bl	80064bc <RCCEx_PLLSAI1_Config>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ebc:	e00c      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	3320      	adds	r3, #32
 8005ec2:	2100      	movs	r1, #0
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f000 fbed 	bl	80066a4 <RCCEx_PLLSAI2_Config>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ece:	e003      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	74fb      	strb	r3, [r7, #19]
      break;
 8005ed4:	e000      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005ed6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ed8:	7cfb      	ldrb	r3, [r7, #19]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d10b      	bne.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ede:	4b79      	ldr	r3, [pc, #484]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ee0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ee4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eec:	4975      	ldr	r1, [pc, #468]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005ef4:	e001      	b.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef6:	7cfb      	ldrb	r3, [r7, #19]
 8005ef8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d047      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f0e:	d030      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005f10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f14:	d82a      	bhi.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005f16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f1a:	d02a      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005f1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f20:	d824      	bhi.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005f22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f26:	d008      	beq.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f2c:	d81e      	bhi.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00a      	beq.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005f32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f36:	d010      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005f38:	e018      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f3a:	4b62      	ldr	r3, [pc, #392]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	4a61      	ldr	r2, [pc, #388]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f44:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f46:	e015      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f000 fab4 	bl	80064bc <RCCEx_PLLSAI1_Config>
 8005f54:	4603      	mov	r3, r0
 8005f56:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f58:	e00c      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	3320      	adds	r3, #32
 8005f5e:	2100      	movs	r1, #0
 8005f60:	4618      	mov	r0, r3
 8005f62:	f000 fb9f 	bl	80066a4 <RCCEx_PLLSAI2_Config>
 8005f66:	4603      	mov	r3, r0
 8005f68:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f6a:	e003      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	74fb      	strb	r3, [r7, #19]
      break;
 8005f70:	e000      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005f72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f74:	7cfb      	ldrb	r3, [r7, #19]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10b      	bne.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005f7a:	4b52      	ldr	r3, [pc, #328]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f88:	494e      	ldr	r1, [pc, #312]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005f90:	e001      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f92:	7cfb      	ldrb	r3, [r7, #19]
 8005f94:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	f000 809f 	beq.w	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005fa8:	4b46      	ldr	r3, [pc, #280]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e000      	b.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00d      	beq.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fbe:	4b41      	ldr	r3, [pc, #260]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc2:	4a40      	ldr	r2, [pc, #256]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fca:	4b3e      	ldr	r3, [pc, #248]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fd2:	60bb      	str	r3, [r7, #8]
 8005fd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005fda:	4b3b      	ldr	r3, [pc, #236]	@ (80060c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a3a      	ldr	r2, [pc, #232]	@ (80060c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fe4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005fe6:	f7fb fc23 	bl	8001830 <HAL_GetTick>
 8005fea:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005fec:	e009      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fee:	f7fb fc1f 	bl	8001830 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d902      	bls.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	74fb      	strb	r3, [r7, #19]
        break;
 8006000:	e005      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006002:	4b31      	ldr	r3, [pc, #196]	@ (80060c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800600a:	2b00      	cmp	r3, #0
 800600c:	d0ef      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800600e:	7cfb      	ldrb	r3, [r7, #19]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d15b      	bne.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006014:	4b2b      	ldr	r3, [pc, #172]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800601a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800601e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d01f      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	429a      	cmp	r2, r3
 8006030:	d019      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006032:	4b24      	ldr	r3, [pc, #144]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006038:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800603c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800603e:	4b21      	ldr	r3, [pc, #132]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006044:	4a1f      	ldr	r2, [pc, #124]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006046:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800604a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800604e:	4b1d      	ldr	r3, [pc, #116]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006050:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006054:	4a1b      	ldr	r2, [pc, #108]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006056:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800605a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800605e:	4a19      	ldr	r2, [pc, #100]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b00      	cmp	r3, #0
 800606e:	d016      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006070:	f7fb fbde 	bl	8001830 <HAL_GetTick>
 8006074:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006076:	e00b      	b.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006078:	f7fb fbda 	bl	8001830 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006086:	4293      	cmp	r3, r2
 8006088:	d902      	bls.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	74fb      	strb	r3, [r7, #19]
            break;
 800608e:	e006      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006090:	4b0c      	ldr	r3, [pc, #48]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b00      	cmp	r3, #0
 800609c:	d0ec      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800609e:	7cfb      	ldrb	r3, [r7, #19]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10c      	bne.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060a4:	4b07      	ldr	r3, [pc, #28]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060aa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060b4:	4903      	ldr	r1, [pc, #12]	@ (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80060bc:	e008      	b.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80060be:	7cfb      	ldrb	r3, [r7, #19]
 80060c0:	74bb      	strb	r3, [r7, #18]
 80060c2:	e005      	b.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80060c4:	40021000 	.word	0x40021000
 80060c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060cc:	7cfb      	ldrb	r3, [r7, #19]
 80060ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060d0:	7c7b      	ldrb	r3, [r7, #17]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d105      	bne.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060d6:	4ba0      	ldr	r3, [pc, #640]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060da:	4a9f      	ldr	r2, [pc, #636]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00a      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060ee:	4b9a      	ldr	r3, [pc, #616]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060f4:	f023 0203 	bic.w	r2, r3, #3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060fc:	4996      	ldr	r1, [pc, #600]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0302 	and.w	r3, r3, #2
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00a      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006110:	4b91      	ldr	r3, [pc, #580]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006116:	f023 020c 	bic.w	r2, r3, #12
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800611e:	498e      	ldr	r1, [pc, #568]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006120:	4313      	orrs	r3, r2
 8006122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0304 	and.w	r3, r3, #4
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00a      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006132:	4b89      	ldr	r3, [pc, #548]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006138:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006140:	4985      	ldr	r1, [pc, #532]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006142:	4313      	orrs	r3, r2
 8006144:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0308 	and.w	r3, r3, #8
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00a      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006154:	4b80      	ldr	r3, [pc, #512]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800615a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006162:	497d      	ldr	r1, [pc, #500]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006164:	4313      	orrs	r3, r2
 8006166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 0310 	and.w	r3, r3, #16
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00a      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006176:	4b78      	ldr	r3, [pc, #480]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800617c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006184:	4974      	ldr	r1, [pc, #464]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006186:	4313      	orrs	r3, r2
 8006188:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0320 	and.w	r3, r3, #32
 8006194:	2b00      	cmp	r3, #0
 8006196:	d00a      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006198:	4b6f      	ldr	r3, [pc, #444]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800619a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800619e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061a6:	496c      	ldr	r1, [pc, #432]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00a      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80061ba:	4b67      	ldr	r3, [pc, #412]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061c8:	4963      	ldr	r1, [pc, #396]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00a      	beq.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80061dc:	4b5e      	ldr	r3, [pc, #376]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061ea:	495b      	ldr	r1, [pc, #364]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00a      	beq.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061fe:	4b56      	ldr	r3, [pc, #344]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006204:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800620c:	4952      	ldr	r1, [pc, #328]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800620e:	4313      	orrs	r3, r2
 8006210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00a      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006220:	4b4d      	ldr	r3, [pc, #308]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006226:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800622e:	494a      	ldr	r1, [pc, #296]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006230:	4313      	orrs	r3, r2
 8006232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00a      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006242:	4b45      	ldr	r3, [pc, #276]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006248:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006250:	4941      	ldr	r1, [pc, #260]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006252:	4313      	orrs	r3, r2
 8006254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00a      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006264:	4b3c      	ldr	r3, [pc, #240]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006266:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800626a:	f023 0203 	bic.w	r2, r3, #3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006272:	4939      	ldr	r1, [pc, #228]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006274:	4313      	orrs	r3, r2
 8006276:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d028      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006286:	4b34      	ldr	r3, [pc, #208]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800628c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006294:	4930      	ldr	r1, [pc, #192]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006296:	4313      	orrs	r3, r2
 8006298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062a4:	d106      	bne.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062a6:	4b2c      	ldr	r3, [pc, #176]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	4a2b      	ldr	r2, [pc, #172]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062b0:	60d3      	str	r3, [r2, #12]
 80062b2:	e011      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062bc:	d10c      	bne.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	3304      	adds	r3, #4
 80062c2:	2101      	movs	r1, #1
 80062c4:	4618      	mov	r0, r3
 80062c6:	f000 f8f9 	bl	80064bc <RCCEx_PLLSAI1_Config>
 80062ca:	4603      	mov	r3, r0
 80062cc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80062ce:	7cfb      	ldrb	r3, [r7, #19]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d001      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80062d4:	7cfb      	ldrb	r3, [r7, #19]
 80062d6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d04d      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062ec:	d108      	bne.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80062ee:	4b1a      	ldr	r3, [pc, #104]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062f4:	4a18      	ldr	r2, [pc, #96]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062fa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80062fe:	e012      	b.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006300:	4b15      	ldr	r3, [pc, #84]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006302:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006306:	4a14      	ldr	r2, [pc, #80]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006308:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800630c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006310:	4b11      	ldr	r3, [pc, #68]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006316:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800631e:	490e      	ldr	r1, [pc, #56]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006320:	4313      	orrs	r3, r2
 8006322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800632a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800632e:	d106      	bne.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006330:	4b09      	ldr	r3, [pc, #36]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	4a08      	ldr	r2, [pc, #32]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006336:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800633a:	60d3      	str	r3, [r2, #12]
 800633c:	e020      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006342:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006346:	d109      	bne.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006348:	4b03      	ldr	r3, [pc, #12]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	4a02      	ldr	r2, [pc, #8]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800634e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006352:	60d3      	str	r3, [r2, #12]
 8006354:	e014      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006356:	bf00      	nop
 8006358:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006360:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006364:	d10c      	bne.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	3304      	adds	r3, #4
 800636a:	2101      	movs	r1, #1
 800636c:	4618      	mov	r0, r3
 800636e:	f000 f8a5 	bl	80064bc <RCCEx_PLLSAI1_Config>
 8006372:	4603      	mov	r3, r0
 8006374:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006376:	7cfb      	ldrb	r3, [r7, #19]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d001      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800637c:	7cfb      	ldrb	r3, [r7, #19]
 800637e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006388:	2b00      	cmp	r3, #0
 800638a:	d028      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800638c:	4b4a      	ldr	r3, [pc, #296]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800638e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006392:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800639a:	4947      	ldr	r1, [pc, #284]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800639c:	4313      	orrs	r3, r2
 800639e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063aa:	d106      	bne.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063ac:	4b42      	ldr	r3, [pc, #264]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	4a41      	ldr	r2, [pc, #260]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063b6:	60d3      	str	r3, [r2, #12]
 80063b8:	e011      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80063c2:	d10c      	bne.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	3304      	adds	r3, #4
 80063c8:	2101      	movs	r1, #1
 80063ca:	4618      	mov	r0, r3
 80063cc:	f000 f876 	bl	80064bc <RCCEx_PLLSAI1_Config>
 80063d0:	4603      	mov	r3, r0
 80063d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80063d4:	7cfb      	ldrb	r3, [r7, #19]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80063da:	7cfb      	ldrb	r3, [r7, #19]
 80063dc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d01e      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80063ea:	4b33      	ldr	r3, [pc, #204]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063f0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063fa:	492f      	ldr	r1, [pc, #188]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063fc:	4313      	orrs	r3, r2
 80063fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006408:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800640c:	d10c      	bne.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	3304      	adds	r3, #4
 8006412:	2102      	movs	r1, #2
 8006414:	4618      	mov	r0, r3
 8006416:	f000 f851 	bl	80064bc <RCCEx_PLLSAI1_Config>
 800641a:	4603      	mov	r3, r0
 800641c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800641e:	7cfb      	ldrb	r3, [r7, #19]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d001      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006424:	7cfb      	ldrb	r3, [r7, #19]
 8006426:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d00b      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006434:	4b20      	ldr	r3, [pc, #128]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006436:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800643a:	f023 0204 	bic.w	r2, r3, #4
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006444:	491c      	ldr	r1, [pc, #112]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006446:	4313      	orrs	r3, r2
 8006448:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00b      	beq.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006458:	4b17      	ldr	r3, [pc, #92]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800645a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800645e:	f023 0218 	bic.w	r2, r3, #24
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006468:	4913      	ldr	r1, [pc, #76]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800646a:	4313      	orrs	r3, r2
 800646c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006478:	2b00      	cmp	r3, #0
 800647a:	d017      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800647c:	4b0e      	ldr	r3, [pc, #56]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800647e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006482:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800648c:	490a      	ldr	r1, [pc, #40]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800648e:	4313      	orrs	r3, r2
 8006490:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800649a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800649e:	d105      	bne.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064a0:	4b05      	ldr	r3, [pc, #20]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	4a04      	ldr	r2, [pc, #16]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80064ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3718      	adds	r7, #24
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	40021000 	.word	0x40021000

080064bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064c6:	2300      	movs	r3, #0
 80064c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80064ca:	4b72      	ldr	r3, [pc, #456]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f003 0303 	and.w	r3, r3, #3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00e      	beq.n	80064f4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80064d6:	4b6f      	ldr	r3, [pc, #444]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	f003 0203 	and.w	r2, r3, #3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d103      	bne.n	80064ee <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
       ||
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d142      	bne.n	8006574 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	73fb      	strb	r3, [r7, #15]
 80064f2:	e03f      	b.n	8006574 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b03      	cmp	r3, #3
 80064fa:	d018      	beq.n	800652e <RCCEx_PLLSAI1_Config+0x72>
 80064fc:	2b03      	cmp	r3, #3
 80064fe:	d825      	bhi.n	800654c <RCCEx_PLLSAI1_Config+0x90>
 8006500:	2b01      	cmp	r3, #1
 8006502:	d002      	beq.n	800650a <RCCEx_PLLSAI1_Config+0x4e>
 8006504:	2b02      	cmp	r3, #2
 8006506:	d009      	beq.n	800651c <RCCEx_PLLSAI1_Config+0x60>
 8006508:	e020      	b.n	800654c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800650a:	4b62      	ldr	r3, [pc, #392]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0302 	and.w	r3, r3, #2
 8006512:	2b00      	cmp	r3, #0
 8006514:	d11d      	bne.n	8006552 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800651a:	e01a      	b.n	8006552 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800651c:	4b5d      	ldr	r3, [pc, #372]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006524:	2b00      	cmp	r3, #0
 8006526:	d116      	bne.n	8006556 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800652c:	e013      	b.n	8006556 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800652e:	4b59      	ldr	r3, [pc, #356]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d10f      	bne.n	800655a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800653a:	4b56      	ldr	r3, [pc, #344]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d109      	bne.n	800655a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800654a:	e006      	b.n	800655a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	73fb      	strb	r3, [r7, #15]
      break;
 8006550:	e004      	b.n	800655c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006552:	bf00      	nop
 8006554:	e002      	b.n	800655c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006556:	bf00      	nop
 8006558:	e000      	b.n	800655c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800655a:	bf00      	nop
    }

    if(status == HAL_OK)
 800655c:	7bfb      	ldrb	r3, [r7, #15]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d108      	bne.n	8006574 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006562:	4b4c      	ldr	r3, [pc, #304]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	f023 0203 	bic.w	r2, r3, #3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4949      	ldr	r1, [pc, #292]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006570:	4313      	orrs	r3, r2
 8006572:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006574:	7bfb      	ldrb	r3, [r7, #15]
 8006576:	2b00      	cmp	r3, #0
 8006578:	f040 8086 	bne.w	8006688 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800657c:	4b45      	ldr	r3, [pc, #276]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a44      	ldr	r2, [pc, #272]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006582:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006586:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006588:	f7fb f952 	bl	8001830 <HAL_GetTick>
 800658c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800658e:	e009      	b.n	80065a4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006590:	f7fb f94e 	bl	8001830 <HAL_GetTick>
 8006594:	4602      	mov	r2, r0
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	2b02      	cmp	r3, #2
 800659c:	d902      	bls.n	80065a4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	73fb      	strb	r3, [r7, #15]
        break;
 80065a2:	e005      	b.n	80065b0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065a4:	4b3b      	ldr	r3, [pc, #236]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1ef      	bne.n	8006590 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d168      	bne.n	8006688 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d113      	bne.n	80065e4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80065bc:	4b35      	ldr	r3, [pc, #212]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065be:	691a      	ldr	r2, [r3, #16]
 80065c0:	4b35      	ldr	r3, [pc, #212]	@ (8006698 <RCCEx_PLLSAI1_Config+0x1dc>)
 80065c2:	4013      	ands	r3, r2
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	6892      	ldr	r2, [r2, #8]
 80065c8:	0211      	lsls	r1, r2, #8
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	68d2      	ldr	r2, [r2, #12]
 80065ce:	06d2      	lsls	r2, r2, #27
 80065d0:	4311      	orrs	r1, r2
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	6852      	ldr	r2, [r2, #4]
 80065d6:	3a01      	subs	r2, #1
 80065d8:	0112      	lsls	r2, r2, #4
 80065da:	430a      	orrs	r2, r1
 80065dc:	492d      	ldr	r1, [pc, #180]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	610b      	str	r3, [r1, #16]
 80065e2:	e02d      	b.n	8006640 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d115      	bne.n	8006616 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80065ea:	4b2a      	ldr	r3, [pc, #168]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065ec:	691a      	ldr	r2, [r3, #16]
 80065ee:	4b2b      	ldr	r3, [pc, #172]	@ (800669c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065f0:	4013      	ands	r3, r2
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	6892      	ldr	r2, [r2, #8]
 80065f6:	0211      	lsls	r1, r2, #8
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6912      	ldr	r2, [r2, #16]
 80065fc:	0852      	lsrs	r2, r2, #1
 80065fe:	3a01      	subs	r2, #1
 8006600:	0552      	lsls	r2, r2, #21
 8006602:	4311      	orrs	r1, r2
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	6852      	ldr	r2, [r2, #4]
 8006608:	3a01      	subs	r2, #1
 800660a:	0112      	lsls	r2, r2, #4
 800660c:	430a      	orrs	r2, r1
 800660e:	4921      	ldr	r1, [pc, #132]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006610:	4313      	orrs	r3, r2
 8006612:	610b      	str	r3, [r1, #16]
 8006614:	e014      	b.n	8006640 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006616:	4b1f      	ldr	r3, [pc, #124]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006618:	691a      	ldr	r2, [r3, #16]
 800661a:	4b21      	ldr	r3, [pc, #132]	@ (80066a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800661c:	4013      	ands	r3, r2
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	6892      	ldr	r2, [r2, #8]
 8006622:	0211      	lsls	r1, r2, #8
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	6952      	ldr	r2, [r2, #20]
 8006628:	0852      	lsrs	r2, r2, #1
 800662a:	3a01      	subs	r2, #1
 800662c:	0652      	lsls	r2, r2, #25
 800662e:	4311      	orrs	r1, r2
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	6852      	ldr	r2, [r2, #4]
 8006634:	3a01      	subs	r2, #1
 8006636:	0112      	lsls	r2, r2, #4
 8006638:	430a      	orrs	r2, r1
 800663a:	4916      	ldr	r1, [pc, #88]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 800663c:	4313      	orrs	r3, r2
 800663e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006640:	4b14      	ldr	r3, [pc, #80]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a13      	ldr	r2, [pc, #76]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006646:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800664a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800664c:	f7fb f8f0 	bl	8001830 <HAL_GetTick>
 8006650:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006652:	e009      	b.n	8006668 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006654:	f7fb f8ec 	bl	8001830 <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	2b02      	cmp	r3, #2
 8006660:	d902      	bls.n	8006668 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	73fb      	strb	r3, [r7, #15]
          break;
 8006666:	e005      	b.n	8006674 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006668:	4b0a      	ldr	r3, [pc, #40]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006670:	2b00      	cmp	r3, #0
 8006672:	d0ef      	beq.n	8006654 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006674:	7bfb      	ldrb	r3, [r7, #15]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d106      	bne.n	8006688 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800667a:	4b06      	ldr	r3, [pc, #24]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 800667c:	691a      	ldr	r2, [r3, #16]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	699b      	ldr	r3, [r3, #24]
 8006682:	4904      	ldr	r1, [pc, #16]	@ (8006694 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006684:	4313      	orrs	r3, r2
 8006686:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006688:	7bfb      	ldrb	r3, [r7, #15]
}
 800668a:	4618      	mov	r0, r3
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	40021000 	.word	0x40021000
 8006698:	07ff800f 	.word	0x07ff800f
 800669c:	ff9f800f 	.word	0xff9f800f
 80066a0:	f9ff800f 	.word	0xf9ff800f

080066a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066ae:	2300      	movs	r3, #0
 80066b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80066b2:	4b72      	ldr	r3, [pc, #456]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	f003 0303 	and.w	r3, r3, #3
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00e      	beq.n	80066dc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80066be:	4b6f      	ldr	r3, [pc, #444]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	f003 0203 	and.w	r2, r3, #3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d103      	bne.n	80066d6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
       ||
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d142      	bne.n	800675c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	73fb      	strb	r3, [r7, #15]
 80066da:	e03f      	b.n	800675c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2b03      	cmp	r3, #3
 80066e2:	d018      	beq.n	8006716 <RCCEx_PLLSAI2_Config+0x72>
 80066e4:	2b03      	cmp	r3, #3
 80066e6:	d825      	bhi.n	8006734 <RCCEx_PLLSAI2_Config+0x90>
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d002      	beq.n	80066f2 <RCCEx_PLLSAI2_Config+0x4e>
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	d009      	beq.n	8006704 <RCCEx_PLLSAI2_Config+0x60>
 80066f0:	e020      	b.n	8006734 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80066f2:	4b62      	ldr	r3, [pc, #392]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d11d      	bne.n	800673a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006702:	e01a      	b.n	800673a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006704:	4b5d      	ldr	r3, [pc, #372]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800670c:	2b00      	cmp	r3, #0
 800670e:	d116      	bne.n	800673e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006714:	e013      	b.n	800673e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006716:	4b59      	ldr	r3, [pc, #356]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10f      	bne.n	8006742 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006722:	4b56      	ldr	r3, [pc, #344]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800672a:	2b00      	cmp	r3, #0
 800672c:	d109      	bne.n	8006742 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006732:	e006      	b.n	8006742 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	73fb      	strb	r3, [r7, #15]
      break;
 8006738:	e004      	b.n	8006744 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800673a:	bf00      	nop
 800673c:	e002      	b.n	8006744 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800673e:	bf00      	nop
 8006740:	e000      	b.n	8006744 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006742:	bf00      	nop
    }

    if(status == HAL_OK)
 8006744:	7bfb      	ldrb	r3, [r7, #15]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d108      	bne.n	800675c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800674a:	4b4c      	ldr	r3, [pc, #304]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f023 0203 	bic.w	r2, r3, #3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4949      	ldr	r1, [pc, #292]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006758:	4313      	orrs	r3, r2
 800675a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800675c:	7bfb      	ldrb	r3, [r7, #15]
 800675e:	2b00      	cmp	r3, #0
 8006760:	f040 8086 	bne.w	8006870 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006764:	4b45      	ldr	r3, [pc, #276]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a44      	ldr	r2, [pc, #272]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 800676a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800676e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006770:	f7fb f85e 	bl	8001830 <HAL_GetTick>
 8006774:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006776:	e009      	b.n	800678c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006778:	f7fb f85a 	bl	8001830 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	2b02      	cmp	r3, #2
 8006784:	d902      	bls.n	800678c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006786:	2303      	movs	r3, #3
 8006788:	73fb      	strb	r3, [r7, #15]
        break;
 800678a:	e005      	b.n	8006798 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800678c:	4b3b      	ldr	r3, [pc, #236]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d1ef      	bne.n	8006778 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006798:	7bfb      	ldrb	r3, [r7, #15]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d168      	bne.n	8006870 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d113      	bne.n	80067cc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067a4:	4b35      	ldr	r3, [pc, #212]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 80067a6:	695a      	ldr	r2, [r3, #20]
 80067a8:	4b35      	ldr	r3, [pc, #212]	@ (8006880 <RCCEx_PLLSAI2_Config+0x1dc>)
 80067aa:	4013      	ands	r3, r2
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	6892      	ldr	r2, [r2, #8]
 80067b0:	0211      	lsls	r1, r2, #8
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	68d2      	ldr	r2, [r2, #12]
 80067b6:	06d2      	lsls	r2, r2, #27
 80067b8:	4311      	orrs	r1, r2
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	6852      	ldr	r2, [r2, #4]
 80067be:	3a01      	subs	r2, #1
 80067c0:	0112      	lsls	r2, r2, #4
 80067c2:	430a      	orrs	r2, r1
 80067c4:	492d      	ldr	r1, [pc, #180]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 80067c6:	4313      	orrs	r3, r2
 80067c8:	614b      	str	r3, [r1, #20]
 80067ca:	e02d      	b.n	8006828 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d115      	bne.n	80067fe <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067d2:	4b2a      	ldr	r3, [pc, #168]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 80067d4:	695a      	ldr	r2, [r3, #20]
 80067d6:	4b2b      	ldr	r3, [pc, #172]	@ (8006884 <RCCEx_PLLSAI2_Config+0x1e0>)
 80067d8:	4013      	ands	r3, r2
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	6892      	ldr	r2, [r2, #8]
 80067de:	0211      	lsls	r1, r2, #8
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	6912      	ldr	r2, [r2, #16]
 80067e4:	0852      	lsrs	r2, r2, #1
 80067e6:	3a01      	subs	r2, #1
 80067e8:	0552      	lsls	r2, r2, #21
 80067ea:	4311      	orrs	r1, r2
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	6852      	ldr	r2, [r2, #4]
 80067f0:	3a01      	subs	r2, #1
 80067f2:	0112      	lsls	r2, r2, #4
 80067f4:	430a      	orrs	r2, r1
 80067f6:	4921      	ldr	r1, [pc, #132]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 80067f8:	4313      	orrs	r3, r2
 80067fa:	614b      	str	r3, [r1, #20]
 80067fc:	e014      	b.n	8006828 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067fe:	4b1f      	ldr	r3, [pc, #124]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006800:	695a      	ldr	r2, [r3, #20]
 8006802:	4b21      	ldr	r3, [pc, #132]	@ (8006888 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006804:	4013      	ands	r3, r2
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	6892      	ldr	r2, [r2, #8]
 800680a:	0211      	lsls	r1, r2, #8
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	6952      	ldr	r2, [r2, #20]
 8006810:	0852      	lsrs	r2, r2, #1
 8006812:	3a01      	subs	r2, #1
 8006814:	0652      	lsls	r2, r2, #25
 8006816:	4311      	orrs	r1, r2
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	6852      	ldr	r2, [r2, #4]
 800681c:	3a01      	subs	r2, #1
 800681e:	0112      	lsls	r2, r2, #4
 8006820:	430a      	orrs	r2, r1
 8006822:	4916      	ldr	r1, [pc, #88]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006824:	4313      	orrs	r3, r2
 8006826:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006828:	4b14      	ldr	r3, [pc, #80]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a13      	ldr	r2, [pc, #76]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 800682e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006832:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006834:	f7fa fffc 	bl	8001830 <HAL_GetTick>
 8006838:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800683a:	e009      	b.n	8006850 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800683c:	f7fa fff8 	bl	8001830 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	2b02      	cmp	r3, #2
 8006848:	d902      	bls.n	8006850 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	73fb      	strb	r3, [r7, #15]
          break;
 800684e:	e005      	b.n	800685c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006850:	4b0a      	ldr	r3, [pc, #40]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d0ef      	beq.n	800683c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800685c:	7bfb      	ldrb	r3, [r7, #15]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d106      	bne.n	8006870 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006862:	4b06      	ldr	r3, [pc, #24]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006864:	695a      	ldr	r2, [r3, #20]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	4904      	ldr	r1, [pc, #16]	@ (800687c <RCCEx_PLLSAI2_Config+0x1d8>)
 800686c:	4313      	orrs	r3, r2
 800686e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006870:	7bfb      	ldrb	r3, [r7, #15]
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	40021000 	.word	0x40021000
 8006880:	07ff800f 	.word	0x07ff800f
 8006884:	ff9f800f 	.word	0xff9f800f
 8006888:	f9ff800f 	.word	0xf9ff800f

0800688c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d101      	bne.n	800689e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e049      	b.n	8006932 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d106      	bne.n	80068b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f7fa fd94 	bl	80013e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2202      	movs	r2, #2
 80068bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	3304      	adds	r3, #4
 80068c8:	4619      	mov	r1, r3
 80068ca:	4610      	mov	r0, r2
 80068cc:	f000 fb02 	bl	8006ed4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006930:	2300      	movs	r3, #0
}
 8006932:	4618      	mov	r0, r3
 8006934:	3708      	adds	r7, #8
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
	...

0800693c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800693c:	b480      	push	{r7}
 800693e:	b085      	sub	sp, #20
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800694a:	b2db      	uxtb	r3, r3
 800694c:	2b01      	cmp	r3, #1
 800694e:	d001      	beq.n	8006954 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	e047      	b.n	80069e4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2202      	movs	r2, #2
 8006958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a23      	ldr	r2, [pc, #140]	@ (80069f0 <HAL_TIM_Base_Start+0xb4>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d01d      	beq.n	80069a2 <HAL_TIM_Base_Start+0x66>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800696e:	d018      	beq.n	80069a2 <HAL_TIM_Base_Start+0x66>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a1f      	ldr	r2, [pc, #124]	@ (80069f4 <HAL_TIM_Base_Start+0xb8>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d013      	beq.n	80069a2 <HAL_TIM_Base_Start+0x66>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a1e      	ldr	r2, [pc, #120]	@ (80069f8 <HAL_TIM_Base_Start+0xbc>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d00e      	beq.n	80069a2 <HAL_TIM_Base_Start+0x66>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a1c      	ldr	r2, [pc, #112]	@ (80069fc <HAL_TIM_Base_Start+0xc0>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d009      	beq.n	80069a2 <HAL_TIM_Base_Start+0x66>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a1b      	ldr	r2, [pc, #108]	@ (8006a00 <HAL_TIM_Base_Start+0xc4>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d004      	beq.n	80069a2 <HAL_TIM_Base_Start+0x66>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a19      	ldr	r2, [pc, #100]	@ (8006a04 <HAL_TIM_Base_Start+0xc8>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d115      	bne.n	80069ce <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	689a      	ldr	r2, [r3, #8]
 80069a8:	4b17      	ldr	r3, [pc, #92]	@ (8006a08 <HAL_TIM_Base_Start+0xcc>)
 80069aa:	4013      	ands	r3, r2
 80069ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b06      	cmp	r3, #6
 80069b2:	d015      	beq.n	80069e0 <HAL_TIM_Base_Start+0xa4>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069ba:	d011      	beq.n	80069e0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f042 0201 	orr.w	r2, r2, #1
 80069ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069cc:	e008      	b.n	80069e0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f042 0201 	orr.w	r2, r2, #1
 80069dc:	601a      	str	r2, [r3, #0]
 80069de:	e000      	b.n	80069e2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3714      	adds	r7, #20
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr
 80069f0:	40012c00 	.word	0x40012c00
 80069f4:	40000400 	.word	0x40000400
 80069f8:	40000800 	.word	0x40000800
 80069fc:	40000c00 	.word	0x40000c00
 8006a00:	40013400 	.word	0x40013400
 8006a04:	40014000 	.word	0x40014000
 8006a08:	00010007 	.word	0x00010007

08006a0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b085      	sub	sp, #20
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d001      	beq.n	8006a24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e04f      	b.n	8006ac4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2202      	movs	r2, #2
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68da      	ldr	r2, [r3, #12]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f042 0201 	orr.w	r2, r2, #1
 8006a3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a23      	ldr	r2, [pc, #140]	@ (8006ad0 <HAL_TIM_Base_Start_IT+0xc4>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d01d      	beq.n	8006a82 <HAL_TIM_Base_Start_IT+0x76>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a4e:	d018      	beq.n	8006a82 <HAL_TIM_Base_Start_IT+0x76>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a1f      	ldr	r2, [pc, #124]	@ (8006ad4 <HAL_TIM_Base_Start_IT+0xc8>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d013      	beq.n	8006a82 <HAL_TIM_Base_Start_IT+0x76>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad8 <HAL_TIM_Base_Start_IT+0xcc>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d00e      	beq.n	8006a82 <HAL_TIM_Base_Start_IT+0x76>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a1c      	ldr	r2, [pc, #112]	@ (8006adc <HAL_TIM_Base_Start_IT+0xd0>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d009      	beq.n	8006a82 <HAL_TIM_Base_Start_IT+0x76>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a1b      	ldr	r2, [pc, #108]	@ (8006ae0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d004      	beq.n	8006a82 <HAL_TIM_Base_Start_IT+0x76>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a19      	ldr	r2, [pc, #100]	@ (8006ae4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d115      	bne.n	8006aae <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	689a      	ldr	r2, [r3, #8]
 8006a88:	4b17      	ldr	r3, [pc, #92]	@ (8006ae8 <HAL_TIM_Base_Start_IT+0xdc>)
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2b06      	cmp	r3, #6
 8006a92:	d015      	beq.n	8006ac0 <HAL_TIM_Base_Start_IT+0xb4>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a9a:	d011      	beq.n	8006ac0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f042 0201 	orr.w	r2, r2, #1
 8006aaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aac:	e008      	b.n	8006ac0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f042 0201 	orr.w	r2, r2, #1
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	e000      	b.n	8006ac2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ac0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3714      	adds	r7, #20
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr
 8006ad0:	40012c00 	.word	0x40012c00
 8006ad4:	40000400 	.word	0x40000400
 8006ad8:	40000800 	.word	0x40000800
 8006adc:	40000c00 	.word	0x40000c00
 8006ae0:	40013400 	.word	0x40013400
 8006ae4:	40014000 	.word	0x40014000
 8006ae8:	00010007 	.word	0x00010007

08006aec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	f003 0302 	and.w	r3, r3, #2
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d020      	beq.n	8006b50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d01b      	beq.n	8006b50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f06f 0202 	mvn.w	r2, #2
 8006b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2201      	movs	r2, #1
 8006b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	f003 0303 	and.w	r3, r3, #3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f9ad 	bl	8006e96 <HAL_TIM_IC_CaptureCallback>
 8006b3c:	e005      	b.n	8006b4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f99f 	bl	8006e82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 f9b0 	bl	8006eaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	f003 0304 	and.w	r3, r3, #4
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d020      	beq.n	8006b9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f003 0304 	and.w	r3, r3, #4
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d01b      	beq.n	8006b9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f06f 0204 	mvn.w	r2, #4
 8006b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2202      	movs	r2, #2
 8006b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d003      	beq.n	8006b8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 f987 	bl	8006e96 <HAL_TIM_IC_CaptureCallback>
 8006b88:	e005      	b.n	8006b96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 f979 	bl	8006e82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f000 f98a 	bl	8006eaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	f003 0308 	and.w	r3, r3, #8
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d020      	beq.n	8006be8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f003 0308 	and.w	r3, r3, #8
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d01b      	beq.n	8006be8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f06f 0208 	mvn.w	r2, #8
 8006bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2204      	movs	r2, #4
 8006bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	f003 0303 	and.w	r3, r3, #3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f961 	bl	8006e96 <HAL_TIM_IC_CaptureCallback>
 8006bd4:	e005      	b.n	8006be2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 f953 	bl	8006e82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f964 	bl	8006eaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	f003 0310 	and.w	r3, r3, #16
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d020      	beq.n	8006c34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f003 0310 	and.w	r3, r3, #16
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d01b      	beq.n	8006c34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f06f 0210 	mvn.w	r2, #16
 8006c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2208      	movs	r2, #8
 8006c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d003      	beq.n	8006c22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f93b 	bl	8006e96 <HAL_TIM_IC_CaptureCallback>
 8006c20:	e005      	b.n	8006c2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f000 f92d 	bl	8006e82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 f93e 	bl	8006eaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	f003 0301 	and.w	r3, r3, #1
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00c      	beq.n	8006c58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d007      	beq.n	8006c58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f06f 0201 	mvn.w	r2, #1
 8006c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f7fa f844 	bl	8000ce0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00c      	beq.n	8006c7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d007      	beq.n	8006c7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 faf2 	bl	8007260 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00c      	beq.n	8006ca0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d007      	beq.n	8006ca0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 faea 	bl	8007274 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00c      	beq.n	8006cc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d007      	beq.n	8006cc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 f8fd 	bl	8006ebe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	f003 0320 	and.w	r3, r3, #32
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00c      	beq.n	8006ce8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f003 0320 	and.w	r3, r3, #32
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d007      	beq.n	8006ce8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f06f 0220 	mvn.w	r2, #32
 8006ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 fab2 	bl	800724c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ce8:	bf00      	nop
 8006cea:	3710      	adds	r7, #16
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d101      	bne.n	8006d0c <HAL_TIM_ConfigClockSource+0x1c>
 8006d08:	2302      	movs	r3, #2
 8006d0a:	e0b6      	b.n	8006e7a <HAL_TIM_ConfigClockSource+0x18a>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2202      	movs	r2, #2
 8006d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006d2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68ba      	ldr	r2, [r7, #8]
 8006d3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d48:	d03e      	beq.n	8006dc8 <HAL_TIM_ConfigClockSource+0xd8>
 8006d4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d4e:	f200 8087 	bhi.w	8006e60 <HAL_TIM_ConfigClockSource+0x170>
 8006d52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d56:	f000 8086 	beq.w	8006e66 <HAL_TIM_ConfigClockSource+0x176>
 8006d5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d5e:	d87f      	bhi.n	8006e60 <HAL_TIM_ConfigClockSource+0x170>
 8006d60:	2b70      	cmp	r3, #112	@ 0x70
 8006d62:	d01a      	beq.n	8006d9a <HAL_TIM_ConfigClockSource+0xaa>
 8006d64:	2b70      	cmp	r3, #112	@ 0x70
 8006d66:	d87b      	bhi.n	8006e60 <HAL_TIM_ConfigClockSource+0x170>
 8006d68:	2b60      	cmp	r3, #96	@ 0x60
 8006d6a:	d050      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x11e>
 8006d6c:	2b60      	cmp	r3, #96	@ 0x60
 8006d6e:	d877      	bhi.n	8006e60 <HAL_TIM_ConfigClockSource+0x170>
 8006d70:	2b50      	cmp	r3, #80	@ 0x50
 8006d72:	d03c      	beq.n	8006dee <HAL_TIM_ConfigClockSource+0xfe>
 8006d74:	2b50      	cmp	r3, #80	@ 0x50
 8006d76:	d873      	bhi.n	8006e60 <HAL_TIM_ConfigClockSource+0x170>
 8006d78:	2b40      	cmp	r3, #64	@ 0x40
 8006d7a:	d058      	beq.n	8006e2e <HAL_TIM_ConfigClockSource+0x13e>
 8006d7c:	2b40      	cmp	r3, #64	@ 0x40
 8006d7e:	d86f      	bhi.n	8006e60 <HAL_TIM_ConfigClockSource+0x170>
 8006d80:	2b30      	cmp	r3, #48	@ 0x30
 8006d82:	d064      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0x15e>
 8006d84:	2b30      	cmp	r3, #48	@ 0x30
 8006d86:	d86b      	bhi.n	8006e60 <HAL_TIM_ConfigClockSource+0x170>
 8006d88:	2b20      	cmp	r3, #32
 8006d8a:	d060      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0x15e>
 8006d8c:	2b20      	cmp	r3, #32
 8006d8e:	d867      	bhi.n	8006e60 <HAL_TIM_ConfigClockSource+0x170>
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d05c      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0x15e>
 8006d94:	2b10      	cmp	r3, #16
 8006d96:	d05a      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0x15e>
 8006d98:	e062      	b.n	8006e60 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006daa:	f000 f9a7 	bl	80070fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006dbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	609a      	str	r2, [r3, #8]
      break;
 8006dc6:	e04f      	b.n	8006e68 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006dd8:	f000 f990 	bl	80070fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689a      	ldr	r2, [r3, #8]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006dea:	609a      	str	r2, [r3, #8]
      break;
 8006dec:	e03c      	b.n	8006e68 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	f000 f904 	bl	8007008 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2150      	movs	r1, #80	@ 0x50
 8006e06:	4618      	mov	r0, r3
 8006e08:	f000 f95d 	bl	80070c6 <TIM_ITRx_SetConfig>
      break;
 8006e0c:	e02c      	b.n	8006e68 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	f000 f923 	bl	8007066 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2160      	movs	r1, #96	@ 0x60
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 f94d 	bl	80070c6 <TIM_ITRx_SetConfig>
      break;
 8006e2c:	e01c      	b.n	8006e68 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	f000 f8e4 	bl	8007008 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2140      	movs	r1, #64	@ 0x40
 8006e46:	4618      	mov	r0, r3
 8006e48:	f000 f93d 	bl	80070c6 <TIM_ITRx_SetConfig>
      break;
 8006e4c:	e00c      	b.n	8006e68 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4619      	mov	r1, r3
 8006e58:	4610      	mov	r0, r2
 8006e5a:	f000 f934 	bl	80070c6 <TIM_ITRx_SetConfig>
      break;
 8006e5e:	e003      	b.n	8006e68 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	73fb      	strb	r3, [r7, #15]
      break;
 8006e64:	e000      	b.n	8006e68 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006e66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}

08006e82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e82:	b480      	push	{r7}
 8006e84:	b083      	sub	sp, #12
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e8a:	bf00      	nop
 8006e8c:	370c      	adds	r7, #12
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b083      	sub	sp, #12
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e9e:	bf00      	nop
 8006ea0:	370c      	adds	r7, #12
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr

08006eaa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006eaa:	b480      	push	{r7}
 8006eac:	b083      	sub	sp, #12
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006eb2:	bf00      	nop
 8006eb4:	370c      	adds	r7, #12
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr

08006ebe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ebe:	b480      	push	{r7}
 8006ec0:	b083      	sub	sp, #12
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ec6:	bf00      	nop
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
	...

08006ed4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a40      	ldr	r2, [pc, #256]	@ (8006fe8 <TIM_Base_SetConfig+0x114>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d013      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef2:	d00f      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4a3d      	ldr	r2, [pc, #244]	@ (8006fec <TIM_Base_SetConfig+0x118>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d00b      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	4a3c      	ldr	r2, [pc, #240]	@ (8006ff0 <TIM_Base_SetConfig+0x11c>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d007      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4a3b      	ldr	r2, [pc, #236]	@ (8006ff4 <TIM_Base_SetConfig+0x120>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d003      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	4a3a      	ldr	r2, [pc, #232]	@ (8006ff8 <TIM_Base_SetConfig+0x124>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d108      	bne.n	8006f26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a2f      	ldr	r2, [pc, #188]	@ (8006fe8 <TIM_Base_SetConfig+0x114>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d01f      	beq.n	8006f6e <TIM_Base_SetConfig+0x9a>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f34:	d01b      	beq.n	8006f6e <TIM_Base_SetConfig+0x9a>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a2c      	ldr	r2, [pc, #176]	@ (8006fec <TIM_Base_SetConfig+0x118>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d017      	beq.n	8006f6e <TIM_Base_SetConfig+0x9a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a2b      	ldr	r2, [pc, #172]	@ (8006ff0 <TIM_Base_SetConfig+0x11c>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d013      	beq.n	8006f6e <TIM_Base_SetConfig+0x9a>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a2a      	ldr	r2, [pc, #168]	@ (8006ff4 <TIM_Base_SetConfig+0x120>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d00f      	beq.n	8006f6e <TIM_Base_SetConfig+0x9a>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a29      	ldr	r2, [pc, #164]	@ (8006ff8 <TIM_Base_SetConfig+0x124>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d00b      	beq.n	8006f6e <TIM_Base_SetConfig+0x9a>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a28      	ldr	r2, [pc, #160]	@ (8006ffc <TIM_Base_SetConfig+0x128>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d007      	beq.n	8006f6e <TIM_Base_SetConfig+0x9a>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a27      	ldr	r2, [pc, #156]	@ (8007000 <TIM_Base_SetConfig+0x12c>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d003      	beq.n	8006f6e <TIM_Base_SetConfig+0x9a>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a26      	ldr	r2, [pc, #152]	@ (8007004 <TIM_Base_SetConfig+0x130>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d108      	bne.n	8006f80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	689a      	ldr	r2, [r3, #8]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a10      	ldr	r2, [pc, #64]	@ (8006fe8 <TIM_Base_SetConfig+0x114>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d00f      	beq.n	8006fcc <TIM_Base_SetConfig+0xf8>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a12      	ldr	r2, [pc, #72]	@ (8006ff8 <TIM_Base_SetConfig+0x124>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d00b      	beq.n	8006fcc <TIM_Base_SetConfig+0xf8>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a11      	ldr	r2, [pc, #68]	@ (8006ffc <TIM_Base_SetConfig+0x128>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d007      	beq.n	8006fcc <TIM_Base_SetConfig+0xf8>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a10      	ldr	r2, [pc, #64]	@ (8007000 <TIM_Base_SetConfig+0x12c>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d003      	beq.n	8006fcc <TIM_Base_SetConfig+0xf8>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a0f      	ldr	r2, [pc, #60]	@ (8007004 <TIM_Base_SetConfig+0x130>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d103      	bne.n	8006fd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	691a      	ldr	r2, [r3, #16]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	615a      	str	r2, [r3, #20]
}
 8006fda:	bf00      	nop
 8006fdc:	3714      	adds	r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	40012c00 	.word	0x40012c00
 8006fec:	40000400 	.word	0x40000400
 8006ff0:	40000800 	.word	0x40000800
 8006ff4:	40000c00 	.word	0x40000c00
 8006ff8:	40013400 	.word	0x40013400
 8006ffc:	40014000 	.word	0x40014000
 8007000:	40014400 	.word	0x40014400
 8007004:	40014800 	.word	0x40014800

08007008 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007008:	b480      	push	{r7}
 800700a:	b087      	sub	sp, #28
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6a1b      	ldr	r3, [r3, #32]
 8007018:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	f023 0201 	bic.w	r2, r3, #1
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007032:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	693a      	ldr	r2, [r7, #16]
 800703a:	4313      	orrs	r3, r2
 800703c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f023 030a 	bic.w	r3, r3, #10
 8007044:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	4313      	orrs	r3, r2
 800704c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	693a      	ldr	r2, [r7, #16]
 8007052:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	621a      	str	r2, [r3, #32]
}
 800705a:	bf00      	nop
 800705c:	371c      	adds	r7, #28
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007066:	b480      	push	{r7}
 8007068:	b087      	sub	sp, #28
 800706a:	af00      	add	r7, sp, #0
 800706c:	60f8      	str	r0, [r7, #12]
 800706e:	60b9      	str	r1, [r7, #8]
 8007070:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6a1b      	ldr	r3, [r3, #32]
 8007076:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6a1b      	ldr	r3, [r3, #32]
 800707c:	f023 0210 	bic.w	r2, r3, #16
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	699b      	ldr	r3, [r3, #24]
 8007088:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007090:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	031b      	lsls	r3, r3, #12
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	4313      	orrs	r3, r2
 800709a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80070a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	011b      	lsls	r3, r3, #4
 80070a8:	697a      	ldr	r2, [r7, #20]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	621a      	str	r2, [r3, #32]
}
 80070ba:	bf00      	nop
 80070bc:	371c      	adds	r7, #28
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr

080070c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070c6:	b480      	push	{r7}
 80070c8:	b085      	sub	sp, #20
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
 80070ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	f043 0307 	orr.w	r3, r3, #7
 80070e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	609a      	str	r2, [r3, #8]
}
 80070f0:	bf00      	nop
 80070f2:	3714      	adds	r7, #20
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b087      	sub	sp, #28
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007116:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	021a      	lsls	r2, r3, #8
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	431a      	orrs	r2, r3
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	4313      	orrs	r3, r2
 8007124:	697a      	ldr	r2, [r7, #20]
 8007126:	4313      	orrs	r3, r2
 8007128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	697a      	ldr	r2, [r7, #20]
 800712e:	609a      	str	r2, [r3, #8]
}
 8007130:	bf00      	nop
 8007132:	371c      	adds	r7, #28
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800714c:	2b01      	cmp	r3, #1
 800714e:	d101      	bne.n	8007154 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007150:	2302      	movs	r3, #2
 8007152:	e068      	b.n	8007226 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2202      	movs	r2, #2
 8007160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a2e      	ldr	r2, [pc, #184]	@ (8007234 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d004      	beq.n	8007188 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a2d      	ldr	r2, [pc, #180]	@ (8007238 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d108      	bne.n	800719a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800718e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	4313      	orrs	r3, r2
 8007198:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	68fa      	ldr	r2, [r7, #12]
 80071b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007234 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d01d      	beq.n	80071fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071c6:	d018      	beq.n	80071fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a1b      	ldr	r2, [pc, #108]	@ (800723c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d013      	beq.n	80071fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a1a      	ldr	r2, [pc, #104]	@ (8007240 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d00e      	beq.n	80071fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a18      	ldr	r2, [pc, #96]	@ (8007244 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d009      	beq.n	80071fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a13      	ldr	r2, [pc, #76]	@ (8007238 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d004      	beq.n	80071fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a14      	ldr	r2, [pc, #80]	@ (8007248 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d10c      	bne.n	8007214 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007200:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	68ba      	ldr	r2, [r7, #8]
 8007208:	4313      	orrs	r3, r2
 800720a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	68ba      	ldr	r2, [r7, #8]
 8007212:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	3714      	adds	r7, #20
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	40012c00 	.word	0x40012c00
 8007238:	40013400 	.word	0x40013400
 800723c:	40000400 	.word	0x40000400
 8007240:	40000800 	.word	0x40000800
 8007244:	40000c00 	.word	0x40000c00
 8007248:	40014000 	.word	0x40014000

0800724c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800727c:	bf00      	nop
 800727e:	370c      	adds	r7, #12
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e042      	b.n	8007320 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d106      	bne.n	80072b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f7fa f987 	bl	80015c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2224      	movs	r2, #36	@ 0x24
 80072b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f022 0201 	bic.w	r2, r2, #1
 80072c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d002      	beq.n	80072d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 fb24 	bl	8007920 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 f825 	bl	8007328 <UART_SetConfig>
 80072de:	4603      	mov	r3, r0
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d101      	bne.n	80072e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	e01b      	b.n	8007320 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685a      	ldr	r2, [r3, #4]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	689a      	ldr	r2, [r3, #8]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007306:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f042 0201 	orr.w	r2, r2, #1
 8007316:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 fba3 	bl	8007a64 <UART_CheckIdleState>
 800731e:	4603      	mov	r3, r0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3708      	adds	r7, #8
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800732c:	b08c      	sub	sp, #48	@ 0x30
 800732e:	af00      	add	r7, sp, #0
 8007330:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007332:	2300      	movs	r3, #0
 8007334:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	689a      	ldr	r2, [r3, #8]
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	691b      	ldr	r3, [r3, #16]
 8007340:	431a      	orrs	r2, r3
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	695b      	ldr	r3, [r3, #20]
 8007346:	431a      	orrs	r2, r3
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	69db      	ldr	r3, [r3, #28]
 800734c:	4313      	orrs	r3, r2
 800734e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	4baa      	ldr	r3, [pc, #680]	@ (8007600 <UART_SetConfig+0x2d8>)
 8007358:	4013      	ands	r3, r2
 800735a:	697a      	ldr	r2, [r7, #20]
 800735c:	6812      	ldr	r2, [r2, #0]
 800735e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007360:	430b      	orrs	r3, r1
 8007362:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	68da      	ldr	r2, [r3, #12]
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	430a      	orrs	r2, r1
 8007378:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a9f      	ldr	r2, [pc, #636]	@ (8007604 <UART_SetConfig+0x2dc>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d004      	beq.n	8007394 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	6a1b      	ldr	r3, [r3, #32]
 800738e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007390:	4313      	orrs	r3, r2
 8007392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800739e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80073a2:	697a      	ldr	r2, [r7, #20]
 80073a4:	6812      	ldr	r2, [r2, #0]
 80073a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073a8:	430b      	orrs	r3, r1
 80073aa:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b2:	f023 010f 	bic.w	r1, r3, #15
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a90      	ldr	r2, [pc, #576]	@ (8007608 <UART_SetConfig+0x2e0>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d125      	bne.n	8007418 <UART_SetConfig+0xf0>
 80073cc:	4b8f      	ldr	r3, [pc, #572]	@ (800760c <UART_SetConfig+0x2e4>)
 80073ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d2:	f003 0303 	and.w	r3, r3, #3
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	d81a      	bhi.n	8007410 <UART_SetConfig+0xe8>
 80073da:	a201      	add	r2, pc, #4	@ (adr r2, 80073e0 <UART_SetConfig+0xb8>)
 80073dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073e0:	080073f1 	.word	0x080073f1
 80073e4:	08007401 	.word	0x08007401
 80073e8:	080073f9 	.word	0x080073f9
 80073ec:	08007409 	.word	0x08007409
 80073f0:	2301      	movs	r3, #1
 80073f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073f6:	e116      	b.n	8007626 <UART_SetConfig+0x2fe>
 80073f8:	2302      	movs	r3, #2
 80073fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073fe:	e112      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007400:	2304      	movs	r3, #4
 8007402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007406:	e10e      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007408:	2308      	movs	r3, #8
 800740a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800740e:	e10a      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007410:	2310      	movs	r3, #16
 8007412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007416:	e106      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a7c      	ldr	r2, [pc, #496]	@ (8007610 <UART_SetConfig+0x2e8>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d138      	bne.n	8007494 <UART_SetConfig+0x16c>
 8007422:	4b7a      	ldr	r3, [pc, #488]	@ (800760c <UART_SetConfig+0x2e4>)
 8007424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007428:	f003 030c 	and.w	r3, r3, #12
 800742c:	2b0c      	cmp	r3, #12
 800742e:	d82d      	bhi.n	800748c <UART_SetConfig+0x164>
 8007430:	a201      	add	r2, pc, #4	@ (adr r2, 8007438 <UART_SetConfig+0x110>)
 8007432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007436:	bf00      	nop
 8007438:	0800746d 	.word	0x0800746d
 800743c:	0800748d 	.word	0x0800748d
 8007440:	0800748d 	.word	0x0800748d
 8007444:	0800748d 	.word	0x0800748d
 8007448:	0800747d 	.word	0x0800747d
 800744c:	0800748d 	.word	0x0800748d
 8007450:	0800748d 	.word	0x0800748d
 8007454:	0800748d 	.word	0x0800748d
 8007458:	08007475 	.word	0x08007475
 800745c:	0800748d 	.word	0x0800748d
 8007460:	0800748d 	.word	0x0800748d
 8007464:	0800748d 	.word	0x0800748d
 8007468:	08007485 	.word	0x08007485
 800746c:	2300      	movs	r3, #0
 800746e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007472:	e0d8      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007474:	2302      	movs	r3, #2
 8007476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800747a:	e0d4      	b.n	8007626 <UART_SetConfig+0x2fe>
 800747c:	2304      	movs	r3, #4
 800747e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007482:	e0d0      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007484:	2308      	movs	r3, #8
 8007486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800748a:	e0cc      	b.n	8007626 <UART_SetConfig+0x2fe>
 800748c:	2310      	movs	r3, #16
 800748e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007492:	e0c8      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a5e      	ldr	r2, [pc, #376]	@ (8007614 <UART_SetConfig+0x2ec>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d125      	bne.n	80074ea <UART_SetConfig+0x1c2>
 800749e:	4b5b      	ldr	r3, [pc, #364]	@ (800760c <UART_SetConfig+0x2e4>)
 80074a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80074a8:	2b30      	cmp	r3, #48	@ 0x30
 80074aa:	d016      	beq.n	80074da <UART_SetConfig+0x1b2>
 80074ac:	2b30      	cmp	r3, #48	@ 0x30
 80074ae:	d818      	bhi.n	80074e2 <UART_SetConfig+0x1ba>
 80074b0:	2b20      	cmp	r3, #32
 80074b2:	d00a      	beq.n	80074ca <UART_SetConfig+0x1a2>
 80074b4:	2b20      	cmp	r3, #32
 80074b6:	d814      	bhi.n	80074e2 <UART_SetConfig+0x1ba>
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d002      	beq.n	80074c2 <UART_SetConfig+0x19a>
 80074bc:	2b10      	cmp	r3, #16
 80074be:	d008      	beq.n	80074d2 <UART_SetConfig+0x1aa>
 80074c0:	e00f      	b.n	80074e2 <UART_SetConfig+0x1ba>
 80074c2:	2300      	movs	r3, #0
 80074c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074c8:	e0ad      	b.n	8007626 <UART_SetConfig+0x2fe>
 80074ca:	2302      	movs	r3, #2
 80074cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074d0:	e0a9      	b.n	8007626 <UART_SetConfig+0x2fe>
 80074d2:	2304      	movs	r3, #4
 80074d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074d8:	e0a5      	b.n	8007626 <UART_SetConfig+0x2fe>
 80074da:	2308      	movs	r3, #8
 80074dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074e0:	e0a1      	b.n	8007626 <UART_SetConfig+0x2fe>
 80074e2:	2310      	movs	r3, #16
 80074e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074e8:	e09d      	b.n	8007626 <UART_SetConfig+0x2fe>
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a4a      	ldr	r2, [pc, #296]	@ (8007618 <UART_SetConfig+0x2f0>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d125      	bne.n	8007540 <UART_SetConfig+0x218>
 80074f4:	4b45      	ldr	r3, [pc, #276]	@ (800760c <UART_SetConfig+0x2e4>)
 80074f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80074fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8007500:	d016      	beq.n	8007530 <UART_SetConfig+0x208>
 8007502:	2bc0      	cmp	r3, #192	@ 0xc0
 8007504:	d818      	bhi.n	8007538 <UART_SetConfig+0x210>
 8007506:	2b80      	cmp	r3, #128	@ 0x80
 8007508:	d00a      	beq.n	8007520 <UART_SetConfig+0x1f8>
 800750a:	2b80      	cmp	r3, #128	@ 0x80
 800750c:	d814      	bhi.n	8007538 <UART_SetConfig+0x210>
 800750e:	2b00      	cmp	r3, #0
 8007510:	d002      	beq.n	8007518 <UART_SetConfig+0x1f0>
 8007512:	2b40      	cmp	r3, #64	@ 0x40
 8007514:	d008      	beq.n	8007528 <UART_SetConfig+0x200>
 8007516:	e00f      	b.n	8007538 <UART_SetConfig+0x210>
 8007518:	2300      	movs	r3, #0
 800751a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800751e:	e082      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007520:	2302      	movs	r3, #2
 8007522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007526:	e07e      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007528:	2304      	movs	r3, #4
 800752a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800752e:	e07a      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007530:	2308      	movs	r3, #8
 8007532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007536:	e076      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007538:	2310      	movs	r3, #16
 800753a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800753e:	e072      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a35      	ldr	r2, [pc, #212]	@ (800761c <UART_SetConfig+0x2f4>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d12a      	bne.n	80075a0 <UART_SetConfig+0x278>
 800754a:	4b30      	ldr	r3, [pc, #192]	@ (800760c <UART_SetConfig+0x2e4>)
 800754c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007550:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007554:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007558:	d01a      	beq.n	8007590 <UART_SetConfig+0x268>
 800755a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800755e:	d81b      	bhi.n	8007598 <UART_SetConfig+0x270>
 8007560:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007564:	d00c      	beq.n	8007580 <UART_SetConfig+0x258>
 8007566:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800756a:	d815      	bhi.n	8007598 <UART_SetConfig+0x270>
 800756c:	2b00      	cmp	r3, #0
 800756e:	d003      	beq.n	8007578 <UART_SetConfig+0x250>
 8007570:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007574:	d008      	beq.n	8007588 <UART_SetConfig+0x260>
 8007576:	e00f      	b.n	8007598 <UART_SetConfig+0x270>
 8007578:	2300      	movs	r3, #0
 800757a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800757e:	e052      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007580:	2302      	movs	r3, #2
 8007582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007586:	e04e      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007588:	2304      	movs	r3, #4
 800758a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800758e:	e04a      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007590:	2308      	movs	r3, #8
 8007592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007596:	e046      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007598:	2310      	movs	r3, #16
 800759a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800759e:	e042      	b.n	8007626 <UART_SetConfig+0x2fe>
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a17      	ldr	r2, [pc, #92]	@ (8007604 <UART_SetConfig+0x2dc>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d13a      	bne.n	8007620 <UART_SetConfig+0x2f8>
 80075aa:	4b18      	ldr	r3, [pc, #96]	@ (800760c <UART_SetConfig+0x2e4>)
 80075ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80075b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80075b8:	d01a      	beq.n	80075f0 <UART_SetConfig+0x2c8>
 80075ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80075be:	d81b      	bhi.n	80075f8 <UART_SetConfig+0x2d0>
 80075c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075c4:	d00c      	beq.n	80075e0 <UART_SetConfig+0x2b8>
 80075c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075ca:	d815      	bhi.n	80075f8 <UART_SetConfig+0x2d0>
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d003      	beq.n	80075d8 <UART_SetConfig+0x2b0>
 80075d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075d4:	d008      	beq.n	80075e8 <UART_SetConfig+0x2c0>
 80075d6:	e00f      	b.n	80075f8 <UART_SetConfig+0x2d0>
 80075d8:	2300      	movs	r3, #0
 80075da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075de:	e022      	b.n	8007626 <UART_SetConfig+0x2fe>
 80075e0:	2302      	movs	r3, #2
 80075e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075e6:	e01e      	b.n	8007626 <UART_SetConfig+0x2fe>
 80075e8:	2304      	movs	r3, #4
 80075ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ee:	e01a      	b.n	8007626 <UART_SetConfig+0x2fe>
 80075f0:	2308      	movs	r3, #8
 80075f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075f6:	e016      	b.n	8007626 <UART_SetConfig+0x2fe>
 80075f8:	2310      	movs	r3, #16
 80075fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075fe:	e012      	b.n	8007626 <UART_SetConfig+0x2fe>
 8007600:	cfff69f3 	.word	0xcfff69f3
 8007604:	40008000 	.word	0x40008000
 8007608:	40013800 	.word	0x40013800
 800760c:	40021000 	.word	0x40021000
 8007610:	40004400 	.word	0x40004400
 8007614:	40004800 	.word	0x40004800
 8007618:	40004c00 	.word	0x40004c00
 800761c:	40005000 	.word	0x40005000
 8007620:	2310      	movs	r3, #16
 8007622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4aae      	ldr	r2, [pc, #696]	@ (80078e4 <UART_SetConfig+0x5bc>)
 800762c:	4293      	cmp	r3, r2
 800762e:	f040 8097 	bne.w	8007760 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007632:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007636:	2b08      	cmp	r3, #8
 8007638:	d823      	bhi.n	8007682 <UART_SetConfig+0x35a>
 800763a:	a201      	add	r2, pc, #4	@ (adr r2, 8007640 <UART_SetConfig+0x318>)
 800763c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007640:	08007665 	.word	0x08007665
 8007644:	08007683 	.word	0x08007683
 8007648:	0800766d 	.word	0x0800766d
 800764c:	08007683 	.word	0x08007683
 8007650:	08007673 	.word	0x08007673
 8007654:	08007683 	.word	0x08007683
 8007658:	08007683 	.word	0x08007683
 800765c:	08007683 	.word	0x08007683
 8007660:	0800767b 	.word	0x0800767b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007664:	f7fe fb0e 	bl	8005c84 <HAL_RCC_GetPCLK1Freq>
 8007668:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800766a:	e010      	b.n	800768e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800766c:	4b9e      	ldr	r3, [pc, #632]	@ (80078e8 <UART_SetConfig+0x5c0>)
 800766e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007670:	e00d      	b.n	800768e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007672:	f7fe fa6f 	bl	8005b54 <HAL_RCC_GetSysClockFreq>
 8007676:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007678:	e009      	b.n	800768e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800767a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800767e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007680:	e005      	b.n	800768e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007682:	2300      	movs	r3, #0
 8007684:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800768c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	2b00      	cmp	r3, #0
 8007692:	f000 8130 	beq.w	80078f6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769a:	4a94      	ldr	r2, [pc, #592]	@ (80078ec <UART_SetConfig+0x5c4>)
 800769c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076a0:	461a      	mov	r2, r3
 80076a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80076a8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	685a      	ldr	r2, [r3, #4]
 80076ae:	4613      	mov	r3, r2
 80076b0:	005b      	lsls	r3, r3, #1
 80076b2:	4413      	add	r3, r2
 80076b4:	69ba      	ldr	r2, [r7, #24]
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d305      	bcc.n	80076c6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076c0:	69ba      	ldr	r2, [r7, #24]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d903      	bls.n	80076ce <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076cc:	e113      	b.n	80078f6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d0:	2200      	movs	r2, #0
 80076d2:	60bb      	str	r3, [r7, #8]
 80076d4:	60fa      	str	r2, [r7, #12]
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076da:	4a84      	ldr	r2, [pc, #528]	@ (80078ec <UART_SetConfig+0x5c4>)
 80076dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	2200      	movs	r2, #0
 80076e4:	603b      	str	r3, [r7, #0]
 80076e6:	607a      	str	r2, [r7, #4]
 80076e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80076f0:	f7f8 fd84 	bl	80001fc <__aeabi_uldivmod>
 80076f4:	4602      	mov	r2, r0
 80076f6:	460b      	mov	r3, r1
 80076f8:	4610      	mov	r0, r2
 80076fa:	4619      	mov	r1, r3
 80076fc:	f04f 0200 	mov.w	r2, #0
 8007700:	f04f 0300 	mov.w	r3, #0
 8007704:	020b      	lsls	r3, r1, #8
 8007706:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800770a:	0202      	lsls	r2, r0, #8
 800770c:	6979      	ldr	r1, [r7, #20]
 800770e:	6849      	ldr	r1, [r1, #4]
 8007710:	0849      	lsrs	r1, r1, #1
 8007712:	2000      	movs	r0, #0
 8007714:	460c      	mov	r4, r1
 8007716:	4605      	mov	r5, r0
 8007718:	eb12 0804 	adds.w	r8, r2, r4
 800771c:	eb43 0905 	adc.w	r9, r3, r5
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	469a      	mov	sl, r3
 8007728:	4693      	mov	fp, r2
 800772a:	4652      	mov	r2, sl
 800772c:	465b      	mov	r3, fp
 800772e:	4640      	mov	r0, r8
 8007730:	4649      	mov	r1, r9
 8007732:	f7f8 fd63 	bl	80001fc <__aeabi_uldivmod>
 8007736:	4602      	mov	r2, r0
 8007738:	460b      	mov	r3, r1
 800773a:	4613      	mov	r3, r2
 800773c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007744:	d308      	bcc.n	8007758 <UART_SetConfig+0x430>
 8007746:	6a3b      	ldr	r3, [r7, #32]
 8007748:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800774c:	d204      	bcs.n	8007758 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	6a3a      	ldr	r2, [r7, #32]
 8007754:	60da      	str	r2, [r3, #12]
 8007756:	e0ce      	b.n	80078f6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800775e:	e0ca      	b.n	80078f6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	69db      	ldr	r3, [r3, #28]
 8007764:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007768:	d166      	bne.n	8007838 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800776a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800776e:	2b08      	cmp	r3, #8
 8007770:	d827      	bhi.n	80077c2 <UART_SetConfig+0x49a>
 8007772:	a201      	add	r2, pc, #4	@ (adr r2, 8007778 <UART_SetConfig+0x450>)
 8007774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007778:	0800779d 	.word	0x0800779d
 800777c:	080077a5 	.word	0x080077a5
 8007780:	080077ad 	.word	0x080077ad
 8007784:	080077c3 	.word	0x080077c3
 8007788:	080077b3 	.word	0x080077b3
 800778c:	080077c3 	.word	0x080077c3
 8007790:	080077c3 	.word	0x080077c3
 8007794:	080077c3 	.word	0x080077c3
 8007798:	080077bb 	.word	0x080077bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800779c:	f7fe fa72 	bl	8005c84 <HAL_RCC_GetPCLK1Freq>
 80077a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077a2:	e014      	b.n	80077ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077a4:	f7fe fa84 	bl	8005cb0 <HAL_RCC_GetPCLK2Freq>
 80077a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077aa:	e010      	b.n	80077ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077ac:	4b4e      	ldr	r3, [pc, #312]	@ (80078e8 <UART_SetConfig+0x5c0>)
 80077ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077b0:	e00d      	b.n	80077ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077b2:	f7fe f9cf 	bl	8005b54 <HAL_RCC_GetSysClockFreq>
 80077b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077b8:	e009      	b.n	80077ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077c0:	e005      	b.n	80077ce <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80077c2:	2300      	movs	r3, #0
 80077c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80077cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f000 8090 	beq.w	80078f6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077da:	4a44      	ldr	r2, [pc, #272]	@ (80078ec <UART_SetConfig+0x5c4>)
 80077dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077e0:	461a      	mov	r2, r3
 80077e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80077e8:	005a      	lsls	r2, r3, #1
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	085b      	lsrs	r3, r3, #1
 80077f0:	441a      	add	r2, r3
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80077fa:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077fc:	6a3b      	ldr	r3, [r7, #32]
 80077fe:	2b0f      	cmp	r3, #15
 8007800:	d916      	bls.n	8007830 <UART_SetConfig+0x508>
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007808:	d212      	bcs.n	8007830 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800780a:	6a3b      	ldr	r3, [r7, #32]
 800780c:	b29b      	uxth	r3, r3
 800780e:	f023 030f 	bic.w	r3, r3, #15
 8007812:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007814:	6a3b      	ldr	r3, [r7, #32]
 8007816:	085b      	lsrs	r3, r3, #1
 8007818:	b29b      	uxth	r3, r3
 800781a:	f003 0307 	and.w	r3, r3, #7
 800781e:	b29a      	uxth	r2, r3
 8007820:	8bfb      	ldrh	r3, [r7, #30]
 8007822:	4313      	orrs	r3, r2
 8007824:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	8bfa      	ldrh	r2, [r7, #30]
 800782c:	60da      	str	r2, [r3, #12]
 800782e:	e062      	b.n	80078f6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007836:	e05e      	b.n	80078f6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007838:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800783c:	2b08      	cmp	r3, #8
 800783e:	d828      	bhi.n	8007892 <UART_SetConfig+0x56a>
 8007840:	a201      	add	r2, pc, #4	@ (adr r2, 8007848 <UART_SetConfig+0x520>)
 8007842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007846:	bf00      	nop
 8007848:	0800786d 	.word	0x0800786d
 800784c:	08007875 	.word	0x08007875
 8007850:	0800787d 	.word	0x0800787d
 8007854:	08007893 	.word	0x08007893
 8007858:	08007883 	.word	0x08007883
 800785c:	08007893 	.word	0x08007893
 8007860:	08007893 	.word	0x08007893
 8007864:	08007893 	.word	0x08007893
 8007868:	0800788b 	.word	0x0800788b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800786c:	f7fe fa0a 	bl	8005c84 <HAL_RCC_GetPCLK1Freq>
 8007870:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007872:	e014      	b.n	800789e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007874:	f7fe fa1c 	bl	8005cb0 <HAL_RCC_GetPCLK2Freq>
 8007878:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800787a:	e010      	b.n	800789e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800787c:	4b1a      	ldr	r3, [pc, #104]	@ (80078e8 <UART_SetConfig+0x5c0>)
 800787e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007880:	e00d      	b.n	800789e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007882:	f7fe f967 	bl	8005b54 <HAL_RCC_GetSysClockFreq>
 8007886:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007888:	e009      	b.n	800789e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800788a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800788e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007890:	e005      	b.n	800789e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007892:	2300      	movs	r3, #0
 8007894:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800789c:	bf00      	nop
    }

    if (pclk != 0U)
 800789e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d028      	beq.n	80078f6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078a8:	4a10      	ldr	r2, [pc, #64]	@ (80078ec <UART_SetConfig+0x5c4>)
 80078aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078ae:	461a      	mov	r2, r3
 80078b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	085b      	lsrs	r3, r3, #1
 80078bc:	441a      	add	r2, r3
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078c8:	6a3b      	ldr	r3, [r7, #32]
 80078ca:	2b0f      	cmp	r3, #15
 80078cc:	d910      	bls.n	80078f0 <UART_SetConfig+0x5c8>
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078d4:	d20c      	bcs.n	80078f0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078d6:	6a3b      	ldr	r3, [r7, #32]
 80078d8:	b29a      	uxth	r2, r3
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	60da      	str	r2, [r3, #12]
 80078e0:	e009      	b.n	80078f6 <UART_SetConfig+0x5ce>
 80078e2:	bf00      	nop
 80078e4:	40008000 	.word	0x40008000
 80078e8:	00f42400 	.word	0x00f42400
 80078ec:	0800c1e0 	.word	0x0800c1e0
      }
      else
      {
        ret = HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	2201      	movs	r2, #1
 8007902:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	2200      	movs	r2, #0
 800790a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	2200      	movs	r2, #0
 8007910:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007912:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007916:	4618      	mov	r0, r3
 8007918:	3730      	adds	r7, #48	@ 0x30
 800791a:	46bd      	mov	sp, r7
 800791c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007920 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800792c:	f003 0308 	and.w	r3, r3, #8
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800794e:	f003 0301 	and.w	r3, r3, #1
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007970:	f003 0302 	and.w	r3, r3, #2
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007992:	f003 0304 	and.w	r3, r3, #4
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00a      	beq.n	80079b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	430a      	orrs	r2, r1
 80079ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b4:	f003 0310 	and.w	r3, r3, #16
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00a      	beq.n	80079d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d6:	f003 0320 	and.w	r3, r3, #32
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00a      	beq.n	80079f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	430a      	orrs	r2, r1
 80079f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d01a      	beq.n	8007a36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a1e:	d10a      	bne.n	8007a36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	430a      	orrs	r2, r1
 8007a34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00a      	beq.n	8007a58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	430a      	orrs	r2, r1
 8007a56:	605a      	str	r2, [r3, #4]
  }
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b098      	sub	sp, #96	@ 0x60
 8007a68:	af02      	add	r7, sp, #8
 8007a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a74:	f7f9 fedc 	bl	8001830 <HAL_GetTick>
 8007a78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0308 	and.w	r3, r3, #8
 8007a84:	2b08      	cmp	r3, #8
 8007a86:	d12f      	bne.n	8007ae8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a90:	2200      	movs	r2, #0
 8007a92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 f88e 	bl	8007bb8 <UART_WaitOnFlagUntilTimeout>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d022      	beq.n	8007ae8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aaa:	e853 3f00 	ldrex	r3, [r3]
 8007aae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ab6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	461a      	mov	r2, r3
 8007abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ac0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ac2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ac6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ac8:	e841 2300 	strex	r3, r2, [r1]
 8007acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d1e6      	bne.n	8007aa2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2220      	movs	r2, #32
 8007ad8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ae4:	2303      	movs	r3, #3
 8007ae6:	e063      	b.n	8007bb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 0304 	and.w	r3, r3, #4
 8007af2:	2b04      	cmp	r3, #4
 8007af4:	d149      	bne.n	8007b8a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007af6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007afa:	9300      	str	r3, [sp, #0]
 8007afc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007afe:	2200      	movs	r2, #0
 8007b00:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 f857 	bl	8007bb8 <UART_WaitOnFlagUntilTimeout>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d03c      	beq.n	8007b8a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b18:	e853 3f00 	ldrex	r3, [r3]
 8007b1c:	623b      	str	r3, [r7, #32]
   return(result);
 8007b1e:	6a3b      	ldr	r3, [r7, #32]
 8007b20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b30:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b36:	e841 2300 	strex	r3, r2, [r1]
 8007b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d1e6      	bne.n	8007b10 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	3308      	adds	r3, #8
 8007b48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	e853 3f00 	ldrex	r3, [r3]
 8007b50:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f023 0301 	bic.w	r3, r3, #1
 8007b58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	3308      	adds	r3, #8
 8007b60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b62:	61fa      	str	r2, [r7, #28]
 8007b64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b66:	69b9      	ldr	r1, [r7, #24]
 8007b68:	69fa      	ldr	r2, [r7, #28]
 8007b6a:	e841 2300 	strex	r3, r2, [r1]
 8007b6e:	617b      	str	r3, [r7, #20]
   return(result);
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1e5      	bne.n	8007b42 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2220      	movs	r2, #32
 8007b7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b86:	2303      	movs	r3, #3
 8007b88:	e012      	b.n	8007bb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2220      	movs	r2, #32
 8007b8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2220      	movs	r2, #32
 8007b96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bae:	2300      	movs	r3, #0
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3758      	adds	r7, #88	@ 0x58
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}

08007bb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	603b      	str	r3, [r7, #0]
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bc8:	e049      	b.n	8007c5e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bca:	69bb      	ldr	r3, [r7, #24]
 8007bcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007bd0:	d045      	beq.n	8007c5e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bd2:	f7f9 fe2d 	bl	8001830 <HAL_GetTick>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	1ad3      	subs	r3, r2, r3
 8007bdc:	69ba      	ldr	r2, [r7, #24]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d302      	bcc.n	8007be8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d101      	bne.n	8007bec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e048      	b.n	8007c7e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f003 0304 	and.w	r3, r3, #4
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d031      	beq.n	8007c5e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	69db      	ldr	r3, [r3, #28]
 8007c00:	f003 0308 	and.w	r3, r3, #8
 8007c04:	2b08      	cmp	r3, #8
 8007c06:	d110      	bne.n	8007c2a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2208      	movs	r2, #8
 8007c0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 f838 	bl	8007c86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2208      	movs	r2, #8
 8007c1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e029      	b.n	8007c7e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	69db      	ldr	r3, [r3, #28]
 8007c30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c38:	d111      	bne.n	8007c5e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 f81e 	bl	8007c86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2220      	movs	r2, #32
 8007c4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007c5a:	2303      	movs	r3, #3
 8007c5c:	e00f      	b.n	8007c7e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	69da      	ldr	r2, [r3, #28]
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	4013      	ands	r3, r2
 8007c68:	68ba      	ldr	r2, [r7, #8]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	bf0c      	ite	eq
 8007c6e:	2301      	moveq	r3, #1
 8007c70:	2300      	movne	r3, #0
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	461a      	mov	r2, r3
 8007c76:	79fb      	ldrb	r3, [r7, #7]
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d0a6      	beq.n	8007bca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c86:	b480      	push	{r7}
 8007c88:	b095      	sub	sp, #84	@ 0x54
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c96:	e853 3f00 	ldrex	r3, [r3]
 8007c9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	461a      	mov	r2, r3
 8007caa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cac:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007cb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007cb4:	e841 2300 	strex	r3, r2, [r1]
 8007cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e6      	bne.n	8007c8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	3308      	adds	r3, #8
 8007cc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc8:	6a3b      	ldr	r3, [r7, #32]
 8007cca:	e853 3f00 	ldrex	r3, [r3]
 8007cce:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cd6:	f023 0301 	bic.w	r3, r3, #1
 8007cda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ce4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cec:	e841 2300 	strex	r3, r2, [r1]
 8007cf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1e3      	bne.n	8007cc0 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d118      	bne.n	8007d32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	e853 3f00 	ldrex	r3, [r3]
 8007d0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	f023 0310 	bic.w	r3, r3, #16
 8007d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d1e:	61bb      	str	r3, [r7, #24]
 8007d20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d22:	6979      	ldr	r1, [r7, #20]
 8007d24:	69ba      	ldr	r2, [r7, #24]
 8007d26:	e841 2300 	strex	r3, r2, [r1]
 8007d2a:	613b      	str	r3, [r7, #16]
   return(result);
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1e6      	bne.n	8007d00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2220      	movs	r2, #32
 8007d36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007d46:	bf00      	nop
 8007d48:	3754      	adds	r7, #84	@ 0x54
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d52:	b480      	push	{r7}
 8007d54:	b085      	sub	sp, #20
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d101      	bne.n	8007d68 <HAL_UARTEx_DisableFifoMode+0x16>
 8007d64:	2302      	movs	r3, #2
 8007d66:	e027      	b.n	8007db8 <HAL_UARTEx_DisableFifoMode+0x66>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2224      	movs	r2, #36	@ 0x24
 8007d74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f022 0201 	bic.w	r2, r2, #1
 8007d8e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2220      	movs	r2, #32
 8007daa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3714      	adds	r7, #20
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d101      	bne.n	8007ddc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007dd8:	2302      	movs	r3, #2
 8007dda:	e02d      	b.n	8007e38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2224      	movs	r2, #36	@ 0x24
 8007de8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681a      	ldr	r2, [r3, #0]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f022 0201 	bic.w	r2, r2, #1
 8007e02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	683a      	ldr	r2, [r7, #0]
 8007e14:	430a      	orrs	r2, r1
 8007e16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f000 f84f 	bl	8007ebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e36:	2300      	movs	r3, #0
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3710      	adds	r7, #16
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d101      	bne.n	8007e58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e54:	2302      	movs	r3, #2
 8007e56:	e02d      	b.n	8007eb4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2224      	movs	r2, #36	@ 0x24
 8007e64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f022 0201 	bic.w	r2, r2, #1
 8007e7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	683a      	ldr	r2, [r7, #0]
 8007e90:	430a      	orrs	r2, r1
 8007e92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 f811 	bl	8007ebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	68fa      	ldr	r2, [r7, #12]
 8007ea0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2220      	movs	r2, #32
 8007ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d108      	bne.n	8007ede <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007edc:	e031      	b.n	8007f42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ede:	2308      	movs	r3, #8
 8007ee0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007ee2:	2308      	movs	r3, #8
 8007ee4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	0e5b      	lsrs	r3, r3, #25
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	f003 0307 	and.w	r3, r3, #7
 8007ef4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	0f5b      	lsrs	r3, r3, #29
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	f003 0307 	and.w	r3, r3, #7
 8007f04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f06:	7bbb      	ldrb	r3, [r7, #14]
 8007f08:	7b3a      	ldrb	r2, [r7, #12]
 8007f0a:	4911      	ldr	r1, [pc, #68]	@ (8007f50 <UARTEx_SetNbDataToProcess+0x94>)
 8007f0c:	5c8a      	ldrb	r2, [r1, r2]
 8007f0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f12:	7b3a      	ldrb	r2, [r7, #12]
 8007f14:	490f      	ldr	r1, [pc, #60]	@ (8007f54 <UARTEx_SetNbDataToProcess+0x98>)
 8007f16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f18:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f1c:	b29a      	uxth	r2, r3
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f24:	7bfb      	ldrb	r3, [r7, #15]
 8007f26:	7b7a      	ldrb	r2, [r7, #13]
 8007f28:	4909      	ldr	r1, [pc, #36]	@ (8007f50 <UARTEx_SetNbDataToProcess+0x94>)
 8007f2a:	5c8a      	ldrb	r2, [r1, r2]
 8007f2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f30:	7b7a      	ldrb	r2, [r7, #13]
 8007f32:	4908      	ldr	r1, [pc, #32]	@ (8007f54 <UARTEx_SetNbDataToProcess+0x98>)
 8007f34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f36:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007f42:	bf00      	nop
 8007f44:	3714      	adds	r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	0800c1f8 	.word	0x0800c1f8
 8007f54:	0800c200 	.word	0x0800c200

08007f58 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f58:	b084      	sub	sp, #16
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b084      	sub	sp, #16
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
 8007f62:	f107 001c 	add.w	r0, r7, #28
 8007f66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f001 fa1c 	bl	80093b4 <USB_CoreReset>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d106      	bne.n	8007f94 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f8a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f92:	e005      	b.n	8007fa0 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f98:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8007fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fac:	b004      	add	sp, #16
 8007fae:	4770      	bx	lr

08007fb0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b087      	sub	sp, #28
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007fbe:	79fb      	ldrb	r3, [r7, #7]
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d165      	bne.n	8008090 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	4a3e      	ldr	r2, [pc, #248]	@ (80080c0 <USB_SetTurnaroundTime+0x110>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d906      	bls.n	8007fda <USB_SetTurnaroundTime+0x2a>
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	4a3d      	ldr	r2, [pc, #244]	@ (80080c4 <USB_SetTurnaroundTime+0x114>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d202      	bcs.n	8007fda <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007fd4:	230f      	movs	r3, #15
 8007fd6:	617b      	str	r3, [r7, #20]
 8007fd8:	e05c      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	4a39      	ldr	r2, [pc, #228]	@ (80080c4 <USB_SetTurnaroundTime+0x114>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d306      	bcc.n	8007ff0 <USB_SetTurnaroundTime+0x40>
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	4a38      	ldr	r2, [pc, #224]	@ (80080c8 <USB_SetTurnaroundTime+0x118>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d202      	bcs.n	8007ff0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007fea:	230e      	movs	r3, #14
 8007fec:	617b      	str	r3, [r7, #20]
 8007fee:	e051      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	4a35      	ldr	r2, [pc, #212]	@ (80080c8 <USB_SetTurnaroundTime+0x118>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d306      	bcc.n	8008006 <USB_SetTurnaroundTime+0x56>
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	4a34      	ldr	r2, [pc, #208]	@ (80080cc <USB_SetTurnaroundTime+0x11c>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d202      	bcs.n	8008006 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008000:	230d      	movs	r3, #13
 8008002:	617b      	str	r3, [r7, #20]
 8008004:	e046      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	4a30      	ldr	r2, [pc, #192]	@ (80080cc <USB_SetTurnaroundTime+0x11c>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d306      	bcc.n	800801c <USB_SetTurnaroundTime+0x6c>
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	4a2f      	ldr	r2, [pc, #188]	@ (80080d0 <USB_SetTurnaroundTime+0x120>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d802      	bhi.n	800801c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008016:	230c      	movs	r3, #12
 8008018:	617b      	str	r3, [r7, #20]
 800801a:	e03b      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	4a2c      	ldr	r2, [pc, #176]	@ (80080d0 <USB_SetTurnaroundTime+0x120>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d906      	bls.n	8008032 <USB_SetTurnaroundTime+0x82>
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	4a2b      	ldr	r2, [pc, #172]	@ (80080d4 <USB_SetTurnaroundTime+0x124>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d802      	bhi.n	8008032 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800802c:	230b      	movs	r3, #11
 800802e:	617b      	str	r3, [r7, #20]
 8008030:	e030      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	4a27      	ldr	r2, [pc, #156]	@ (80080d4 <USB_SetTurnaroundTime+0x124>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d906      	bls.n	8008048 <USB_SetTurnaroundTime+0x98>
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	4a26      	ldr	r2, [pc, #152]	@ (80080d8 <USB_SetTurnaroundTime+0x128>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d802      	bhi.n	8008048 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008042:	230a      	movs	r3, #10
 8008044:	617b      	str	r3, [r7, #20]
 8008046:	e025      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	4a23      	ldr	r2, [pc, #140]	@ (80080d8 <USB_SetTurnaroundTime+0x128>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d906      	bls.n	800805e <USB_SetTurnaroundTime+0xae>
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	4a22      	ldr	r2, [pc, #136]	@ (80080dc <USB_SetTurnaroundTime+0x12c>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d202      	bcs.n	800805e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008058:	2309      	movs	r3, #9
 800805a:	617b      	str	r3, [r7, #20]
 800805c:	e01a      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	4a1e      	ldr	r2, [pc, #120]	@ (80080dc <USB_SetTurnaroundTime+0x12c>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d306      	bcc.n	8008074 <USB_SetTurnaroundTime+0xc4>
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	4a1d      	ldr	r2, [pc, #116]	@ (80080e0 <USB_SetTurnaroundTime+0x130>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d802      	bhi.n	8008074 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800806e:	2308      	movs	r3, #8
 8008070:	617b      	str	r3, [r7, #20]
 8008072:	e00f      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	4a1a      	ldr	r2, [pc, #104]	@ (80080e0 <USB_SetTurnaroundTime+0x130>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d906      	bls.n	800808a <USB_SetTurnaroundTime+0xda>
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	4a19      	ldr	r2, [pc, #100]	@ (80080e4 <USB_SetTurnaroundTime+0x134>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d202      	bcs.n	800808a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008084:	2307      	movs	r3, #7
 8008086:	617b      	str	r3, [r7, #20]
 8008088:	e004      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800808a:	2306      	movs	r3, #6
 800808c:	617b      	str	r3, [r7, #20]
 800808e:	e001      	b.n	8008094 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008090:	2309      	movs	r3, #9
 8008092:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	68da      	ldr	r2, [r3, #12]
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	029b      	lsls	r3, r3, #10
 80080a8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80080ac:	431a      	orrs	r2, r3
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	371c      	adds	r7, #28
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr
 80080c0:	00d8acbf 	.word	0x00d8acbf
 80080c4:	00e4e1c0 	.word	0x00e4e1c0
 80080c8:	00f42400 	.word	0x00f42400
 80080cc:	01067380 	.word	0x01067380
 80080d0:	011a499f 	.word	0x011a499f
 80080d4:	01312cff 	.word	0x01312cff
 80080d8:	014ca43f 	.word	0x014ca43f
 80080dc:	016e3600 	.word	0x016e3600
 80080e0:	01a6ab1f 	.word	0x01a6ab1f
 80080e4:	01e84800 	.word	0x01e84800

080080e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f043 0201 	orr.w	r2, r3, #1
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr

0800810a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800810a:	b480      	push	{r7}
 800810c:	b083      	sub	sp, #12
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f023 0201 	bic.w	r2, r3, #1
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800811e:	2300      	movs	r3, #0
}
 8008120:	4618      	mov	r0, r3
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	460b      	mov	r3, r1
 8008136:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008138:	2300      	movs	r3, #0
 800813a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008148:	78fb      	ldrb	r3, [r7, #3]
 800814a:	2b01      	cmp	r3, #1
 800814c:	d115      	bne.n	800817a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800815a:	2001      	movs	r0, #1
 800815c:	f7f9 fb74 	bl	8001848 <HAL_Delay>
      ms++;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	3301      	adds	r3, #1
 8008164:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f001 f8ab 	bl	80092c2 <USB_GetMode>
 800816c:	4603      	mov	r3, r0
 800816e:	2b01      	cmp	r3, #1
 8008170:	d01e      	beq.n	80081b0 <USB_SetCurrentMode+0x84>
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2b31      	cmp	r3, #49	@ 0x31
 8008176:	d9f0      	bls.n	800815a <USB_SetCurrentMode+0x2e>
 8008178:	e01a      	b.n	80081b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800817a:	78fb      	ldrb	r3, [r7, #3]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d115      	bne.n	80081ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800818c:	2001      	movs	r0, #1
 800818e:	f7f9 fb5b 	bl	8001848 <HAL_Delay>
      ms++;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	3301      	adds	r3, #1
 8008196:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f001 f892 	bl	80092c2 <USB_GetMode>
 800819e:	4603      	mov	r3, r0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d005      	beq.n	80081b0 <USB_SetCurrentMode+0x84>
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2b31      	cmp	r3, #49	@ 0x31
 80081a8:	d9f0      	bls.n	800818c <USB_SetCurrentMode+0x60>
 80081aa:	e001      	b.n	80081b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e005      	b.n	80081bc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2b32      	cmp	r3, #50	@ 0x32
 80081b4:	d101      	bne.n	80081ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e000      	b.n	80081bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3710      	adds	r7, #16
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081c4:	b084      	sub	sp, #16
 80081c6:	b580      	push	{r7, lr}
 80081c8:	b086      	sub	sp, #24
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
 80081ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80081d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80081d6:	2300      	movs	r3, #0
 80081d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80081de:	2300      	movs	r3, #0
 80081e0:	613b      	str	r3, [r7, #16]
 80081e2:	e009      	b.n	80081f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	3340      	adds	r3, #64	@ 0x40
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	4413      	add	r3, r2
 80081ee:	2200      	movs	r2, #0
 80081f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	3301      	adds	r3, #1
 80081f6:	613b      	str	r3, [r7, #16]
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	2b0e      	cmp	r3, #14
 80081fc:	d9f2      	bls.n	80081e4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80081fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008200:	2b00      	cmp	r3, #0
 8008202:	d11c      	bne.n	800823e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008212:	f043 0302 	orr.w	r3, r3, #2
 8008216:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800821c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	601a      	str	r2, [r3, #0]
 800823c:	e005      	b.n	800824a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008242:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008250:	461a      	mov	r2, r3
 8008252:	2300      	movs	r3, #0
 8008254:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008256:	2103      	movs	r1, #3
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 f959 	bl	8008510 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800825e:	2110      	movs	r1, #16
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 f8f1 	bl	8008448 <USB_FlushTxFifo>
 8008266:	4603      	mov	r3, r0
 8008268:	2b00      	cmp	r3, #0
 800826a:	d001      	beq.n	8008270 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f000 f91d 	bl	80084b0 <USB_FlushRxFifo>
 8008276:	4603      	mov	r3, r0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d001      	beq.n	8008280 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008286:	461a      	mov	r2, r3
 8008288:	2300      	movs	r3, #0
 800828a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008292:	461a      	mov	r2, r3
 8008294:	2300      	movs	r3, #0
 8008296:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800829e:	461a      	mov	r2, r3
 80082a0:	2300      	movs	r3, #0
 80082a2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082a4:	2300      	movs	r3, #0
 80082a6:	613b      	str	r3, [r7, #16]
 80082a8:	e043      	b.n	8008332 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	015a      	lsls	r2, r3, #5
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	4413      	add	r3, r2
 80082b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082c0:	d118      	bne.n	80082f4 <USB_DevInit+0x130>
    {
      if (i == 0U)
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d10a      	bne.n	80082de <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	015a      	lsls	r2, r3, #5
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	4413      	add	r3, r2
 80082d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082d4:	461a      	mov	r2, r3
 80082d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80082da:	6013      	str	r3, [r2, #0]
 80082dc:	e013      	b.n	8008306 <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	015a      	lsls	r2, r3, #5
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	4413      	add	r3, r2
 80082e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082ea:	461a      	mov	r2, r3
 80082ec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80082f0:	6013      	str	r3, [r2, #0]
 80082f2:	e008      	b.n	8008306 <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	015a      	lsls	r2, r3, #5
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	4413      	add	r3, r2
 80082fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008300:	461a      	mov	r2, r3
 8008302:	2300      	movs	r3, #0
 8008304:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	4413      	add	r3, r2
 800830e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008312:	461a      	mov	r2, r3
 8008314:	2300      	movs	r3, #0
 8008316:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	015a      	lsls	r2, r3, #5
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	4413      	add	r3, r2
 8008320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008324:	461a      	mov	r2, r3
 8008326:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800832a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	3301      	adds	r3, #1
 8008330:	613b      	str	r3, [r7, #16]
 8008332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008334:	693a      	ldr	r2, [r7, #16]
 8008336:	429a      	cmp	r2, r3
 8008338:	d3b7      	bcc.n	80082aa <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800833a:	2300      	movs	r3, #0
 800833c:	613b      	str	r3, [r7, #16]
 800833e:	e043      	b.n	80083c8 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	015a      	lsls	r2, r3, #5
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	4413      	add	r3, r2
 8008348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008352:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008356:	d118      	bne.n	800838a <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d10a      	bne.n	8008374 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	015a      	lsls	r2, r3, #5
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	4413      	add	r3, r2
 8008366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800836a:	461a      	mov	r2, r3
 800836c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008370:	6013      	str	r3, [r2, #0]
 8008372:	e013      	b.n	800839c <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	015a      	lsls	r2, r3, #5
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	4413      	add	r3, r2
 800837c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008380:	461a      	mov	r2, r3
 8008382:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008386:	6013      	str	r3, [r2, #0]
 8008388:	e008      	b.n	800839c <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	015a      	lsls	r2, r3, #5
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	4413      	add	r3, r2
 8008392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008396:	461a      	mov	r2, r3
 8008398:	2300      	movs	r3, #0
 800839a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	015a      	lsls	r2, r3, #5
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	4413      	add	r3, r2
 80083a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a8:	461a      	mov	r2, r3
 80083aa:	2300      	movs	r3, #0
 80083ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	015a      	lsls	r2, r3, #5
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	4413      	add	r3, r2
 80083b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ba:	461a      	mov	r2, r3
 80083bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80083c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	3301      	adds	r3, #1
 80083c6:	613b      	str	r3, [r7, #16]
 80083c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ca:	693a      	ldr	r2, [r7, #16]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d3b7      	bcc.n	8008340 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083d6:	691b      	ldr	r3, [r3, #16]
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083e2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80083f0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	699b      	ldr	r3, [r3, #24]
 80083f6:	f043 0210 	orr.w	r2, r3, #16
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	699a      	ldr	r2, [r3, #24]
 8008402:	4b10      	ldr	r3, [pc, #64]	@ (8008444 <USB_DevInit+0x280>)
 8008404:	4313      	orrs	r3, r2
 8008406:	687a      	ldr	r2, [r7, #4]
 8008408:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800840a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800840c:	2b00      	cmp	r3, #0
 800840e:	d005      	beq.n	800841c <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	f043 0208 	orr.w	r2, r3, #8
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800841c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800841e:	2b01      	cmp	r3, #1
 8008420:	d107      	bne.n	8008432 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800842a:	f043 0304 	orr.w	r3, r3, #4
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008432:	7dfb      	ldrb	r3, [r7, #23]
}
 8008434:	4618      	mov	r0, r3
 8008436:	3718      	adds	r7, #24
 8008438:	46bd      	mov	sp, r7
 800843a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800843e:	b004      	add	sp, #16
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop
 8008444:	803c3800 	.word	0x803c3800

08008448 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008448:	b480      	push	{r7}
 800844a:	b085      	sub	sp, #20
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008452:	2300      	movs	r3, #0
 8008454:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	3301      	adds	r3, #1
 800845a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	4a13      	ldr	r2, [pc, #76]	@ (80084ac <USB_FlushTxFifo+0x64>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d901      	bls.n	8008468 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008464:	2303      	movs	r3, #3
 8008466:	e01b      	b.n	80084a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	691b      	ldr	r3, [r3, #16]
 800846c:	2b00      	cmp	r3, #0
 800846e:	daf2      	bge.n	8008456 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008470:	2300      	movs	r3, #0
 8008472:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	019b      	lsls	r3, r3, #6
 8008478:	f043 0220 	orr.w	r2, r3, #32
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	3301      	adds	r3, #1
 8008484:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	4a08      	ldr	r2, [pc, #32]	@ (80084ac <USB_FlushTxFifo+0x64>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d901      	bls.n	8008492 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800848e:	2303      	movs	r3, #3
 8008490:	e006      	b.n	80084a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	f003 0320 	and.w	r3, r3, #32
 800849a:	2b20      	cmp	r3, #32
 800849c:	d0f0      	beq.n	8008480 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800849e:	2300      	movs	r3, #0
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3714      	adds	r7, #20
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr
 80084ac:	00030d40 	.word	0x00030d40

080084b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80084b8:	2300      	movs	r3, #0
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	3301      	adds	r3, #1
 80084c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	4a11      	ldr	r2, [pc, #68]	@ (800850c <USB_FlushRxFifo+0x5c>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d901      	bls.n	80084ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e018      	b.n	8008500 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	691b      	ldr	r3, [r3, #16]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	daf2      	bge.n	80084bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80084d6:	2300      	movs	r3, #0
 80084d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2210      	movs	r2, #16
 80084de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	3301      	adds	r3, #1
 80084e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	4a08      	ldr	r2, [pc, #32]	@ (800850c <USB_FlushRxFifo+0x5c>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d901      	bls.n	80084f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	e006      	b.n	8008500 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	f003 0310 	and.w	r3, r3, #16
 80084fa:	2b10      	cmp	r3, #16
 80084fc:	d0f0      	beq.n	80084e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	3714      	adds	r7, #20
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	00030d40 	.word	0x00030d40

08008510 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	460b      	mov	r3, r1
 800851a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	78fb      	ldrb	r3, [r7, #3]
 800852a:	68f9      	ldr	r1, [r7, #12]
 800852c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008530:	4313      	orrs	r3, r2
 8008532:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	3714      	adds	r7, #20
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008542:	b480      	push	{r7}
 8008544:	b087      	sub	sp, #28
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	f003 0306 	and.w	r3, r3, #6
 800855a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2b02      	cmp	r3, #2
 8008560:	d002      	beq.n	8008568 <USB_GetDevSpeed+0x26>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2b06      	cmp	r3, #6
 8008566:	d102      	bne.n	800856e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008568:	2302      	movs	r3, #2
 800856a:	75fb      	strb	r3, [r7, #23]
 800856c:	e001      	b.n	8008572 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800856e:	230f      	movs	r3, #15
 8008570:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008572:	7dfb      	ldrb	r3, [r7, #23]
}
 8008574:	4618      	mov	r0, r3
 8008576:	371c      	adds	r7, #28
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr

08008580 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008580:	b480      	push	{r7}
 8008582:	b085      	sub	sp, #20
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	785b      	ldrb	r3, [r3, #1]
 8008598:	2b01      	cmp	r3, #1
 800859a:	d13a      	bne.n	8008612 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085a2:	69da      	ldr	r2, [r3, #28]
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	f003 030f 	and.w	r3, r3, #15
 80085ac:	2101      	movs	r1, #1
 80085ae:	fa01 f303 	lsl.w	r3, r1, r3
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	68f9      	ldr	r1, [r7, #12]
 80085b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80085ba:	4313      	orrs	r3, r2
 80085bc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	015a      	lsls	r2, r3, #5
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	4413      	add	r3, r2
 80085c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d155      	bne.n	8008680 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	015a      	lsls	r2, r3, #5
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	4413      	add	r3, r2
 80085dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	791b      	ldrb	r3, [r3, #4]
 80085ee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80085f0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	059b      	lsls	r3, r3, #22
 80085f6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80085f8:	4313      	orrs	r3, r2
 80085fa:	68ba      	ldr	r2, [r7, #8]
 80085fc:	0151      	lsls	r1, r2, #5
 80085fe:	68fa      	ldr	r2, [r7, #12]
 8008600:	440a      	add	r2, r1
 8008602:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800860a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800860e:	6013      	str	r3, [r2, #0]
 8008610:	e036      	b.n	8008680 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008618:	69da      	ldr	r2, [r3, #28]
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	f003 030f 	and.w	r3, r3, #15
 8008622:	2101      	movs	r1, #1
 8008624:	fa01 f303 	lsl.w	r3, r1, r3
 8008628:	041b      	lsls	r3, r3, #16
 800862a:	68f9      	ldr	r1, [r7, #12]
 800862c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008630:	4313      	orrs	r3, r2
 8008632:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	015a      	lsls	r2, r3, #5
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	4413      	add	r3, r2
 800863c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008646:	2b00      	cmp	r3, #0
 8008648:	d11a      	bne.n	8008680 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	015a      	lsls	r2, r3, #5
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	4413      	add	r3, r2
 8008652:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	791b      	ldrb	r3, [r3, #4]
 8008664:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008666:	430b      	orrs	r3, r1
 8008668:	4313      	orrs	r3, r2
 800866a:	68ba      	ldr	r2, [r7, #8]
 800866c:	0151      	lsls	r1, r2, #5
 800866e:	68fa      	ldr	r2, [r7, #12]
 8008670:	440a      	add	r2, r1
 8008672:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800867a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800867e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	3714      	adds	r7, #20
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
	...

08008690 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	785b      	ldrb	r3, [r3, #1]
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d161      	bne.n	8008770 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	015a      	lsls	r2, r3, #5
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	4413      	add	r3, r2
 80086b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80086be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80086c2:	d11f      	bne.n	8008704 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	015a      	lsls	r2, r3, #5
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	4413      	add	r3, r2
 80086cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	0151      	lsls	r1, r2, #5
 80086d6:	68fa      	ldr	r2, [r7, #12]
 80086d8:	440a      	add	r2, r1
 80086da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80086e2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	015a      	lsls	r2, r3, #5
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	4413      	add	r3, r2
 80086ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	0151      	lsls	r1, r2, #5
 80086f6:	68fa      	ldr	r2, [r7, #12]
 80086f8:	440a      	add	r2, r1
 80086fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008702:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800870a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	f003 030f 	and.w	r3, r3, #15
 8008714:	2101      	movs	r1, #1
 8008716:	fa01 f303 	lsl.w	r3, r1, r3
 800871a:	b29b      	uxth	r3, r3
 800871c:	43db      	mvns	r3, r3
 800871e:	68f9      	ldr	r1, [r7, #12]
 8008720:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008724:	4013      	ands	r3, r2
 8008726:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800872e:	69da      	ldr	r2, [r3, #28]
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	f003 030f 	and.w	r3, r3, #15
 8008738:	2101      	movs	r1, #1
 800873a:	fa01 f303 	lsl.w	r3, r1, r3
 800873e:	b29b      	uxth	r3, r3
 8008740:	43db      	mvns	r3, r3
 8008742:	68f9      	ldr	r1, [r7, #12]
 8008744:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008748:	4013      	ands	r3, r2
 800874a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	015a      	lsls	r2, r3, #5
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	4413      	add	r3, r2
 8008754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	0159      	lsls	r1, r3, #5
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	440b      	add	r3, r1
 8008762:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008766:	4619      	mov	r1, r3
 8008768:	4b35      	ldr	r3, [pc, #212]	@ (8008840 <USB_DeactivateEndpoint+0x1b0>)
 800876a:	4013      	ands	r3, r2
 800876c:	600b      	str	r3, [r1, #0]
 800876e:	e060      	b.n	8008832 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	015a      	lsls	r2, r3, #5
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	4413      	add	r3, r2
 8008778:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008782:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008786:	d11f      	bne.n	80087c8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	015a      	lsls	r2, r3, #5
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	4413      	add	r3, r2
 8008790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68ba      	ldr	r2, [r7, #8]
 8008798:	0151      	lsls	r1, r2, #5
 800879a:	68fa      	ldr	r2, [r7, #12]
 800879c:	440a      	add	r2, r1
 800879e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80087a6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	015a      	lsls	r2, r3, #5
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	4413      	add	r3, r2
 80087b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68ba      	ldr	r2, [r7, #8]
 80087b8:	0151      	lsls	r1, r2, #5
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	440a      	add	r2, r1
 80087be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80087c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	781b      	ldrb	r3, [r3, #0]
 80087d4:	f003 030f 	and.w	r3, r3, #15
 80087d8:	2101      	movs	r1, #1
 80087da:	fa01 f303 	lsl.w	r3, r1, r3
 80087de:	041b      	lsls	r3, r3, #16
 80087e0:	43db      	mvns	r3, r3
 80087e2:	68f9      	ldr	r1, [r7, #12]
 80087e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087e8:	4013      	ands	r3, r2
 80087ea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087f2:	69da      	ldr	r2, [r3, #28]
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	f003 030f 	and.w	r3, r3, #15
 80087fc:	2101      	movs	r1, #1
 80087fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008802:	041b      	lsls	r3, r3, #16
 8008804:	43db      	mvns	r3, r3
 8008806:	68f9      	ldr	r1, [r7, #12]
 8008808:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800880c:	4013      	ands	r3, r2
 800880e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	015a      	lsls	r2, r3, #5
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	4413      	add	r3, r2
 8008818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	0159      	lsls	r1, r3, #5
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	440b      	add	r3, r1
 8008826:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800882a:	4619      	mov	r1, r3
 800882c:	4b05      	ldr	r3, [pc, #20]	@ (8008844 <USB_DeactivateEndpoint+0x1b4>)
 800882e:	4013      	ands	r3, r2
 8008830:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008832:	2300      	movs	r3, #0
}
 8008834:	4618      	mov	r0, r3
 8008836:	3714      	adds	r7, #20
 8008838:	46bd      	mov	sp, r7
 800883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883e:	4770      	bx	lr
 8008840:	ec337800 	.word	0xec337800
 8008844:	eff37800 	.word	0xeff37800

08008848 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b086      	sub	sp, #24
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	785b      	ldrb	r3, [r3, #1]
 8008860:	2b01      	cmp	r3, #1
 8008862:	f040 8128 	bne.w	8008ab6 <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	691b      	ldr	r3, [r3, #16]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d132      	bne.n	80088d4 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	015a      	lsls	r2, r3, #5
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	4413      	add	r3, r2
 8008876:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800887a:	691b      	ldr	r3, [r3, #16]
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	0151      	lsls	r1, r2, #5
 8008880:	697a      	ldr	r2, [r7, #20]
 8008882:	440a      	add	r2, r1
 8008884:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008888:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800888c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008890:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	015a      	lsls	r2, r3, #5
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	4413      	add	r3, r2
 800889a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800889e:	691b      	ldr	r3, [r3, #16]
 80088a0:	693a      	ldr	r2, [r7, #16]
 80088a2:	0151      	lsls	r1, r2, #5
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	440a      	add	r2, r1
 80088a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80088b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	015a      	lsls	r2, r3, #5
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	4413      	add	r3, r2
 80088ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088be:	691b      	ldr	r3, [r3, #16]
 80088c0:	693a      	ldr	r2, [r7, #16]
 80088c2:	0151      	lsls	r1, r2, #5
 80088c4:	697a      	ldr	r2, [r7, #20]
 80088c6:	440a      	add	r2, r1
 80088c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088cc:	0cdb      	lsrs	r3, r3, #19
 80088ce:	04db      	lsls	r3, r3, #19
 80088d0:	6113      	str	r3, [r2, #16]
 80088d2:	e092      	b.n	80089fa <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	015a      	lsls	r2, r3, #5
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	4413      	add	r3, r2
 80088dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088e0:	691b      	ldr	r3, [r3, #16]
 80088e2:	693a      	ldr	r2, [r7, #16]
 80088e4:	0151      	lsls	r1, r2, #5
 80088e6:	697a      	ldr	r2, [r7, #20]
 80088e8:	440a      	add	r2, r1
 80088ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088ee:	0cdb      	lsrs	r3, r3, #19
 80088f0:	04db      	lsls	r3, r3, #19
 80088f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	015a      	lsls	r2, r3, #5
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008900:	691b      	ldr	r3, [r3, #16]
 8008902:	693a      	ldr	r2, [r7, #16]
 8008904:	0151      	lsls	r1, r2, #5
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	440a      	add	r2, r1
 800890a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800890e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008912:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008916:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d11a      	bne.n	8008954 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	691a      	ldr	r2, [r3, #16]
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	429a      	cmp	r2, r3
 8008928:	d903      	bls.n	8008932 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	689a      	ldr	r2, [r3, #8]
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	015a      	lsls	r2, r3, #5
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	4413      	add	r3, r2
 800893a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	693a      	ldr	r2, [r7, #16]
 8008942:	0151      	lsls	r1, r2, #5
 8008944:	697a      	ldr	r2, [r7, #20]
 8008946:	440a      	add	r2, r1
 8008948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800894c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008950:	6113      	str	r3, [r2, #16]
 8008952:	e01b      	b.n	800898c <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008960:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	6919      	ldr	r1, [r3, #16]
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	440b      	add	r3, r1
 800896c:	1e59      	subs	r1, r3, #1
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	fbb1 f3f3 	udiv	r3, r1, r3
 8008976:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008978:	4b8d      	ldr	r3, [pc, #564]	@ (8008bb0 <USB_EPStartXfer+0x368>)
 800897a:	400b      	ands	r3, r1
 800897c:	6939      	ldr	r1, [r7, #16]
 800897e:	0148      	lsls	r0, r1, #5
 8008980:	6979      	ldr	r1, [r7, #20]
 8008982:	4401      	add	r1, r0
 8008984:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008988:	4313      	orrs	r3, r2
 800898a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	015a      	lsls	r2, r3, #5
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	4413      	add	r3, r2
 8008994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008998:	691a      	ldr	r2, [r3, #16]
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	691b      	ldr	r3, [r3, #16]
 800899e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089a2:	6939      	ldr	r1, [r7, #16]
 80089a4:	0148      	lsls	r0, r1, #5
 80089a6:	6979      	ldr	r1, [r7, #20]
 80089a8:	4401      	add	r1, r0
 80089aa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80089ae:	4313      	orrs	r3, r2
 80089b0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	791b      	ldrb	r3, [r3, #4]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d11f      	bne.n	80089fa <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	015a      	lsls	r2, r3, #5
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	4413      	add	r3, r2
 80089c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089c6:	691b      	ldr	r3, [r3, #16]
 80089c8:	693a      	ldr	r2, [r7, #16]
 80089ca:	0151      	lsls	r1, r2, #5
 80089cc:	697a      	ldr	r2, [r7, #20]
 80089ce:	440a      	add	r2, r1
 80089d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089d4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80089d8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	015a      	lsls	r2, r3, #5
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	4413      	add	r3, r2
 80089e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089e6:	691b      	ldr	r3, [r3, #16]
 80089e8:	693a      	ldr	r2, [r7, #16]
 80089ea:	0151      	lsls	r1, r2, #5
 80089ec:	697a      	ldr	r2, [r7, #20]
 80089ee:	440a      	add	r2, r1
 80089f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80089f8:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	015a      	lsls	r2, r3, #5
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	4413      	add	r3, r2
 8008a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	693a      	ldr	r2, [r7, #16]
 8008a0a:	0151      	lsls	r1, r2, #5
 8008a0c:	697a      	ldr	r2, [r7, #20]
 8008a0e:	440a      	add	r2, r1
 8008a10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a14:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008a18:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	791b      	ldrb	r3, [r3, #4]
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	d015      	beq.n	8008a4e <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	691b      	ldr	r3, [r3, #16]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f000 8139 	beq.w	8008c9e <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	f003 030f 	and.w	r3, r3, #15
 8008a3c:	2101      	movs	r1, #1
 8008a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a42:	6979      	ldr	r1, [r7, #20]
 8008a44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	634b      	str	r3, [r1, #52]	@ 0x34
 8008a4c:	e127      	b.n	8008c9e <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d110      	bne.n	8008a80 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	015a      	lsls	r2, r3, #5
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	4413      	add	r3, r2
 8008a66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	693a      	ldr	r2, [r7, #16]
 8008a6e:	0151      	lsls	r1, r2, #5
 8008a70:	697a      	ldr	r2, [r7, #20]
 8008a72:	440a      	add	r2, r1
 8008a74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008a7c:	6013      	str	r3, [r2, #0]
 8008a7e:	e00f      	b.n	8008aa0 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	015a      	lsls	r2, r3, #5
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	4413      	add	r3, r2
 8008a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	693a      	ldr	r2, [r7, #16]
 8008a90:	0151      	lsls	r1, r2, #5
 8008a92:	697a      	ldr	r2, [r7, #20]
 8008a94:	440a      	add	r2, r1
 8008a96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a9e:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	68d9      	ldr	r1, [r3, #12]
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	781a      	ldrb	r2, [r3, #0]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	691b      	ldr	r3, [r3, #16]
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f9a6 	bl	8008e00 <USB_WritePacket>
 8008ab4:	e0f3      	b.n	8008c9e <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	015a      	lsls	r2, r3, #5
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ac2:	691b      	ldr	r3, [r3, #16]
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	0151      	lsls	r1, r2, #5
 8008ac8:	697a      	ldr	r2, [r7, #20]
 8008aca:	440a      	add	r2, r1
 8008acc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ad0:	0cdb      	lsrs	r3, r3, #19
 8008ad2:	04db      	lsls	r3, r3, #19
 8008ad4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	015a      	lsls	r2, r3, #5
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	4413      	add	r3, r2
 8008ade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	693a      	ldr	r2, [r7, #16]
 8008ae6:	0151      	lsls	r1, r2, #5
 8008ae8:	697a      	ldr	r2, [r7, #20]
 8008aea:	440a      	add	r2, r1
 8008aec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008af0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008af4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008af8:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d12f      	bne.n	8008b60 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	691b      	ldr	r3, [r3, #16]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d003      	beq.n	8008b10 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	689a      	ldr	r2, [r3, #8]
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	689a      	ldr	r2, [r3, #8]
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	015a      	lsls	r2, r3, #5
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	4413      	add	r3, r2
 8008b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b24:	691a      	ldr	r2, [r3, #16]
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	6a1b      	ldr	r3, [r3, #32]
 8008b2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b2e:	6939      	ldr	r1, [r7, #16]
 8008b30:	0148      	lsls	r0, r1, #5
 8008b32:	6979      	ldr	r1, [r7, #20]
 8008b34:	4401      	add	r1, r0
 8008b36:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b3e:	693b      	ldr	r3, [r7, #16]
 8008b40:	015a      	lsls	r2, r3, #5
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	4413      	add	r3, r2
 8008b46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b4a:	691b      	ldr	r3, [r3, #16]
 8008b4c:	693a      	ldr	r2, [r7, #16]
 8008b4e:	0151      	lsls	r1, r2, #5
 8008b50:	697a      	ldr	r2, [r7, #20]
 8008b52:	440a      	add	r2, r1
 8008b54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b5c:	6113      	str	r3, [r2, #16]
 8008b5e:	e061      	b.n	8008c24 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	691b      	ldr	r3, [r3, #16]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d125      	bne.n	8008bb4 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	015a      	lsls	r2, r3, #5
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	4413      	add	r3, r2
 8008b70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b74:	691a      	ldr	r2, [r3, #16]
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b7e:	6939      	ldr	r1, [r7, #16]
 8008b80:	0148      	lsls	r0, r1, #5
 8008b82:	6979      	ldr	r1, [r7, #20]
 8008b84:	4401      	add	r1, r0
 8008b86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	015a      	lsls	r2, r3, #5
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	4413      	add	r3, r2
 8008b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	0151      	lsls	r1, r2, #5
 8008ba0:	697a      	ldr	r2, [r7, #20]
 8008ba2:	440a      	add	r2, r1
 8008ba4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ba8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008bac:	6113      	str	r3, [r2, #16]
 8008bae:	e039      	b.n	8008c24 <USB_EPStartXfer+0x3dc>
 8008bb0:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	691a      	ldr	r2, [r3, #16]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	1e5a      	subs	r2, r3, #1
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bc8:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	689b      	ldr	r3, [r3, #8]
 8008bce:	89fa      	ldrh	r2, [r7, #14]
 8008bd0:	fb03 f202 	mul.w	r2, r3, r2
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	015a      	lsls	r2, r3, #5
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	4413      	add	r3, r2
 8008be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008be4:	691a      	ldr	r2, [r3, #16]
 8008be6:	89fb      	ldrh	r3, [r7, #14]
 8008be8:	04d9      	lsls	r1, r3, #19
 8008bea:	4b2f      	ldr	r3, [pc, #188]	@ (8008ca8 <USB_EPStartXfer+0x460>)
 8008bec:	400b      	ands	r3, r1
 8008bee:	6939      	ldr	r1, [r7, #16]
 8008bf0:	0148      	lsls	r0, r1, #5
 8008bf2:	6979      	ldr	r1, [r7, #20]
 8008bf4:	4401      	add	r1, r0
 8008bf6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	015a      	lsls	r2, r3, #5
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c0a:	691a      	ldr	r2, [r3, #16]
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	6a1b      	ldr	r3, [r3, #32]
 8008c10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c14:	6939      	ldr	r1, [r7, #16]
 8008c16:	0148      	lsls	r0, r1, #5
 8008c18:	6979      	ldr	r1, [r7, #20]
 8008c1a:	4401      	add	r1, r0
 8008c1c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c20:	4313      	orrs	r3, r2
 8008c22:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	791b      	ldrb	r3, [r3, #4]
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d128      	bne.n	8008c7e <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d110      	bne.n	8008c5e <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	015a      	lsls	r2, r3, #5
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	4413      	add	r3, r2
 8008c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	693a      	ldr	r2, [r7, #16]
 8008c4c:	0151      	lsls	r1, r2, #5
 8008c4e:	697a      	ldr	r2, [r7, #20]
 8008c50:	440a      	add	r2, r1
 8008c52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c56:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c5a:	6013      	str	r3, [r2, #0]
 8008c5c:	e00f      	b.n	8008c7e <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	015a      	lsls	r2, r3, #5
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	4413      	add	r3, r2
 8008c66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	693a      	ldr	r2, [r7, #16]
 8008c6e:	0151      	lsls	r1, r2, #5
 8008c70:	697a      	ldr	r2, [r7, #20]
 8008c72:	440a      	add	r2, r1
 8008c74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c7c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	015a      	lsls	r2, r3, #5
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	4413      	add	r3, r2
 8008c86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	693a      	ldr	r2, [r7, #16]
 8008c8e:	0151      	lsls	r1, r2, #5
 8008c90:	697a      	ldr	r2, [r7, #20]
 8008c92:	440a      	add	r2, r1
 8008c94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c98:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008c9c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c9e:	2300      	movs	r3, #0
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3718      	adds	r7, #24
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}
 8008ca8:	1ff80000 	.word	0x1ff80000

08008cac <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b087      	sub	sp, #28
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	785b      	ldrb	r3, [r3, #1]
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d14a      	bne.n	8008d60 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	015a      	lsls	r2, r3, #5
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ce2:	f040 8086 	bne.w	8008df2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	015a      	lsls	r2, r3, #5
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	4413      	add	r3, r2
 8008cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	7812      	ldrb	r2, [r2, #0]
 8008cfa:	0151      	lsls	r1, r2, #5
 8008cfc:	693a      	ldr	r2, [r7, #16]
 8008cfe:	440a      	add	r2, r1
 8008d00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d04:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008d08:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	781b      	ldrb	r3, [r3, #0]
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	683a      	ldr	r2, [r7, #0]
 8008d1c:	7812      	ldrb	r2, [r2, #0]
 8008d1e:	0151      	lsls	r1, r2, #5
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	440a      	add	r2, r1
 8008d24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d2c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	3301      	adds	r3, #1
 8008d32:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d902      	bls.n	8008d44 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008d3e:	2301      	movs	r3, #1
 8008d40:	75fb      	strb	r3, [r7, #23]
          break;
 8008d42:	e056      	b.n	8008df2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	015a      	lsls	r2, r3, #5
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d5c:	d0e7      	beq.n	8008d2e <USB_EPStopXfer+0x82>
 8008d5e:	e048      	b.n	8008df2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	015a      	lsls	r2, r3, #5
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	4413      	add	r3, r2
 8008d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d78:	d13b      	bne.n	8008df2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	015a      	lsls	r2, r3, #5
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	4413      	add	r3, r2
 8008d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	683a      	ldr	r2, [r7, #0]
 8008d8c:	7812      	ldrb	r2, [r2, #0]
 8008d8e:	0151      	lsls	r1, r2, #5
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	440a      	add	r2, r1
 8008d94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008d9c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	015a      	lsls	r2, r3, #5
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	4413      	add	r3, r2
 8008da8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	683a      	ldr	r2, [r7, #0]
 8008db0:	7812      	ldrb	r2, [r2, #0]
 8008db2:	0151      	lsls	r1, r2, #5
 8008db4:	693a      	ldr	r2, [r7, #16]
 8008db6:	440a      	add	r2, r1
 8008db8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008dc0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d902      	bls.n	8008dd8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	75fb      	strb	r3, [r7, #23]
          break;
 8008dd6:	e00c      	b.n	8008df2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	015a      	lsls	r2, r3, #5
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	4413      	add	r3, r2
 8008de2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008dec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008df0:	d0e7      	beq.n	8008dc2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	371c      	adds	r7, #28
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b089      	sub	sp, #36	@ 0x24
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	460b      	mov	r3, r1
 8008e10:	71fb      	strb	r3, [r7, #7]
 8008e12:	4613      	mov	r3, r2
 8008e14:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8008e1e:	88bb      	ldrh	r3, [r7, #4]
 8008e20:	3303      	adds	r3, #3
 8008e22:	089b      	lsrs	r3, r3, #2
 8008e24:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8008e26:	2300      	movs	r3, #0
 8008e28:	61bb      	str	r3, [r7, #24]
 8008e2a:	e018      	b.n	8008e5e <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008e2c:	79fb      	ldrb	r3, [r7, #7]
 8008e2e:	031a      	lsls	r2, r3, #12
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	4413      	add	r3, r2
 8008e34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e38:	461a      	mov	r2, r3
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	6013      	str	r3, [r2, #0]
    pSrc++;
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	3301      	adds	r3, #1
 8008e44:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008e46:	69fb      	ldr	r3, [r7, #28]
 8008e48:	3301      	adds	r3, #1
 8008e4a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	3301      	adds	r3, #1
 8008e56:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008e58:	69bb      	ldr	r3, [r7, #24]
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	61bb      	str	r3, [r7, #24]
 8008e5e:	69ba      	ldr	r2, [r7, #24]
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d3e2      	bcc.n	8008e2c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3724      	adds	r7, #36	@ 0x24
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b08b      	sub	sp, #44	@ 0x2c
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	4613      	mov	r3, r2
 8008e80:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008e8a:	88fb      	ldrh	r3, [r7, #6]
 8008e8c:	089b      	lsrs	r3, r3, #2
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008e92:	88fb      	ldrh	r3, [r7, #6]
 8008e94:	f003 0303 	and.w	r3, r3, #3
 8008e98:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	623b      	str	r3, [r7, #32]
 8008e9e:	e014      	b.n	8008eca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eaa:	601a      	str	r2, [r3, #0]
    pDest++;
 8008eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eae:	3301      	adds	r3, #1
 8008eb0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eba:	3301      	adds	r3, #1
 8008ebc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008ec4:	6a3b      	ldr	r3, [r7, #32]
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	623b      	str	r3, [r7, #32]
 8008eca:	6a3a      	ldr	r2, [r7, #32]
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d3e6      	bcc.n	8008ea0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008ed2:	8bfb      	ldrh	r3, [r7, #30]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d01e      	beq.n	8008f16 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008edc:	69bb      	ldr	r3, [r7, #24]
 8008ede:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	f107 0310 	add.w	r3, r7, #16
 8008ee8:	6812      	ldr	r2, [r2, #0]
 8008eea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008eec:	693a      	ldr	r2, [r7, #16]
 8008eee:	6a3b      	ldr	r3, [r7, #32]
 8008ef0:	b2db      	uxtb	r3, r3
 8008ef2:	00db      	lsls	r3, r3, #3
 8008ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ef8:	b2da      	uxtb	r2, r3
 8008efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efc:	701a      	strb	r2, [r3, #0]
      i++;
 8008efe:	6a3b      	ldr	r3, [r7, #32]
 8008f00:	3301      	adds	r3, #1
 8008f02:	623b      	str	r3, [r7, #32]
      pDest++;
 8008f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f06:	3301      	adds	r3, #1
 8008f08:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008f0a:	8bfb      	ldrh	r3, [r7, #30]
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008f10:	8bfb      	ldrh	r3, [r7, #30]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1ea      	bne.n	8008eec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	372c      	adds	r7, #44	@ 0x2c
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b085      	sub	sp, #20
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	781b      	ldrb	r3, [r3, #0]
 8008f36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	785b      	ldrb	r3, [r3, #1]
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d12c      	bne.n	8008f9a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	015a      	lsls	r2, r3, #5
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	4413      	add	r3, r2
 8008f48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	db12      	blt.n	8008f78 <USB_EPSetStall+0x54>
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00f      	beq.n	8008f78 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	015a      	lsls	r2, r3, #5
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	4413      	add	r3, r2
 8008f60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68ba      	ldr	r2, [r7, #8]
 8008f68:	0151      	lsls	r1, r2, #5
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	440a      	add	r2, r1
 8008f6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f76:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	015a      	lsls	r2, r3, #5
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	4413      	add	r3, r2
 8008f80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	68ba      	ldr	r2, [r7, #8]
 8008f88:	0151      	lsls	r1, r2, #5
 8008f8a:	68fa      	ldr	r2, [r7, #12]
 8008f8c:	440a      	add	r2, r1
 8008f8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008f96:	6013      	str	r3, [r2, #0]
 8008f98:	e02b      	b.n	8008ff2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	015a      	lsls	r2, r3, #5
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	4413      	add	r3, r2
 8008fa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	db12      	blt.n	8008fd2 <USB_EPSetStall+0xae>
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00f      	beq.n	8008fd2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	015a      	lsls	r2, r3, #5
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	4413      	add	r3, r2
 8008fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	68ba      	ldr	r2, [r7, #8]
 8008fc2:	0151      	lsls	r1, r2, #5
 8008fc4:	68fa      	ldr	r2, [r7, #12]
 8008fc6:	440a      	add	r2, r1
 8008fc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fcc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008fd0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	015a      	lsls	r2, r3, #5
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	4413      	add	r3, r2
 8008fda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68ba      	ldr	r2, [r7, #8]
 8008fe2:	0151      	lsls	r1, r2, #5
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	440a      	add	r2, r1
 8008fe8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008ff0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ff2:	2300      	movs	r3, #0
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3714      	adds	r7, #20
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	785b      	ldrb	r3, [r3, #1]
 8009018:	2b01      	cmp	r3, #1
 800901a:	d128      	bne.n	800906e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	015a      	lsls	r2, r3, #5
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	4413      	add	r3, r2
 8009024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	68ba      	ldr	r2, [r7, #8]
 800902c:	0151      	lsls	r1, r2, #5
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	440a      	add	r2, r1
 8009032:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009036:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800903a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	791b      	ldrb	r3, [r3, #4]
 8009040:	2b03      	cmp	r3, #3
 8009042:	d003      	beq.n	800904c <USB_EPClearStall+0x4c>
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	791b      	ldrb	r3, [r3, #4]
 8009048:	2b02      	cmp	r3, #2
 800904a:	d138      	bne.n	80090be <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	015a      	lsls	r2, r3, #5
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	4413      	add	r3, r2
 8009054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	0151      	lsls	r1, r2, #5
 800905e:	68fa      	ldr	r2, [r7, #12]
 8009060:	440a      	add	r2, r1
 8009062:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800906a:	6013      	str	r3, [r2, #0]
 800906c:	e027      	b.n	80090be <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	015a      	lsls	r2, r3, #5
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	4413      	add	r3, r2
 8009076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	0151      	lsls	r1, r2, #5
 8009080:	68fa      	ldr	r2, [r7, #12]
 8009082:	440a      	add	r2, r1
 8009084:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009088:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800908c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	791b      	ldrb	r3, [r3, #4]
 8009092:	2b03      	cmp	r3, #3
 8009094:	d003      	beq.n	800909e <USB_EPClearStall+0x9e>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	791b      	ldrb	r3, [r3, #4]
 800909a:	2b02      	cmp	r3, #2
 800909c:	d10f      	bne.n	80090be <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	015a      	lsls	r2, r3, #5
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	4413      	add	r3, r2
 80090a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	68ba      	ldr	r2, [r7, #8]
 80090ae:	0151      	lsls	r1, r2, #5
 80090b0:	68fa      	ldr	r2, [r7, #12]
 80090b2:	440a      	add	r2, r1
 80090b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090bc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80090be:	2300      	movs	r3, #0
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3714      	adds	r7, #20
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr

080090cc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b085      	sub	sp, #20
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	460b      	mov	r3, r1
 80090d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	68fa      	ldr	r2, [r7, #12]
 80090e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80090ea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80090ee:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	78fb      	ldrb	r3, [r7, #3]
 80090fa:	011b      	lsls	r3, r3, #4
 80090fc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009100:	68f9      	ldr	r1, [r7, #12]
 8009102:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009106:	4313      	orrs	r3, r2
 8009108:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3714      	adds	r7, #20
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	68fa      	ldr	r2, [r7, #12]
 800912e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009132:	f023 0303 	bic.w	r3, r3, #3
 8009136:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	68fa      	ldr	r2, [r7, #12]
 8009142:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009146:	f023 0302 	bic.w	r3, r3, #2
 800914a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800914c:	2300      	movs	r3, #0
}
 800914e:	4618      	mov	r0, r3
 8009150:	3714      	adds	r7, #20
 8009152:	46bd      	mov	sp, r7
 8009154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009158:	4770      	bx	lr

0800915a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800915a:	b480      	push	{r7}
 800915c:	b085      	sub	sp, #20
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68fa      	ldr	r2, [r7, #12]
 8009170:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009174:	f023 0303 	bic.w	r3, r3, #3
 8009178:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009188:	f043 0302 	orr.w	r3, r3, #2
 800918c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	3714      	adds	r7, #20
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr

0800919c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800919c:	b480      	push	{r7}
 800919e:	b085      	sub	sp, #20
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	695b      	ldr	r3, [r3, #20]
 80091a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	699b      	ldr	r3, [r3, #24]
 80091ae:	68fa      	ldr	r2, [r7, #12]
 80091b0:	4013      	ands	r3, r2
 80091b2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80091b4:	68fb      	ldr	r3, [r7, #12]
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3714      	adds	r7, #20
 80091ba:	46bd      	mov	sp, r7
 80091bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c0:	4770      	bx	lr

080091c2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80091c2:	b480      	push	{r7}
 80091c4:	b085      	sub	sp, #20
 80091c6:	af00      	add	r7, sp, #0
 80091c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091d4:	699b      	ldr	r3, [r3, #24]
 80091d6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091de:	69db      	ldr	r3, [r3, #28]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	4013      	ands	r3, r2
 80091e4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	0c1b      	lsrs	r3, r3, #16
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3714      	adds	r7, #20
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr

080091f6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80091f6:	b480      	push	{r7}
 80091f8:	b085      	sub	sp, #20
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009208:	699b      	ldr	r3, [r3, #24]
 800920a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009212:	69db      	ldr	r3, [r3, #28]
 8009214:	68ba      	ldr	r2, [r7, #8]
 8009216:	4013      	ands	r3, r2
 8009218:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	b29b      	uxth	r3, r3
}
 800921e:	4618      	mov	r0, r3
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr

0800922a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800922a:	b480      	push	{r7}
 800922c:	b085      	sub	sp, #20
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
 8009232:	460b      	mov	r3, r1
 8009234:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800923a:	78fb      	ldrb	r3, [r7, #3]
 800923c:	015a      	lsls	r2, r3, #5
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	4413      	add	r3, r2
 8009242:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009250:	695b      	ldr	r3, [r3, #20]
 8009252:	68ba      	ldr	r2, [r7, #8]
 8009254:	4013      	ands	r3, r2
 8009256:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009258:	68bb      	ldr	r3, [r7, #8]
}
 800925a:	4618      	mov	r0, r3
 800925c:	3714      	adds	r7, #20
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr

08009266 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009266:	b480      	push	{r7}
 8009268:	b087      	sub	sp, #28
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
 800926e:	460b      	mov	r3, r1
 8009270:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800927c:	691b      	ldr	r3, [r3, #16]
 800927e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009288:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800928a:	78fb      	ldrb	r3, [r7, #3]
 800928c:	f003 030f 	and.w	r3, r3, #15
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	fa22 f303 	lsr.w	r3, r2, r3
 8009296:	01db      	lsls	r3, r3, #7
 8009298:	b2db      	uxtb	r3, r3
 800929a:	693a      	ldr	r2, [r7, #16]
 800929c:	4313      	orrs	r3, r2
 800929e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80092a0:	78fb      	ldrb	r3, [r7, #3]
 80092a2:	015a      	lsls	r2, r3, #5
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	4413      	add	r3, r2
 80092a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	693a      	ldr	r2, [r7, #16]
 80092b0:	4013      	ands	r3, r2
 80092b2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80092b4:	68bb      	ldr	r3, [r7, #8]
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	371c      	adds	r7, #28
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr

080092c2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80092c2:	b480      	push	{r7}
 80092c4:	b083      	sub	sp, #12
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	f003 0301 	and.w	r3, r3, #1
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	370c      	adds	r7, #12
 80092d6:	46bd      	mov	sp, r7
 80092d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092dc:	4770      	bx	lr

080092de <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80092de:	b480      	push	{r7}
 80092e0:	b085      	sub	sp, #20
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092f8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80092fc:	f023 0307 	bic.w	r3, r3, #7
 8009300:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	68fa      	ldr	r2, [r7, #12]
 800930c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009314:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3714      	adds	r7, #20
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr

08009324 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8009324:	b480      	push	{r7}
 8009326:	b085      	sub	sp, #20
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	333c      	adds	r3, #60	@ 0x3c
 8009336:	3304      	adds	r3, #4
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	4a1c      	ldr	r2, [pc, #112]	@ (80093b0 <USB_EP0_OutStart+0x8c>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d90a      	bls.n	800935a <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009350:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009354:	d101      	bne.n	800935a <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8009356:	2300      	movs	r3, #0
 8009358:	e024      	b.n	80093a4 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009360:	461a      	mov	r2, r3
 8009362:	2300      	movs	r3, #0
 8009364:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009374:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009378:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009380:	691b      	ldr	r3, [r3, #16]
 8009382:	68fa      	ldr	r2, [r7, #12]
 8009384:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009388:	f043 0318 	orr.w	r3, r3, #24
 800938c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009394:	691b      	ldr	r3, [r3, #16]
 8009396:	68fa      	ldr	r2, [r7, #12]
 8009398:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800939c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80093a0:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3714      	adds	r7, #20
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr
 80093b0:	4f54300a 	.word	0x4f54300a

080093b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80093bc:	2300      	movs	r3, #0
 80093be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	3301      	adds	r3, #1
 80093c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	4a13      	ldr	r2, [pc, #76]	@ (8009418 <USB_CoreReset+0x64>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d901      	bls.n	80093d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80093ce:	2303      	movs	r3, #3
 80093d0:	e01b      	b.n	800940a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	daf2      	bge.n	80093c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80093da:	2300      	movs	r3, #0
 80093dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	691b      	ldr	r3, [r3, #16]
 80093e2:	f043 0201 	orr.w	r2, r3, #1
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	3301      	adds	r3, #1
 80093ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	4a09      	ldr	r2, [pc, #36]	@ (8009418 <USB_CoreReset+0x64>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d901      	bls.n	80093fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80093f8:	2303      	movs	r3, #3
 80093fa:	e006      	b.n	800940a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	691b      	ldr	r3, [r3, #16]
 8009400:	f003 0301 	and.w	r3, r3, #1
 8009404:	2b01      	cmp	r3, #1
 8009406:	d0f0      	beq.n	80093ea <USB_CoreReset+0x36>

  return HAL_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3714      	adds	r7, #20
 800940e:	46bd      	mov	sp, r7
 8009410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009414:	4770      	bx	lr
 8009416:	bf00      	nop
 8009418:	00030d40 	.word	0x00030d40

0800941c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	460b      	mov	r3, r1
 8009426:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009428:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800942c:	f002 fe2c 	bl	800c088 <USBD_static_malloc>
 8009430:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d109      	bne.n	800944c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	32b0      	adds	r2, #176	@ 0xb0
 8009442:	2100      	movs	r1, #0
 8009444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009448:	2302      	movs	r3, #2
 800944a:	e0d4      	b.n	80095f6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800944c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009450:	2100      	movs	r1, #0
 8009452:	68f8      	ldr	r0, [r7, #12]
 8009454:	f002 fe36 	bl	800c0c4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	32b0      	adds	r2, #176	@ 0xb0
 8009462:	68f9      	ldr	r1, [r7, #12]
 8009464:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	32b0      	adds	r2, #176	@ 0xb0
 8009472:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	7c1b      	ldrb	r3, [r3, #16]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d138      	bne.n	80094f6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009484:	4b5e      	ldr	r3, [pc, #376]	@ (8009600 <USBD_CDC_Init+0x1e4>)
 8009486:	7819      	ldrb	r1, [r3, #0]
 8009488:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800948c:	2202      	movs	r2, #2
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f002 fbe6 	bl	800bc60 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009494:	4b5a      	ldr	r3, [pc, #360]	@ (8009600 <USBD_CDC_Init+0x1e4>)
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	f003 020f 	and.w	r2, r3, #15
 800949c:	6879      	ldr	r1, [r7, #4]
 800949e:	4613      	mov	r3, r2
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	4413      	add	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	440b      	add	r3, r1
 80094a8:	3324      	adds	r3, #36	@ 0x24
 80094aa:	2201      	movs	r2, #1
 80094ac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80094ae:	4b55      	ldr	r3, [pc, #340]	@ (8009604 <USBD_CDC_Init+0x1e8>)
 80094b0:	7819      	ldrb	r1, [r3, #0]
 80094b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80094b6:	2202      	movs	r2, #2
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f002 fbd1 	bl	800bc60 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80094be:	4b51      	ldr	r3, [pc, #324]	@ (8009604 <USBD_CDC_Init+0x1e8>)
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	f003 020f 	and.w	r2, r3, #15
 80094c6:	6879      	ldr	r1, [r7, #4]
 80094c8:	4613      	mov	r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	4413      	add	r3, r2
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	440b      	add	r3, r1
 80094d2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80094d6:	2201      	movs	r2, #1
 80094d8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80094da:	4b4b      	ldr	r3, [pc, #300]	@ (8009608 <USBD_CDC_Init+0x1ec>)
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	f003 020f 	and.w	r2, r3, #15
 80094e2:	6879      	ldr	r1, [r7, #4]
 80094e4:	4613      	mov	r3, r2
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	4413      	add	r3, r2
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	440b      	add	r3, r1
 80094ee:	3326      	adds	r3, #38	@ 0x26
 80094f0:	2210      	movs	r2, #16
 80094f2:	801a      	strh	r2, [r3, #0]
 80094f4:	e035      	b.n	8009562 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80094f6:	4b42      	ldr	r3, [pc, #264]	@ (8009600 <USBD_CDC_Init+0x1e4>)
 80094f8:	7819      	ldrb	r1, [r3, #0]
 80094fa:	2340      	movs	r3, #64	@ 0x40
 80094fc:	2202      	movs	r2, #2
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f002 fbae 	bl	800bc60 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009504:	4b3e      	ldr	r3, [pc, #248]	@ (8009600 <USBD_CDC_Init+0x1e4>)
 8009506:	781b      	ldrb	r3, [r3, #0]
 8009508:	f003 020f 	and.w	r2, r3, #15
 800950c:	6879      	ldr	r1, [r7, #4]
 800950e:	4613      	mov	r3, r2
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	4413      	add	r3, r2
 8009514:	009b      	lsls	r3, r3, #2
 8009516:	440b      	add	r3, r1
 8009518:	3324      	adds	r3, #36	@ 0x24
 800951a:	2201      	movs	r2, #1
 800951c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800951e:	4b39      	ldr	r3, [pc, #228]	@ (8009604 <USBD_CDC_Init+0x1e8>)
 8009520:	7819      	ldrb	r1, [r3, #0]
 8009522:	2340      	movs	r3, #64	@ 0x40
 8009524:	2202      	movs	r2, #2
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f002 fb9a 	bl	800bc60 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800952c:	4b35      	ldr	r3, [pc, #212]	@ (8009604 <USBD_CDC_Init+0x1e8>)
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	f003 020f 	and.w	r2, r3, #15
 8009534:	6879      	ldr	r1, [r7, #4]
 8009536:	4613      	mov	r3, r2
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	4413      	add	r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	440b      	add	r3, r1
 8009540:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009544:	2201      	movs	r2, #1
 8009546:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009548:	4b2f      	ldr	r3, [pc, #188]	@ (8009608 <USBD_CDC_Init+0x1ec>)
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	f003 020f 	and.w	r2, r3, #15
 8009550:	6879      	ldr	r1, [r7, #4]
 8009552:	4613      	mov	r3, r2
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	4413      	add	r3, r2
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	440b      	add	r3, r1
 800955c:	3326      	adds	r3, #38	@ 0x26
 800955e:	2210      	movs	r2, #16
 8009560:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009562:	4b29      	ldr	r3, [pc, #164]	@ (8009608 <USBD_CDC_Init+0x1ec>)
 8009564:	7819      	ldrb	r1, [r3, #0]
 8009566:	2308      	movs	r3, #8
 8009568:	2203      	movs	r2, #3
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f002 fb78 	bl	800bc60 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009570:	4b25      	ldr	r3, [pc, #148]	@ (8009608 <USBD_CDC_Init+0x1ec>)
 8009572:	781b      	ldrb	r3, [r3, #0]
 8009574:	f003 020f 	and.w	r2, r3, #15
 8009578:	6879      	ldr	r1, [r7, #4]
 800957a:	4613      	mov	r3, r2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	4413      	add	r3, r2
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	440b      	add	r3, r1
 8009584:	3324      	adds	r3, #36	@ 0x24
 8009586:	2201      	movs	r2, #1
 8009588:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2200      	movs	r2, #0
 800958e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	33b0      	adds	r3, #176	@ 0xb0
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	4413      	add	r3, r2
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2200      	movs	r2, #0
 80095aa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2200      	movs	r2, #0
 80095b2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d101      	bne.n	80095c4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80095c0:	2302      	movs	r3, #2
 80095c2:	e018      	b.n	80095f6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	7c1b      	ldrb	r3, [r3, #16]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d10a      	bne.n	80095e2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80095cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009604 <USBD_CDC_Init+0x1e8>)
 80095ce:	7819      	ldrb	r1, [r3, #0]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80095d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f002 fcba 	bl	800bf54 <USBD_LL_PrepareReceive>
 80095e0:	e008      	b.n	80095f4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80095e2:	4b08      	ldr	r3, [pc, #32]	@ (8009604 <USBD_CDC_Init+0x1e8>)
 80095e4:	7819      	ldrb	r1, [r3, #0]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80095ec:	2340      	movs	r3, #64	@ 0x40
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f002 fcb0 	bl	800bf54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	20000093 	.word	0x20000093
 8009604:	20000094 	.word	0x20000094
 8009608:	20000095 	.word	0x20000095

0800960c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b082      	sub	sp, #8
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	460b      	mov	r3, r1
 8009616:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009618:	4b3a      	ldr	r3, [pc, #232]	@ (8009704 <USBD_CDC_DeInit+0xf8>)
 800961a:	781b      	ldrb	r3, [r3, #0]
 800961c:	4619      	mov	r1, r3
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f002 fb5c 	bl	800bcdc <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009624:	4b37      	ldr	r3, [pc, #220]	@ (8009704 <USBD_CDC_DeInit+0xf8>)
 8009626:	781b      	ldrb	r3, [r3, #0]
 8009628:	f003 020f 	and.w	r2, r3, #15
 800962c:	6879      	ldr	r1, [r7, #4]
 800962e:	4613      	mov	r3, r2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	4413      	add	r3, r2
 8009634:	009b      	lsls	r3, r3, #2
 8009636:	440b      	add	r3, r1
 8009638:	3324      	adds	r3, #36	@ 0x24
 800963a:	2200      	movs	r2, #0
 800963c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800963e:	4b32      	ldr	r3, [pc, #200]	@ (8009708 <USBD_CDC_DeInit+0xfc>)
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	4619      	mov	r1, r3
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f002 fb49 	bl	800bcdc <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800964a:	4b2f      	ldr	r3, [pc, #188]	@ (8009708 <USBD_CDC_DeInit+0xfc>)
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	f003 020f 	and.w	r2, r3, #15
 8009652:	6879      	ldr	r1, [r7, #4]
 8009654:	4613      	mov	r3, r2
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	4413      	add	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	440b      	add	r3, r1
 800965e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009662:	2200      	movs	r2, #0
 8009664:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009666:	4b29      	ldr	r3, [pc, #164]	@ (800970c <USBD_CDC_DeInit+0x100>)
 8009668:	781b      	ldrb	r3, [r3, #0]
 800966a:	4619      	mov	r1, r3
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f002 fb35 	bl	800bcdc <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009672:	4b26      	ldr	r3, [pc, #152]	@ (800970c <USBD_CDC_DeInit+0x100>)
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	f003 020f 	and.w	r2, r3, #15
 800967a:	6879      	ldr	r1, [r7, #4]
 800967c:	4613      	mov	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	440b      	add	r3, r1
 8009686:	3324      	adds	r3, #36	@ 0x24
 8009688:	2200      	movs	r2, #0
 800968a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800968c:	4b1f      	ldr	r3, [pc, #124]	@ (800970c <USBD_CDC_DeInit+0x100>)
 800968e:	781b      	ldrb	r3, [r3, #0]
 8009690:	f003 020f 	and.w	r2, r3, #15
 8009694:	6879      	ldr	r1, [r7, #4]
 8009696:	4613      	mov	r3, r2
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	4413      	add	r3, r2
 800969c:	009b      	lsls	r3, r3, #2
 800969e:	440b      	add	r3, r1
 80096a0:	3326      	adds	r3, #38	@ 0x26
 80096a2:	2200      	movs	r2, #0
 80096a4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	32b0      	adds	r2, #176	@ 0xb0
 80096b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d01f      	beq.n	80096f8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	33b0      	adds	r3, #176	@ 0xb0
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	4413      	add	r3, r2
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	685b      	ldr	r3, [r3, #4]
 80096ca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	32b0      	adds	r2, #176	@ 0xb0
 80096d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096da:	4618      	mov	r0, r3
 80096dc:	f002 fce2 	bl	800c0a4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	32b0      	adds	r2, #176	@ 0xb0
 80096ea:	2100      	movs	r1, #0
 80096ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2200      	movs	r2, #0
 80096f4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80096f8:	2300      	movs	r3, #0
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3708      	adds	r7, #8
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	20000093 	.word	0x20000093
 8009708:	20000094 	.word	0x20000094
 800970c:	20000095 	.word	0x20000095

08009710 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b086      	sub	sp, #24
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	32b0      	adds	r2, #176	@ 0xb0
 8009724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009728:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800972a:	2300      	movs	r3, #0
 800972c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800972e:	2300      	movs	r3, #0
 8009730:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009732:	2300      	movs	r3, #0
 8009734:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d101      	bne.n	8009740 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800973c:	2303      	movs	r3, #3
 800973e:	e0bf      	b.n	80098c0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009748:	2b00      	cmp	r3, #0
 800974a:	d050      	beq.n	80097ee <USBD_CDC_Setup+0xde>
 800974c:	2b20      	cmp	r3, #32
 800974e:	f040 80af 	bne.w	80098b0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	88db      	ldrh	r3, [r3, #6]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d03a      	beq.n	80097d0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	b25b      	sxtb	r3, r3
 8009760:	2b00      	cmp	r3, #0
 8009762:	da1b      	bge.n	800979c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	33b0      	adds	r3, #176	@ 0xb0
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	4413      	add	r3, r2
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	683a      	ldr	r2, [r7, #0]
 8009778:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800977a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800977c:	683a      	ldr	r2, [r7, #0]
 800977e:	88d2      	ldrh	r2, [r2, #6]
 8009780:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	88db      	ldrh	r3, [r3, #6]
 8009786:	2b07      	cmp	r3, #7
 8009788:	bf28      	it	cs
 800978a:	2307      	movcs	r3, #7
 800978c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	89fa      	ldrh	r2, [r7, #14]
 8009792:	4619      	mov	r1, r3
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f001 fdb1 	bl	800b2fc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800979a:	e090      	b.n	80098be <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	785a      	ldrb	r2, [r3, #1]
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	88db      	ldrh	r3, [r3, #6]
 80097aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80097ac:	d803      	bhi.n	80097b6 <USBD_CDC_Setup+0xa6>
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	88db      	ldrh	r3, [r3, #6]
 80097b2:	b2da      	uxtb	r2, r3
 80097b4:	e000      	b.n	80097b8 <USBD_CDC_Setup+0xa8>
 80097b6:	2240      	movs	r2, #64	@ 0x40
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80097be:	6939      	ldr	r1, [r7, #16]
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80097c6:	461a      	mov	r2, r3
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 fdc3 	bl	800b354 <USBD_CtlPrepareRx>
      break;
 80097ce:	e076      	b.n	80098be <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	33b0      	adds	r3, #176	@ 0xb0
 80097da:	009b      	lsls	r3, r3, #2
 80097dc:	4413      	add	r3, r2
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	689b      	ldr	r3, [r3, #8]
 80097e2:	683a      	ldr	r2, [r7, #0]
 80097e4:	7850      	ldrb	r0, [r2, #1]
 80097e6:	2200      	movs	r2, #0
 80097e8:	6839      	ldr	r1, [r7, #0]
 80097ea:	4798      	blx	r3
      break;
 80097ec:	e067      	b.n	80098be <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	785b      	ldrb	r3, [r3, #1]
 80097f2:	2b0b      	cmp	r3, #11
 80097f4:	d851      	bhi.n	800989a <USBD_CDC_Setup+0x18a>
 80097f6:	a201      	add	r2, pc, #4	@ (adr r2, 80097fc <USBD_CDC_Setup+0xec>)
 80097f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097fc:	0800982d 	.word	0x0800982d
 8009800:	080098a9 	.word	0x080098a9
 8009804:	0800989b 	.word	0x0800989b
 8009808:	0800989b 	.word	0x0800989b
 800980c:	0800989b 	.word	0x0800989b
 8009810:	0800989b 	.word	0x0800989b
 8009814:	0800989b 	.word	0x0800989b
 8009818:	0800989b 	.word	0x0800989b
 800981c:	0800989b 	.word	0x0800989b
 8009820:	0800989b 	.word	0x0800989b
 8009824:	08009857 	.word	0x08009857
 8009828:	08009881 	.word	0x08009881
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009832:	b2db      	uxtb	r3, r3
 8009834:	2b03      	cmp	r3, #3
 8009836:	d107      	bne.n	8009848 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009838:	f107 030a 	add.w	r3, r7, #10
 800983c:	2202      	movs	r2, #2
 800983e:	4619      	mov	r1, r3
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f001 fd5b 	bl	800b2fc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009846:	e032      	b.n	80098ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009848:	6839      	ldr	r1, [r7, #0]
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f001 fce5 	bl	800b21a <USBD_CtlError>
            ret = USBD_FAIL;
 8009850:	2303      	movs	r3, #3
 8009852:	75fb      	strb	r3, [r7, #23]
          break;
 8009854:	e02b      	b.n	80098ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b03      	cmp	r3, #3
 8009860:	d107      	bne.n	8009872 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009862:	f107 030d 	add.w	r3, r7, #13
 8009866:	2201      	movs	r2, #1
 8009868:	4619      	mov	r1, r3
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f001 fd46 	bl	800b2fc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009870:	e01d      	b.n	80098ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009872:	6839      	ldr	r1, [r7, #0]
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f001 fcd0 	bl	800b21a <USBD_CtlError>
            ret = USBD_FAIL;
 800987a:	2303      	movs	r3, #3
 800987c:	75fb      	strb	r3, [r7, #23]
          break;
 800987e:	e016      	b.n	80098ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009886:	b2db      	uxtb	r3, r3
 8009888:	2b03      	cmp	r3, #3
 800988a:	d00f      	beq.n	80098ac <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800988c:	6839      	ldr	r1, [r7, #0]
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f001 fcc3 	bl	800b21a <USBD_CtlError>
            ret = USBD_FAIL;
 8009894:	2303      	movs	r3, #3
 8009896:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009898:	e008      	b.n	80098ac <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800989a:	6839      	ldr	r1, [r7, #0]
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f001 fcbc 	bl	800b21a <USBD_CtlError>
          ret = USBD_FAIL;
 80098a2:	2303      	movs	r3, #3
 80098a4:	75fb      	strb	r3, [r7, #23]
          break;
 80098a6:	e002      	b.n	80098ae <USBD_CDC_Setup+0x19e>
          break;
 80098a8:	bf00      	nop
 80098aa:	e008      	b.n	80098be <USBD_CDC_Setup+0x1ae>
          break;
 80098ac:	bf00      	nop
      }
      break;
 80098ae:	e006      	b.n	80098be <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80098b0:	6839      	ldr	r1, [r7, #0]
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f001 fcb1 	bl	800b21a <USBD_CtlError>
      ret = USBD_FAIL;
 80098b8:	2303      	movs	r3, #3
 80098ba:	75fb      	strb	r3, [r7, #23]
      break;
 80098bc:	bf00      	nop
  }

  return (uint8_t)ret;
 80098be:	7dfb      	ldrb	r3, [r7, #23]
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3718      	adds	r7, #24
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	460b      	mov	r3, r1
 80098d2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	32b0      	adds	r2, #176	@ 0xb0
 80098e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d101      	bne.n	80098f2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80098ee:	2303      	movs	r3, #3
 80098f0:	e065      	b.n	80099be <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	32b0      	adds	r2, #176	@ 0xb0
 80098fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009900:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009902:	78fb      	ldrb	r3, [r7, #3]
 8009904:	f003 020f 	and.w	r2, r3, #15
 8009908:	6879      	ldr	r1, [r7, #4]
 800990a:	4613      	mov	r3, r2
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	4413      	add	r3, r2
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	440b      	add	r3, r1
 8009914:	3318      	adds	r3, #24
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d02f      	beq.n	800997c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800991c:	78fb      	ldrb	r3, [r7, #3]
 800991e:	f003 020f 	and.w	r2, r3, #15
 8009922:	6879      	ldr	r1, [r7, #4]
 8009924:	4613      	mov	r3, r2
 8009926:	009b      	lsls	r3, r3, #2
 8009928:	4413      	add	r3, r2
 800992a:	009b      	lsls	r3, r3, #2
 800992c:	440b      	add	r3, r1
 800992e:	3318      	adds	r3, #24
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	78fb      	ldrb	r3, [r7, #3]
 8009934:	f003 010f 	and.w	r1, r3, #15
 8009938:	68f8      	ldr	r0, [r7, #12]
 800993a:	460b      	mov	r3, r1
 800993c:	00db      	lsls	r3, r3, #3
 800993e:	440b      	add	r3, r1
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	4403      	add	r3, r0
 8009944:	3344      	adds	r3, #68	@ 0x44
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	fbb2 f1f3 	udiv	r1, r2, r3
 800994c:	fb01 f303 	mul.w	r3, r1, r3
 8009950:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009952:	2b00      	cmp	r3, #0
 8009954:	d112      	bne.n	800997c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009956:	78fb      	ldrb	r3, [r7, #3]
 8009958:	f003 020f 	and.w	r2, r3, #15
 800995c:	6879      	ldr	r1, [r7, #4]
 800995e:	4613      	mov	r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	4413      	add	r3, r2
 8009964:	009b      	lsls	r3, r3, #2
 8009966:	440b      	add	r3, r1
 8009968:	3318      	adds	r3, #24
 800996a:	2200      	movs	r2, #0
 800996c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800996e:	78f9      	ldrb	r1, [r7, #3]
 8009970:	2300      	movs	r3, #0
 8009972:	2200      	movs	r2, #0
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f002 fab5 	bl	800bee4 <USBD_LL_Transmit>
 800997a:	e01f      	b.n	80099bc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	2200      	movs	r2, #0
 8009980:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	33b0      	adds	r3, #176	@ 0xb0
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	4413      	add	r3, r2
 8009992:	685b      	ldr	r3, [r3, #4]
 8009994:	691b      	ldr	r3, [r3, #16]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d010      	beq.n	80099bc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	33b0      	adds	r3, #176	@ 0xb0
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	4413      	add	r3, r2
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	691b      	ldr	r3, [r3, #16]
 80099ac:	68ba      	ldr	r2, [r7, #8]
 80099ae:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80099b2:	68ba      	ldr	r2, [r7, #8]
 80099b4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80099b8:	78fa      	ldrb	r2, [r7, #3]
 80099ba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3710      	adds	r7, #16
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b084      	sub	sp, #16
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
 80099ce:	460b      	mov	r3, r1
 80099d0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	32b0      	adds	r2, #176	@ 0xb0
 80099dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	32b0      	adds	r2, #176	@ 0xb0
 80099ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d101      	bne.n	80099f8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80099f4:	2303      	movs	r3, #3
 80099f6:	e01a      	b.n	8009a2e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80099f8:	78fb      	ldrb	r3, [r7, #3]
 80099fa:	4619      	mov	r1, r3
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f002 fae1 	bl	800bfc4 <USBD_LL_GetRxDataSize>
 8009a02:	4602      	mov	r2, r0
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	33b0      	adds	r3, #176	@ 0xb0
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	4413      	add	r3, r2
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	68fa      	ldr	r2, [r7, #12]
 8009a1e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009a28:	4611      	mov	r1, r2
 8009a2a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009a2c:	2300      	movs	r3, #0
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}

08009a36 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b084      	sub	sp, #16
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	32b0      	adds	r2, #176	@ 0xb0
 8009a48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a4c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d101      	bne.n	8009a58 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009a54:	2303      	movs	r3, #3
 8009a56:	e024      	b.n	8009aa2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	33b0      	adds	r3, #176	@ 0xb0
 8009a62:	009b      	lsls	r3, r3, #2
 8009a64:	4413      	add	r3, r2
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d019      	beq.n	8009aa0 <USBD_CDC_EP0_RxReady+0x6a>
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009a72:	2bff      	cmp	r3, #255	@ 0xff
 8009a74:	d014      	beq.n	8009aa0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a7c:	687a      	ldr	r2, [r7, #4]
 8009a7e:	33b0      	adds	r3, #176	@ 0xb0
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	4413      	add	r3, r2
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009a8e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009a90:	68fa      	ldr	r2, [r7, #12]
 8009a92:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009a96:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	22ff      	movs	r2, #255	@ 0xff
 8009a9c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3710      	adds	r7, #16
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
	...

08009aac <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b086      	sub	sp, #24
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ab4:	2182      	movs	r1, #130	@ 0x82
 8009ab6:	4818      	ldr	r0, [pc, #96]	@ (8009b18 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009ab8:	f000 fd4f 	bl	800a55a <USBD_GetEpDesc>
 8009abc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009abe:	2101      	movs	r1, #1
 8009ac0:	4815      	ldr	r0, [pc, #84]	@ (8009b18 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009ac2:	f000 fd4a 	bl	800a55a <USBD_GetEpDesc>
 8009ac6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ac8:	2181      	movs	r1, #129	@ 0x81
 8009aca:	4813      	ldr	r0, [pc, #76]	@ (8009b18 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009acc:	f000 fd45 	bl	800a55a <USBD_GetEpDesc>
 8009ad0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d002      	beq.n	8009ade <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	2210      	movs	r2, #16
 8009adc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d006      	beq.n	8009af2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009aec:	711a      	strb	r2, [r3, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d006      	beq.n	8009b06 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2200      	movs	r2, #0
 8009afc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b00:	711a      	strb	r2, [r3, #4]
 8009b02:	2200      	movs	r2, #0
 8009b04:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2243      	movs	r2, #67	@ 0x43
 8009b0a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009b0c:	4b02      	ldr	r3, [pc, #8]	@ (8009b18 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	3718      	adds	r7, #24
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop
 8009b18:	20000050 	.word	0x20000050

08009b1c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b086      	sub	sp, #24
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009b24:	2182      	movs	r1, #130	@ 0x82
 8009b26:	4818      	ldr	r0, [pc, #96]	@ (8009b88 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009b28:	f000 fd17 	bl	800a55a <USBD_GetEpDesc>
 8009b2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009b2e:	2101      	movs	r1, #1
 8009b30:	4815      	ldr	r0, [pc, #84]	@ (8009b88 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009b32:	f000 fd12 	bl	800a55a <USBD_GetEpDesc>
 8009b36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009b38:	2181      	movs	r1, #129	@ 0x81
 8009b3a:	4813      	ldr	r0, [pc, #76]	@ (8009b88 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009b3c:	f000 fd0d 	bl	800a55a <USBD_GetEpDesc>
 8009b40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d002      	beq.n	8009b4e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	2210      	movs	r2, #16
 8009b4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d006      	beq.n	8009b62 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	2200      	movs	r2, #0
 8009b58:	711a      	strb	r2, [r3, #4]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f042 0202 	orr.w	r2, r2, #2
 8009b60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d006      	beq.n	8009b76 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	711a      	strb	r2, [r3, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f042 0202 	orr.w	r2, r2, #2
 8009b74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2243      	movs	r2, #67	@ 0x43
 8009b7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009b7c:	4b02      	ldr	r3, [pc, #8]	@ (8009b88 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3718      	adds	r7, #24
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	20000050 	.word	0x20000050

08009b8c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b086      	sub	sp, #24
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009b94:	2182      	movs	r1, #130	@ 0x82
 8009b96:	4818      	ldr	r0, [pc, #96]	@ (8009bf8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009b98:	f000 fcdf 	bl	800a55a <USBD_GetEpDesc>
 8009b9c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009b9e:	2101      	movs	r1, #1
 8009ba0:	4815      	ldr	r0, [pc, #84]	@ (8009bf8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ba2:	f000 fcda 	bl	800a55a <USBD_GetEpDesc>
 8009ba6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ba8:	2181      	movs	r1, #129	@ 0x81
 8009baa:	4813      	ldr	r0, [pc, #76]	@ (8009bf8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009bac:	f000 fcd5 	bl	800a55a <USBD_GetEpDesc>
 8009bb0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d002      	beq.n	8009bbe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	2210      	movs	r2, #16
 8009bbc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d006      	beq.n	8009bd2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009bcc:	711a      	strb	r2, [r3, #4]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d006      	beq.n	8009be6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009be0:	711a      	strb	r2, [r3, #4]
 8009be2:	2200      	movs	r2, #0
 8009be4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2243      	movs	r2, #67	@ 0x43
 8009bea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009bec:	4b02      	ldr	r3, [pc, #8]	@ (8009bf8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3718      	adds	r7, #24
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	20000050 	.word	0x20000050

08009bfc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b083      	sub	sp, #12
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	220a      	movs	r2, #10
 8009c08:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009c0a:	4b03      	ldr	r3, [pc, #12]	@ (8009c18 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	370c      	adds	r7, #12
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr
 8009c18:	2000000c 	.word	0x2000000c

08009c1c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b083      	sub	sp, #12
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d101      	bne.n	8009c30 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009c2c:	2303      	movs	r3, #3
 8009c2e:	e009      	b.n	8009c44 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	33b0      	adds	r3, #176	@ 0xb0
 8009c3a:	009b      	lsls	r3, r3, #2
 8009c3c:	4413      	add	r3, r2
 8009c3e:	683a      	ldr	r2, [r7, #0]
 8009c40:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	370c      	adds	r7, #12
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009c50:	b480      	push	{r7}
 8009c52:	b087      	sub	sp, #28
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	32b0      	adds	r2, #176	@ 0xb0
 8009c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c6a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d101      	bne.n	8009c76 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009c72:	2303      	movs	r3, #3
 8009c74:	e008      	b.n	8009c88 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	68ba      	ldr	r2, [r7, #8]
 8009c7a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	371c      	adds	r7, #28
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr

08009c94 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009c94:	b480      	push	{r7}
 8009c96:	b085      	sub	sp, #20
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
 8009c9c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	32b0      	adds	r2, #176	@ 0xb0
 8009ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d101      	bne.n	8009cb8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009cb4:	2303      	movs	r3, #3
 8009cb6:	e004      	b.n	8009cc2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	683a      	ldr	r2, [r7, #0]
 8009cbc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009cc0:	2300      	movs	r3, #0
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3714      	adds	r7, #20
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ccc:	4770      	bx	lr
	...

08009cd0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b084      	sub	sp, #16
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	32b0      	adds	r2, #176	@ 0xb0
 8009ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ce6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d101      	bne.n	8009cf6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009cf2:	2303      	movs	r3, #3
 8009cf4:	e025      	b.n	8009d42 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d11f      	bne.n	8009d40 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	2201      	movs	r2, #1
 8009d04:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009d08:	4b10      	ldr	r3, [pc, #64]	@ (8009d4c <USBD_CDC_TransmitPacket+0x7c>)
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	f003 020f 	and.w	r2, r3, #15
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	4613      	mov	r3, r2
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	4413      	add	r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	4403      	add	r3, r0
 8009d22:	3318      	adds	r3, #24
 8009d24:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009d26:	4b09      	ldr	r3, [pc, #36]	@ (8009d4c <USBD_CDC_TransmitPacket+0x7c>)
 8009d28:	7819      	ldrb	r1, [r3, #0]
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f002 f8d4 	bl	800bee4 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3710      	adds	r7, #16
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	20000093 	.word	0x20000093

08009d50 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b084      	sub	sp, #16
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	32b0      	adds	r2, #176	@ 0xb0
 8009d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d66:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	32b0      	adds	r2, #176	@ 0xb0
 8009d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d101      	bne.n	8009d7e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009d7a:	2303      	movs	r3, #3
 8009d7c:	e018      	b.n	8009db0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	7c1b      	ldrb	r3, [r3, #16]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d10a      	bne.n	8009d9c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009d86:	4b0c      	ldr	r3, [pc, #48]	@ (8009db8 <USBD_CDC_ReceivePacket+0x68>)
 8009d88:	7819      	ldrb	r1, [r3, #0]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009d90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f002 f8dd 	bl	800bf54 <USBD_LL_PrepareReceive>
 8009d9a:	e008      	b.n	8009dae <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009d9c:	4b06      	ldr	r3, [pc, #24]	@ (8009db8 <USBD_CDC_ReceivePacket+0x68>)
 8009d9e:	7819      	ldrb	r1, [r3, #0]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009da6:	2340      	movs	r3, #64	@ 0x40
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f002 f8d3 	bl	800bf54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009dae:	2300      	movs	r3, #0
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3710      	adds	r7, #16
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	20000094 	.word	0x20000094

08009dbc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b086      	sub	sp, #24
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	60f8      	str	r0, [r7, #12]
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d101      	bne.n	8009dd4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009dd0:	2303      	movs	r3, #3
 8009dd2:	e01f      	b.n	8009e14 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	2200      	movs	r2, #0
 8009de0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d003      	beq.n	8009dfa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	68ba      	ldr	r2, [r7, #8]
 8009df6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	79fa      	ldrb	r2, [r7, #7]
 8009e06:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009e08:	68f8      	ldr	r0, [r7, #12]
 8009e0a:	f001 feab 	bl	800bb64 <USBD_LL_Init>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3718      	adds	r7, #24
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009e26:	2300      	movs	r3, #0
 8009e28:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d101      	bne.n	8009e34 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009e30:	2303      	movs	r3, #3
 8009e32:	e025      	b.n	8009e80 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	683a      	ldr	r2, [r7, #0]
 8009e38:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	32ae      	adds	r2, #174	@ 0xae
 8009e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d00f      	beq.n	8009e70 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	32ae      	adds	r2, #174	@ 0xae
 8009e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e60:	f107 020e 	add.w	r2, r7, #14
 8009e64:	4610      	mov	r0, r2
 8009e66:	4798      	blx	r3
 8009e68:	4602      	mov	r2, r0
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009e76:	1c5a      	adds	r2, r3, #1
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009e7e:	2300      	movs	r3, #0
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3710      	adds	r7, #16
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f001 feb3 	bl	800bbfc <USBD_LL_Start>
 8009e96:	4603      	mov	r3, r0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3708      	adds	r7, #8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009ea8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	370c      	adds	r7, #12
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr

08009eb6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b084      	sub	sp, #16
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d009      	beq.n	8009ee4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	78fa      	ldrb	r2, [r7, #3]
 8009eda:	4611      	mov	r1, r2
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	4798      	blx	r3
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3710      	adds	r7, #16
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b084      	sub	sp, #16
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009efa:	2300      	movs	r3, #0
 8009efc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	78fa      	ldrb	r2, [r7, #3]
 8009f08:	4611      	mov	r1, r2
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	4798      	blx	r3
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d001      	beq.n	8009f18 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009f14:	2303      	movs	r3, #3
 8009f16:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009f22:	b580      	push	{r7, lr}
 8009f24:	b084      	sub	sp, #16
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
 8009f2a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f32:	6839      	ldr	r1, [r7, #0]
 8009f34:	4618      	mov	r0, r3
 8009f36:	f001 f936 	bl	800b1a6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009f48:	461a      	mov	r2, r3
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009f56:	f003 031f 	and.w	r3, r3, #31
 8009f5a:	2b02      	cmp	r3, #2
 8009f5c:	d01a      	beq.n	8009f94 <USBD_LL_SetupStage+0x72>
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d822      	bhi.n	8009fa8 <USBD_LL_SetupStage+0x86>
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d002      	beq.n	8009f6c <USBD_LL_SetupStage+0x4a>
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d00a      	beq.n	8009f80 <USBD_LL_SetupStage+0x5e>
 8009f6a:	e01d      	b.n	8009fa8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f72:	4619      	mov	r1, r3
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 fb63 	bl	800a640 <USBD_StdDevReq>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	73fb      	strb	r3, [r7, #15]
      break;
 8009f7e:	e020      	b.n	8009fc2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f86:	4619      	mov	r1, r3
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 fbcb 	bl	800a724 <USBD_StdItfReq>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	73fb      	strb	r3, [r7, #15]
      break;
 8009f92:	e016      	b.n	8009fc2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 fc2d 	bl	800a7fc <USBD_StdEPReq>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	73fb      	strb	r3, [r7, #15]
      break;
 8009fa6:	e00c      	b.n	8009fc2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009fae:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f001 fec6 	bl	800bd48 <USBD_LL_StallEP>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8009fc0:	bf00      	nop
  }

  return ret;
 8009fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3710      	adds	r7, #16
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}

08009fcc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b086      	sub	sp, #24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	607a      	str	r2, [r7, #4]
 8009fd8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009fde:	7afb      	ldrb	r3, [r7, #11]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d16e      	bne.n	800a0c2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009fea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ff2:	2b03      	cmp	r3, #3
 8009ff4:	f040 8098 	bne.w	800a128 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	689a      	ldr	r2, [r3, #8]
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	68db      	ldr	r3, [r3, #12]
 800a000:	429a      	cmp	r2, r3
 800a002:	d913      	bls.n	800a02c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	689a      	ldr	r2, [r3, #8]
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	1ad2      	subs	r2, r2, r3
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	68da      	ldr	r2, [r3, #12]
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	689b      	ldr	r3, [r3, #8]
 800a01a:	4293      	cmp	r3, r2
 800a01c:	bf28      	it	cs
 800a01e:	4613      	movcs	r3, r2
 800a020:	461a      	mov	r2, r3
 800a022:	6879      	ldr	r1, [r7, #4]
 800a024:	68f8      	ldr	r0, [r7, #12]
 800a026:	f001 f9b2 	bl	800b38e <USBD_CtlContinueRx>
 800a02a:	e07d      	b.n	800a128 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a032:	f003 031f 	and.w	r3, r3, #31
 800a036:	2b02      	cmp	r3, #2
 800a038:	d014      	beq.n	800a064 <USBD_LL_DataOutStage+0x98>
 800a03a:	2b02      	cmp	r3, #2
 800a03c:	d81d      	bhi.n	800a07a <USBD_LL_DataOutStage+0xae>
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d002      	beq.n	800a048 <USBD_LL_DataOutStage+0x7c>
 800a042:	2b01      	cmp	r3, #1
 800a044:	d003      	beq.n	800a04e <USBD_LL_DataOutStage+0x82>
 800a046:	e018      	b.n	800a07a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a048:	2300      	movs	r3, #0
 800a04a:	75bb      	strb	r3, [r7, #22]
            break;
 800a04c:	e018      	b.n	800a080 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a054:	b2db      	uxtb	r3, r3
 800a056:	4619      	mov	r1, r3
 800a058:	68f8      	ldr	r0, [r7, #12]
 800a05a:	f000 fa64 	bl	800a526 <USBD_CoreFindIF>
 800a05e:	4603      	mov	r3, r0
 800a060:	75bb      	strb	r3, [r7, #22]
            break;
 800a062:	e00d      	b.n	800a080 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	4619      	mov	r1, r3
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f000 fa66 	bl	800a540 <USBD_CoreFindEP>
 800a074:	4603      	mov	r3, r0
 800a076:	75bb      	strb	r3, [r7, #22]
            break;
 800a078:	e002      	b.n	800a080 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a07a:	2300      	movs	r3, #0
 800a07c:	75bb      	strb	r3, [r7, #22]
            break;
 800a07e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a080:	7dbb      	ldrb	r3, [r7, #22]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d119      	bne.n	800a0ba <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a08c:	b2db      	uxtb	r3, r3
 800a08e:	2b03      	cmp	r3, #3
 800a090:	d113      	bne.n	800a0ba <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a092:	7dba      	ldrb	r2, [r7, #22]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	32ae      	adds	r2, #174	@ 0xae
 800a098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a09c:	691b      	ldr	r3, [r3, #16]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00b      	beq.n	800a0ba <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a0a2:	7dba      	ldrb	r2, [r7, #22]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a0aa:	7dba      	ldrb	r2, [r7, #22]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	32ae      	adds	r2, #174	@ 0xae
 800a0b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	68f8      	ldr	r0, [r7, #12]
 800a0b8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a0ba:	68f8      	ldr	r0, [r7, #12]
 800a0bc:	f001 f978 	bl	800b3b0 <USBD_CtlSendStatus>
 800a0c0:	e032      	b.n	800a128 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a0c2:	7afb      	ldrb	r3, [r7, #11]
 800a0c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f000 fa37 	bl	800a540 <USBD_CoreFindEP>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a0d6:	7dbb      	ldrb	r3, [r7, #22]
 800a0d8:	2bff      	cmp	r3, #255	@ 0xff
 800a0da:	d025      	beq.n	800a128 <USBD_LL_DataOutStage+0x15c>
 800a0dc:	7dbb      	ldrb	r3, [r7, #22]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d122      	bne.n	800a128 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b03      	cmp	r3, #3
 800a0ec:	d117      	bne.n	800a11e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a0ee:	7dba      	ldrb	r2, [r7, #22]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	32ae      	adds	r2, #174	@ 0xae
 800a0f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f8:	699b      	ldr	r3, [r3, #24]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00f      	beq.n	800a11e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a0fe:	7dba      	ldrb	r2, [r7, #22]
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a106:	7dba      	ldrb	r2, [r7, #22]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	32ae      	adds	r2, #174	@ 0xae
 800a10c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a110:	699b      	ldr	r3, [r3, #24]
 800a112:	7afa      	ldrb	r2, [r7, #11]
 800a114:	4611      	mov	r1, r2
 800a116:	68f8      	ldr	r0, [r7, #12]
 800a118:	4798      	blx	r3
 800a11a:	4603      	mov	r3, r0
 800a11c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a11e:	7dfb      	ldrb	r3, [r7, #23]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d001      	beq.n	800a128 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a124:	7dfb      	ldrb	r3, [r7, #23]
 800a126:	e000      	b.n	800a12a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3718      	adds	r7, #24
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}

0800a132 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a132:	b580      	push	{r7, lr}
 800a134:	b086      	sub	sp, #24
 800a136:	af00      	add	r7, sp, #0
 800a138:	60f8      	str	r0, [r7, #12]
 800a13a:	460b      	mov	r3, r1
 800a13c:	607a      	str	r2, [r7, #4]
 800a13e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a140:	7afb      	ldrb	r3, [r7, #11]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d16f      	bne.n	800a226 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	3314      	adds	r3, #20
 800a14a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a152:	2b02      	cmp	r3, #2
 800a154:	d15a      	bne.n	800a20c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	689a      	ldr	r2, [r3, #8]
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	68db      	ldr	r3, [r3, #12]
 800a15e:	429a      	cmp	r2, r3
 800a160:	d914      	bls.n	800a18c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	689a      	ldr	r2, [r3, #8]
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	1ad2      	subs	r2, r2, r3
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	461a      	mov	r2, r3
 800a176:	6879      	ldr	r1, [r7, #4]
 800a178:	68f8      	ldr	r0, [r7, #12]
 800a17a:	f001 f8da 	bl	800b332 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a17e:	2300      	movs	r3, #0
 800a180:	2200      	movs	r2, #0
 800a182:	2100      	movs	r1, #0
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f001 fee5 	bl	800bf54 <USBD_LL_PrepareReceive>
 800a18a:	e03f      	b.n	800a20c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	68da      	ldr	r2, [r3, #12]
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	429a      	cmp	r2, r3
 800a196:	d11c      	bne.n	800a1d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	685a      	ldr	r2, [r3, #4]
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d316      	bcc.n	800a1d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d20f      	bcs.n	800a1d2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	2100      	movs	r1, #0
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f001 f8bb 	bl	800b332 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	2100      	movs	r1, #0
 800a1ca:	68f8      	ldr	r0, [r7, #12]
 800a1cc:	f001 fec2 	bl	800bf54 <USBD_LL_PrepareReceive>
 800a1d0:	e01c      	b.n	800a20c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1d8:	b2db      	uxtb	r3, r3
 800a1da:	2b03      	cmp	r3, #3
 800a1dc:	d10f      	bne.n	800a1fe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d009      	beq.n	800a1fe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	68f8      	ldr	r0, [r7, #12]
 800a1fc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a1fe:	2180      	movs	r1, #128	@ 0x80
 800a200:	68f8      	ldr	r0, [r7, #12]
 800a202:	f001 fda1 	bl	800bd48 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a206:	68f8      	ldr	r0, [r7, #12]
 800a208:	f001 f8e5 	bl	800b3d6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a212:	2b00      	cmp	r3, #0
 800a214:	d03a      	beq.n	800a28c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a216:	68f8      	ldr	r0, [r7, #12]
 800a218:	f7ff fe42 	bl	8009ea0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2200      	movs	r2, #0
 800a220:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a224:	e032      	b.n	800a28c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a226:	7afb      	ldrb	r3, [r7, #11]
 800a228:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	4619      	mov	r1, r3
 800a230:	68f8      	ldr	r0, [r7, #12]
 800a232:	f000 f985 	bl	800a540 <USBD_CoreFindEP>
 800a236:	4603      	mov	r3, r0
 800a238:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a23a:	7dfb      	ldrb	r3, [r7, #23]
 800a23c:	2bff      	cmp	r3, #255	@ 0xff
 800a23e:	d025      	beq.n	800a28c <USBD_LL_DataInStage+0x15a>
 800a240:	7dfb      	ldrb	r3, [r7, #23]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d122      	bne.n	800a28c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	2b03      	cmp	r3, #3
 800a250:	d11c      	bne.n	800a28c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a252:	7dfa      	ldrb	r2, [r7, #23]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	32ae      	adds	r2, #174	@ 0xae
 800a258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a25c:	695b      	ldr	r3, [r3, #20]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d014      	beq.n	800a28c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a262:	7dfa      	ldrb	r2, [r7, #23]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a26a:	7dfa      	ldrb	r2, [r7, #23]
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	32ae      	adds	r2, #174	@ 0xae
 800a270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a274:	695b      	ldr	r3, [r3, #20]
 800a276:	7afa      	ldrb	r2, [r7, #11]
 800a278:	4611      	mov	r1, r2
 800a27a:	68f8      	ldr	r0, [r7, #12]
 800a27c:	4798      	blx	r3
 800a27e:	4603      	mov	r3, r0
 800a280:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a282:	7dbb      	ldrb	r3, [r7, #22]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d001      	beq.n	800a28c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a288:	7dbb      	ldrb	r3, [r7, #22]
 800a28a:	e000      	b.n	800a28e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3718      	adds	r7, #24
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a296:	b580      	push	{r7, lr}
 800a298:	b084      	sub	sp, #16
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d014      	beq.n	800a2fc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2d8:	685b      	ldr	r3, [r3, #4]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d00e      	beq.n	800a2fc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	6852      	ldr	r2, [r2, #4]
 800a2ea:	b2d2      	uxtb	r2, r2
 800a2ec:	4611      	mov	r1, r2
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	4798      	blx	r3
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d001      	beq.n	800a2fc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a2f8:	2303      	movs	r3, #3
 800a2fa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a2fc:	2340      	movs	r3, #64	@ 0x40
 800a2fe:	2200      	movs	r2, #0
 800a300:	2100      	movs	r1, #0
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f001 fcac 	bl	800bc60 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2201      	movs	r2, #1
 800a30c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2240      	movs	r2, #64	@ 0x40
 800a314:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a318:	2340      	movs	r3, #64	@ 0x40
 800a31a:	2200      	movs	r2, #0
 800a31c:	2180      	movs	r1, #128	@ 0x80
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f001 fc9e 	bl	800bc60 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2240      	movs	r2, #64	@ 0x40
 800a32e:	621a      	str	r2, [r3, #32]

  return ret;
 800a330:	7bfb      	ldrb	r3, [r7, #15]
}
 800a332:	4618      	mov	r0, r3
 800a334:	3710      	adds	r7, #16
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}

0800a33a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a33a:	b480      	push	{r7}
 800a33c:	b083      	sub	sp, #12
 800a33e:	af00      	add	r7, sp, #0
 800a340:	6078      	str	r0, [r7, #4]
 800a342:	460b      	mov	r3, r1
 800a344:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	78fa      	ldrb	r2, [r7, #3]
 800a34a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a34c:	2300      	movs	r3, #0
}
 800a34e:	4618      	mov	r0, r3
 800a350:	370c      	adds	r7, #12
 800a352:	46bd      	mov	sp, r7
 800a354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a358:	4770      	bx	lr

0800a35a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a35a:	b480      	push	{r7}
 800a35c:	b083      	sub	sp, #12
 800a35e:	af00      	add	r7, sp, #0
 800a360:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a368:	b2db      	uxtb	r3, r3
 800a36a:	2b04      	cmp	r3, #4
 800a36c:	d006      	beq.n	800a37c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a374:	b2da      	uxtb	r2, r3
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2204      	movs	r2, #4
 800a380:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a384:	2300      	movs	r3, #0
}
 800a386:	4618      	mov	r0, r3
 800a388:	370c      	adds	r7, #12
 800a38a:	46bd      	mov	sp, r7
 800a38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a390:	4770      	bx	lr

0800a392 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a392:	b480      	push	{r7}
 800a394:	b083      	sub	sp, #12
 800a396:	af00      	add	r7, sp, #0
 800a398:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	2b04      	cmp	r3, #4
 800a3a4:	d106      	bne.n	800a3b4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a3ac:	b2da      	uxtb	r2, r3
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a3b4:	2300      	movs	r3, #0
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	370c      	adds	r7, #12
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c0:	4770      	bx	lr

0800a3c2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a3c2:	b580      	push	{r7, lr}
 800a3c4:	b082      	sub	sp, #8
 800a3c6:	af00      	add	r7, sp, #0
 800a3c8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	2b03      	cmp	r3, #3
 800a3d4:	d110      	bne.n	800a3f8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d00b      	beq.n	800a3f8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3e6:	69db      	ldr	r3, [r3, #28]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d005      	beq.n	800a3f8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3f2:	69db      	ldr	r3, [r3, #28]
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a3f8:	2300      	movs	r3, #0
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3708      	adds	r7, #8
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}

0800a402 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a402:	b580      	push	{r7, lr}
 800a404:	b082      	sub	sp, #8
 800a406:	af00      	add	r7, sp, #0
 800a408:	6078      	str	r0, [r7, #4]
 800a40a:	460b      	mov	r3, r1
 800a40c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	32ae      	adds	r2, #174	@ 0xae
 800a418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d101      	bne.n	800a424 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a420:	2303      	movs	r3, #3
 800a422:	e01c      	b.n	800a45e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	2b03      	cmp	r3, #3
 800a42e:	d115      	bne.n	800a45c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	32ae      	adds	r2, #174	@ 0xae
 800a43a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a43e:	6a1b      	ldr	r3, [r3, #32]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d00b      	beq.n	800a45c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	32ae      	adds	r2, #174	@ 0xae
 800a44e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a452:	6a1b      	ldr	r3, [r3, #32]
 800a454:	78fa      	ldrb	r2, [r7, #3]
 800a456:	4611      	mov	r1, r2
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a45c:	2300      	movs	r3, #0
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3708      	adds	r7, #8
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}

0800a466 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a466:	b580      	push	{r7, lr}
 800a468:	b082      	sub	sp, #8
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	6078      	str	r0, [r7, #4]
 800a46e:	460b      	mov	r3, r1
 800a470:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	32ae      	adds	r2, #174	@ 0xae
 800a47c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d101      	bne.n	800a488 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a484:	2303      	movs	r3, #3
 800a486:	e01c      	b.n	800a4c2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a48e:	b2db      	uxtb	r3, r3
 800a490:	2b03      	cmp	r3, #3
 800a492:	d115      	bne.n	800a4c0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	32ae      	adds	r2, #174	@ 0xae
 800a49e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d00b      	beq.n	800a4c0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	32ae      	adds	r2, #174	@ 0xae
 800a4b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4b8:	78fa      	ldrb	r2, [r7, #3]
 800a4ba:	4611      	mov	r1, r2
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a4c0:	2300      	movs	r3, #0
}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3708      	adds	r7, #8
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}

0800a4ca <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a4ca:	b480      	push	{r7}
 800a4cc:	b083      	sub	sp, #12
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a4d2:	2300      	movs	r3, #0
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d00e      	beq.n	800a51c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a504:	685b      	ldr	r3, [r3, #4]
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	6852      	ldr	r2, [r2, #4]
 800a50a:	b2d2      	uxtb	r2, r2
 800a50c:	4611      	mov	r1, r2
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	4798      	blx	r3
 800a512:	4603      	mov	r3, r0
 800a514:	2b00      	cmp	r3, #0
 800a516:	d001      	beq.n	800a51c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a518:	2303      	movs	r3, #3
 800a51a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a51c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a51e:	4618      	mov	r0, r3
 800a520:	3710      	adds	r7, #16
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}

0800a526 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a526:	b480      	push	{r7}
 800a528:	b083      	sub	sp, #12
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6078      	str	r0, [r7, #4]
 800a52e:	460b      	mov	r3, r1
 800a530:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a532:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a534:	4618      	mov	r0, r3
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a540:	b480      	push	{r7}
 800a542:	b083      	sub	sp, #12
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	460b      	mov	r3, r1
 800a54a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a54c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a54e:	4618      	mov	r0, r3
 800a550:	370c      	adds	r7, #12
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr

0800a55a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a55a:	b580      	push	{r7, lr}
 800a55c:	b086      	sub	sp, #24
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
 800a562:	460b      	mov	r3, r1
 800a564:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a56e:	2300      	movs	r3, #0
 800a570:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	885b      	ldrh	r3, [r3, #2]
 800a576:	b29b      	uxth	r3, r3
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	7812      	ldrb	r2, [r2, #0]
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d91f      	bls.n	800a5c0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	781b      	ldrb	r3, [r3, #0]
 800a584:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a586:	e013      	b.n	800a5b0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a588:	f107 030a 	add.w	r3, r7, #10
 800a58c:	4619      	mov	r1, r3
 800a58e:	6978      	ldr	r0, [r7, #20]
 800a590:	f000 f81b 	bl	800a5ca <USBD_GetNextDesc>
 800a594:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	785b      	ldrb	r3, [r3, #1]
 800a59a:	2b05      	cmp	r3, #5
 800a59c:	d108      	bne.n	800a5b0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	789b      	ldrb	r3, [r3, #2]
 800a5a6:	78fa      	ldrb	r2, [r7, #3]
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d008      	beq.n	800a5be <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	885b      	ldrh	r3, [r3, #2]
 800a5b4:	b29a      	uxth	r2, r3
 800a5b6:	897b      	ldrh	r3, [r7, #10]
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	d8e5      	bhi.n	800a588 <USBD_GetEpDesc+0x2e>
 800a5bc:	e000      	b.n	800a5c0 <USBD_GetEpDesc+0x66>
          break;
 800a5be:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a5c0:	693b      	ldr	r3, [r7, #16]
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3718      	adds	r7, #24
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}

0800a5ca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a5ca:	b480      	push	{r7}
 800a5cc:	b085      	sub	sp, #20
 800a5ce:	af00      	add	r7, sp, #0
 800a5d0:	6078      	str	r0, [r7, #4]
 800a5d2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	881b      	ldrh	r3, [r3, #0]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	7812      	ldrb	r2, [r2, #0]
 800a5e0:	4413      	add	r3, r2
 800a5e2:	b29a      	uxth	r2, r3
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	781b      	ldrb	r3, [r3, #0]
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3714      	adds	r7, #20
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a600:	4770      	bx	lr

0800a602 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a602:	b480      	push	{r7}
 800a604:	b087      	sub	sp, #28
 800a606:	af00      	add	r7, sp, #0
 800a608:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	3301      	adds	r3, #1
 800a618:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a620:	8a3b      	ldrh	r3, [r7, #16]
 800a622:	021b      	lsls	r3, r3, #8
 800a624:	b21a      	sxth	r2, r3
 800a626:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a62a:	4313      	orrs	r3, r2
 800a62c:	b21b      	sxth	r3, r3
 800a62e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a630:	89fb      	ldrh	r3, [r7, #14]
}
 800a632:	4618      	mov	r0, r3
 800a634:	371c      	adds	r7, #28
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr
	...

0800a640 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b084      	sub	sp, #16
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a64a:	2300      	movs	r3, #0
 800a64c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a656:	2b40      	cmp	r3, #64	@ 0x40
 800a658:	d005      	beq.n	800a666 <USBD_StdDevReq+0x26>
 800a65a:	2b40      	cmp	r3, #64	@ 0x40
 800a65c:	d857      	bhi.n	800a70e <USBD_StdDevReq+0xce>
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d00f      	beq.n	800a682 <USBD_StdDevReq+0x42>
 800a662:	2b20      	cmp	r3, #32
 800a664:	d153      	bne.n	800a70e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	32ae      	adds	r2, #174	@ 0xae
 800a670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a674:	689b      	ldr	r3, [r3, #8]
 800a676:	6839      	ldr	r1, [r7, #0]
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	4798      	blx	r3
 800a67c:	4603      	mov	r3, r0
 800a67e:	73fb      	strb	r3, [r7, #15]
      break;
 800a680:	e04a      	b.n	800a718 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	785b      	ldrb	r3, [r3, #1]
 800a686:	2b09      	cmp	r3, #9
 800a688:	d83b      	bhi.n	800a702 <USBD_StdDevReq+0xc2>
 800a68a:	a201      	add	r2, pc, #4	@ (adr r2, 800a690 <USBD_StdDevReq+0x50>)
 800a68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a690:	0800a6e5 	.word	0x0800a6e5
 800a694:	0800a6f9 	.word	0x0800a6f9
 800a698:	0800a703 	.word	0x0800a703
 800a69c:	0800a6ef 	.word	0x0800a6ef
 800a6a0:	0800a703 	.word	0x0800a703
 800a6a4:	0800a6c3 	.word	0x0800a6c3
 800a6a8:	0800a6b9 	.word	0x0800a6b9
 800a6ac:	0800a703 	.word	0x0800a703
 800a6b0:	0800a6db 	.word	0x0800a6db
 800a6b4:	0800a6cd 	.word	0x0800a6cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a6b8:	6839      	ldr	r1, [r7, #0]
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 fa3c 	bl	800ab38 <USBD_GetDescriptor>
          break;
 800a6c0:	e024      	b.n	800a70c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a6c2:	6839      	ldr	r1, [r7, #0]
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 fbcb 	bl	800ae60 <USBD_SetAddress>
          break;
 800a6ca:	e01f      	b.n	800a70c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a6cc:	6839      	ldr	r1, [r7, #0]
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 fc0a 	bl	800aee8 <USBD_SetConfig>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	73fb      	strb	r3, [r7, #15]
          break;
 800a6d8:	e018      	b.n	800a70c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a6da:	6839      	ldr	r1, [r7, #0]
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 fcad 	bl	800b03c <USBD_GetConfig>
          break;
 800a6e2:	e013      	b.n	800a70c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a6e4:	6839      	ldr	r1, [r7, #0]
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f000 fcde 	bl	800b0a8 <USBD_GetStatus>
          break;
 800a6ec:	e00e      	b.n	800a70c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a6ee:	6839      	ldr	r1, [r7, #0]
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 fd0d 	bl	800b110 <USBD_SetFeature>
          break;
 800a6f6:	e009      	b.n	800a70c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a6f8:	6839      	ldr	r1, [r7, #0]
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fd31 	bl	800b162 <USBD_ClrFeature>
          break;
 800a700:	e004      	b.n	800a70c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a702:	6839      	ldr	r1, [r7, #0]
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 fd88 	bl	800b21a <USBD_CtlError>
          break;
 800a70a:	bf00      	nop
      }
      break;
 800a70c:	e004      	b.n	800a718 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a70e:	6839      	ldr	r1, [r7, #0]
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 fd82 	bl	800b21a <USBD_CtlError>
      break;
 800a716:	bf00      	nop
  }

  return ret;
 800a718:	7bfb      	ldrb	r3, [r7, #15]
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3710      	adds	r7, #16
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}
 800a722:	bf00      	nop

0800a724 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b084      	sub	sp, #16
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a72e:	2300      	movs	r3, #0
 800a730:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	781b      	ldrb	r3, [r3, #0]
 800a736:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a73a:	2b40      	cmp	r3, #64	@ 0x40
 800a73c:	d005      	beq.n	800a74a <USBD_StdItfReq+0x26>
 800a73e:	2b40      	cmp	r3, #64	@ 0x40
 800a740:	d852      	bhi.n	800a7e8 <USBD_StdItfReq+0xc4>
 800a742:	2b00      	cmp	r3, #0
 800a744:	d001      	beq.n	800a74a <USBD_StdItfReq+0x26>
 800a746:	2b20      	cmp	r3, #32
 800a748:	d14e      	bne.n	800a7e8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a750:	b2db      	uxtb	r3, r3
 800a752:	3b01      	subs	r3, #1
 800a754:	2b02      	cmp	r3, #2
 800a756:	d840      	bhi.n	800a7da <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	889b      	ldrh	r3, [r3, #4]
 800a75c:	b2db      	uxtb	r3, r3
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d836      	bhi.n	800a7d0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	889b      	ldrh	r3, [r3, #4]
 800a766:	b2db      	uxtb	r3, r3
 800a768:	4619      	mov	r1, r3
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f7ff fedb 	bl	800a526 <USBD_CoreFindIF>
 800a770:	4603      	mov	r3, r0
 800a772:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a774:	7bbb      	ldrb	r3, [r7, #14]
 800a776:	2bff      	cmp	r3, #255	@ 0xff
 800a778:	d01d      	beq.n	800a7b6 <USBD_StdItfReq+0x92>
 800a77a:	7bbb      	ldrb	r3, [r7, #14]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d11a      	bne.n	800a7b6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a780:	7bba      	ldrb	r2, [r7, #14]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	32ae      	adds	r2, #174	@ 0xae
 800a786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a78a:	689b      	ldr	r3, [r3, #8]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d00f      	beq.n	800a7b0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a790:	7bba      	ldrb	r2, [r7, #14]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a798:	7bba      	ldrb	r2, [r7, #14]
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	32ae      	adds	r2, #174	@ 0xae
 800a79e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7a2:	689b      	ldr	r3, [r3, #8]
 800a7a4:	6839      	ldr	r1, [r7, #0]
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	4798      	blx	r3
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a7ae:	e004      	b.n	800a7ba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a7b0:	2303      	movs	r3, #3
 800a7b2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a7b4:	e001      	b.n	800a7ba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a7b6:	2303      	movs	r3, #3
 800a7b8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	88db      	ldrh	r3, [r3, #6]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d110      	bne.n	800a7e4 <USBD_StdItfReq+0xc0>
 800a7c2:	7bfb      	ldrb	r3, [r7, #15]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d10d      	bne.n	800a7e4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f000 fdf1 	bl	800b3b0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a7ce:	e009      	b.n	800a7e4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a7d0:	6839      	ldr	r1, [r7, #0]
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 fd21 	bl	800b21a <USBD_CtlError>
          break;
 800a7d8:	e004      	b.n	800a7e4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a7da:	6839      	ldr	r1, [r7, #0]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 fd1c 	bl	800b21a <USBD_CtlError>
          break;
 800a7e2:	e000      	b.n	800a7e6 <USBD_StdItfReq+0xc2>
          break;
 800a7e4:	bf00      	nop
      }
      break;
 800a7e6:	e004      	b.n	800a7f2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a7e8:	6839      	ldr	r1, [r7, #0]
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f000 fd15 	bl	800b21a <USBD_CtlError>
      break;
 800a7f0:	bf00      	nop
  }

  return ret;
 800a7f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3710      	adds	r7, #16
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a806:	2300      	movs	r3, #0
 800a808:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	889b      	ldrh	r3, [r3, #4]
 800a80e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a818:	2b40      	cmp	r3, #64	@ 0x40
 800a81a:	d007      	beq.n	800a82c <USBD_StdEPReq+0x30>
 800a81c:	2b40      	cmp	r3, #64	@ 0x40
 800a81e:	f200 817f 	bhi.w	800ab20 <USBD_StdEPReq+0x324>
 800a822:	2b00      	cmp	r3, #0
 800a824:	d02a      	beq.n	800a87c <USBD_StdEPReq+0x80>
 800a826:	2b20      	cmp	r3, #32
 800a828:	f040 817a 	bne.w	800ab20 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a82c:	7bbb      	ldrb	r3, [r7, #14]
 800a82e:	4619      	mov	r1, r3
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f7ff fe85 	bl	800a540 <USBD_CoreFindEP>
 800a836:	4603      	mov	r3, r0
 800a838:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a83a:	7b7b      	ldrb	r3, [r7, #13]
 800a83c:	2bff      	cmp	r3, #255	@ 0xff
 800a83e:	f000 8174 	beq.w	800ab2a <USBD_StdEPReq+0x32e>
 800a842:	7b7b      	ldrb	r3, [r7, #13]
 800a844:	2b00      	cmp	r3, #0
 800a846:	f040 8170 	bne.w	800ab2a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a84a:	7b7a      	ldrb	r2, [r7, #13]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a852:	7b7a      	ldrb	r2, [r7, #13]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	32ae      	adds	r2, #174	@ 0xae
 800a858:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a85c:	689b      	ldr	r3, [r3, #8]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	f000 8163 	beq.w	800ab2a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a864:	7b7a      	ldrb	r2, [r7, #13]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	32ae      	adds	r2, #174	@ 0xae
 800a86a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	6839      	ldr	r1, [r7, #0]
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	4798      	blx	r3
 800a876:	4603      	mov	r3, r0
 800a878:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a87a:	e156      	b.n	800ab2a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	785b      	ldrb	r3, [r3, #1]
 800a880:	2b03      	cmp	r3, #3
 800a882:	d008      	beq.n	800a896 <USBD_StdEPReq+0x9a>
 800a884:	2b03      	cmp	r3, #3
 800a886:	f300 8145 	bgt.w	800ab14 <USBD_StdEPReq+0x318>
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	f000 809b 	beq.w	800a9c6 <USBD_StdEPReq+0x1ca>
 800a890:	2b01      	cmp	r3, #1
 800a892:	d03c      	beq.n	800a90e <USBD_StdEPReq+0x112>
 800a894:	e13e      	b.n	800ab14 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	2b02      	cmp	r3, #2
 800a8a0:	d002      	beq.n	800a8a8 <USBD_StdEPReq+0xac>
 800a8a2:	2b03      	cmp	r3, #3
 800a8a4:	d016      	beq.n	800a8d4 <USBD_StdEPReq+0xd8>
 800a8a6:	e02c      	b.n	800a902 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a8a8:	7bbb      	ldrb	r3, [r7, #14]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d00d      	beq.n	800a8ca <USBD_StdEPReq+0xce>
 800a8ae:	7bbb      	ldrb	r3, [r7, #14]
 800a8b0:	2b80      	cmp	r3, #128	@ 0x80
 800a8b2:	d00a      	beq.n	800a8ca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a8b4:	7bbb      	ldrb	r3, [r7, #14]
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	6878      	ldr	r0, [r7, #4]
 800a8ba:	f001 fa45 	bl	800bd48 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8be:	2180      	movs	r1, #128	@ 0x80
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f001 fa41 	bl	800bd48 <USBD_LL_StallEP>
 800a8c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a8c8:	e020      	b.n	800a90c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a8ca:	6839      	ldr	r1, [r7, #0]
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 fca4 	bl	800b21a <USBD_CtlError>
              break;
 800a8d2:	e01b      	b.n	800a90c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	885b      	ldrh	r3, [r3, #2]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d10e      	bne.n	800a8fa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a8dc:	7bbb      	ldrb	r3, [r7, #14]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d00b      	beq.n	800a8fa <USBD_StdEPReq+0xfe>
 800a8e2:	7bbb      	ldrb	r3, [r7, #14]
 800a8e4:	2b80      	cmp	r3, #128	@ 0x80
 800a8e6:	d008      	beq.n	800a8fa <USBD_StdEPReq+0xfe>
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	88db      	ldrh	r3, [r3, #6]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d104      	bne.n	800a8fa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a8f0:	7bbb      	ldrb	r3, [r7, #14]
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f001 fa27 	bl	800bd48 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 fd58 	bl	800b3b0 <USBD_CtlSendStatus>

              break;
 800a900:	e004      	b.n	800a90c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a902:	6839      	ldr	r1, [r7, #0]
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 fc88 	bl	800b21a <USBD_CtlError>
              break;
 800a90a:	bf00      	nop
          }
          break;
 800a90c:	e107      	b.n	800ab1e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a914:	b2db      	uxtb	r3, r3
 800a916:	2b02      	cmp	r3, #2
 800a918:	d002      	beq.n	800a920 <USBD_StdEPReq+0x124>
 800a91a:	2b03      	cmp	r3, #3
 800a91c:	d016      	beq.n	800a94c <USBD_StdEPReq+0x150>
 800a91e:	e04b      	b.n	800a9b8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a920:	7bbb      	ldrb	r3, [r7, #14]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d00d      	beq.n	800a942 <USBD_StdEPReq+0x146>
 800a926:	7bbb      	ldrb	r3, [r7, #14]
 800a928:	2b80      	cmp	r3, #128	@ 0x80
 800a92a:	d00a      	beq.n	800a942 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a92c:	7bbb      	ldrb	r3, [r7, #14]
 800a92e:	4619      	mov	r1, r3
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f001 fa09 	bl	800bd48 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a936:	2180      	movs	r1, #128	@ 0x80
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f001 fa05 	bl	800bd48 <USBD_LL_StallEP>
 800a93e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a940:	e040      	b.n	800a9c4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a942:	6839      	ldr	r1, [r7, #0]
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 fc68 	bl	800b21a <USBD_CtlError>
              break;
 800a94a:	e03b      	b.n	800a9c4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	885b      	ldrh	r3, [r3, #2]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d136      	bne.n	800a9c2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a954:	7bbb      	ldrb	r3, [r7, #14]
 800a956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d004      	beq.n	800a968 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a95e:	7bbb      	ldrb	r3, [r7, #14]
 800a960:	4619      	mov	r1, r3
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f001 fa26 	bl	800bdb4 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f000 fd21 	bl	800b3b0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a96e:	7bbb      	ldrb	r3, [r7, #14]
 800a970:	4619      	mov	r1, r3
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f7ff fde4 	bl	800a540 <USBD_CoreFindEP>
 800a978:	4603      	mov	r3, r0
 800a97a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a97c:	7b7b      	ldrb	r3, [r7, #13]
 800a97e:	2bff      	cmp	r3, #255	@ 0xff
 800a980:	d01f      	beq.n	800a9c2 <USBD_StdEPReq+0x1c6>
 800a982:	7b7b      	ldrb	r3, [r7, #13]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d11c      	bne.n	800a9c2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a988:	7b7a      	ldrb	r2, [r7, #13]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a990:	7b7a      	ldrb	r2, [r7, #13]
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	32ae      	adds	r2, #174	@ 0xae
 800a996:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a99a:	689b      	ldr	r3, [r3, #8]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d010      	beq.n	800a9c2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a9a0:	7b7a      	ldrb	r2, [r7, #13]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	32ae      	adds	r2, #174	@ 0xae
 800a9a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9aa:	689b      	ldr	r3, [r3, #8]
 800a9ac:	6839      	ldr	r1, [r7, #0]
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	4798      	blx	r3
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a9b6:	e004      	b.n	800a9c2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a9b8:	6839      	ldr	r1, [r7, #0]
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f000 fc2d 	bl	800b21a <USBD_CtlError>
              break;
 800a9c0:	e000      	b.n	800a9c4 <USBD_StdEPReq+0x1c8>
              break;
 800a9c2:	bf00      	nop
          }
          break;
 800a9c4:	e0ab      	b.n	800ab1e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9cc:	b2db      	uxtb	r3, r3
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	d002      	beq.n	800a9d8 <USBD_StdEPReq+0x1dc>
 800a9d2:	2b03      	cmp	r3, #3
 800a9d4:	d032      	beq.n	800aa3c <USBD_StdEPReq+0x240>
 800a9d6:	e097      	b.n	800ab08 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a9d8:	7bbb      	ldrb	r3, [r7, #14]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d007      	beq.n	800a9ee <USBD_StdEPReq+0x1f2>
 800a9de:	7bbb      	ldrb	r3, [r7, #14]
 800a9e0:	2b80      	cmp	r3, #128	@ 0x80
 800a9e2:	d004      	beq.n	800a9ee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a9e4:	6839      	ldr	r1, [r7, #0]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fc17 	bl	800b21a <USBD_CtlError>
                break;
 800a9ec:	e091      	b.n	800ab12 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	da0b      	bge.n	800aa0e <USBD_StdEPReq+0x212>
 800a9f6:	7bbb      	ldrb	r3, [r7, #14]
 800a9f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a9fc:	4613      	mov	r3, r2
 800a9fe:	009b      	lsls	r3, r3, #2
 800aa00:	4413      	add	r3, r2
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	3310      	adds	r3, #16
 800aa06:	687a      	ldr	r2, [r7, #4]
 800aa08:	4413      	add	r3, r2
 800aa0a:	3304      	adds	r3, #4
 800aa0c:	e00b      	b.n	800aa26 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aa0e:	7bbb      	ldrb	r3, [r7, #14]
 800aa10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa14:	4613      	mov	r3, r2
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	4413      	add	r3, r2
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aa20:	687a      	ldr	r2, [r7, #4]
 800aa22:	4413      	add	r3, r2
 800aa24:	3304      	adds	r3, #4
 800aa26:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	2202      	movs	r2, #2
 800aa32:	4619      	mov	r1, r3
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 fc61 	bl	800b2fc <USBD_CtlSendData>
              break;
 800aa3a:	e06a      	b.n	800ab12 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800aa3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	da11      	bge.n	800aa68 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800aa44:	7bbb      	ldrb	r3, [r7, #14]
 800aa46:	f003 020f 	and.w	r2, r3, #15
 800aa4a:	6879      	ldr	r1, [r7, #4]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	4413      	add	r3, r2
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	440b      	add	r3, r1
 800aa56:	3324      	adds	r3, #36	@ 0x24
 800aa58:	881b      	ldrh	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d117      	bne.n	800aa8e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aa5e:	6839      	ldr	r1, [r7, #0]
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 fbda 	bl	800b21a <USBD_CtlError>
                  break;
 800aa66:	e054      	b.n	800ab12 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800aa68:	7bbb      	ldrb	r3, [r7, #14]
 800aa6a:	f003 020f 	and.w	r2, r3, #15
 800aa6e:	6879      	ldr	r1, [r7, #4]
 800aa70:	4613      	mov	r3, r2
 800aa72:	009b      	lsls	r3, r3, #2
 800aa74:	4413      	add	r3, r2
 800aa76:	009b      	lsls	r3, r3, #2
 800aa78:	440b      	add	r3, r1
 800aa7a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aa7e:	881b      	ldrh	r3, [r3, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d104      	bne.n	800aa8e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aa84:	6839      	ldr	r1, [r7, #0]
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f000 fbc7 	bl	800b21a <USBD_CtlError>
                  break;
 800aa8c:	e041      	b.n	800ab12 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	da0b      	bge.n	800aaae <USBD_StdEPReq+0x2b2>
 800aa96:	7bbb      	ldrb	r3, [r7, #14]
 800aa98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa9c:	4613      	mov	r3, r2
 800aa9e:	009b      	lsls	r3, r3, #2
 800aaa0:	4413      	add	r3, r2
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	3310      	adds	r3, #16
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	4413      	add	r3, r2
 800aaaa:	3304      	adds	r3, #4
 800aaac:	e00b      	b.n	800aac6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aaae:	7bbb      	ldrb	r3, [r7, #14]
 800aab0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aab4:	4613      	mov	r3, r2
 800aab6:	009b      	lsls	r3, r3, #2
 800aab8:	4413      	add	r3, r2
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aac0:	687a      	ldr	r2, [r7, #4]
 800aac2:	4413      	add	r3, r2
 800aac4:	3304      	adds	r3, #4
 800aac6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aac8:	7bbb      	ldrb	r3, [r7, #14]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d002      	beq.n	800aad4 <USBD_StdEPReq+0x2d8>
 800aace:	7bbb      	ldrb	r3, [r7, #14]
 800aad0:	2b80      	cmp	r3, #128	@ 0x80
 800aad2:	d103      	bne.n	800aadc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	2200      	movs	r2, #0
 800aad8:	601a      	str	r2, [r3, #0]
 800aada:	e00e      	b.n	800aafa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aadc:	7bbb      	ldrb	r3, [r7, #14]
 800aade:	4619      	mov	r1, r3
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f001 f99d 	bl	800be20 <USBD_LL_IsStallEP>
 800aae6:	4603      	mov	r3, r0
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d003      	beq.n	800aaf4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	2201      	movs	r2, #1
 800aaf0:	601a      	str	r2, [r3, #0]
 800aaf2:	e002      	b.n	800aafa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	2202      	movs	r2, #2
 800aafe:	4619      	mov	r1, r3
 800ab00:	6878      	ldr	r0, [r7, #4]
 800ab02:	f000 fbfb 	bl	800b2fc <USBD_CtlSendData>
              break;
 800ab06:	e004      	b.n	800ab12 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ab08:	6839      	ldr	r1, [r7, #0]
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fb85 	bl	800b21a <USBD_CtlError>
              break;
 800ab10:	bf00      	nop
          }
          break;
 800ab12:	e004      	b.n	800ab1e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ab14:	6839      	ldr	r1, [r7, #0]
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f000 fb7f 	bl	800b21a <USBD_CtlError>
          break;
 800ab1c:	bf00      	nop
      }
      break;
 800ab1e:	e005      	b.n	800ab2c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ab20:	6839      	ldr	r1, [r7, #0]
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 fb79 	bl	800b21a <USBD_CtlError>
      break;
 800ab28:	e000      	b.n	800ab2c <USBD_StdEPReq+0x330>
      break;
 800ab2a:	bf00      	nop
  }

  return ret;
 800ab2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	3710      	adds	r7, #16
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
	...

0800ab38 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ab42:	2300      	movs	r3, #0
 800ab44:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ab46:	2300      	movs	r3, #0
 800ab48:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	885b      	ldrh	r3, [r3, #2]
 800ab52:	0a1b      	lsrs	r3, r3, #8
 800ab54:	b29b      	uxth	r3, r3
 800ab56:	3b01      	subs	r3, #1
 800ab58:	2b0e      	cmp	r3, #14
 800ab5a:	f200 8152 	bhi.w	800ae02 <USBD_GetDescriptor+0x2ca>
 800ab5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab64 <USBD_GetDescriptor+0x2c>)
 800ab60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab64:	0800abd5 	.word	0x0800abd5
 800ab68:	0800abed 	.word	0x0800abed
 800ab6c:	0800ac2d 	.word	0x0800ac2d
 800ab70:	0800ae03 	.word	0x0800ae03
 800ab74:	0800ae03 	.word	0x0800ae03
 800ab78:	0800ada3 	.word	0x0800ada3
 800ab7c:	0800adcf 	.word	0x0800adcf
 800ab80:	0800ae03 	.word	0x0800ae03
 800ab84:	0800ae03 	.word	0x0800ae03
 800ab88:	0800ae03 	.word	0x0800ae03
 800ab8c:	0800ae03 	.word	0x0800ae03
 800ab90:	0800ae03 	.word	0x0800ae03
 800ab94:	0800ae03 	.word	0x0800ae03
 800ab98:	0800ae03 	.word	0x0800ae03
 800ab9c:	0800aba1 	.word	0x0800aba1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aba6:	69db      	ldr	r3, [r3, #28]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d00b      	beq.n	800abc4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abb2:	69db      	ldr	r3, [r3, #28]
 800abb4:	687a      	ldr	r2, [r7, #4]
 800abb6:	7c12      	ldrb	r2, [r2, #16]
 800abb8:	f107 0108 	add.w	r1, r7, #8
 800abbc:	4610      	mov	r0, r2
 800abbe:	4798      	blx	r3
 800abc0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800abc2:	e126      	b.n	800ae12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800abc4:	6839      	ldr	r1, [r7, #0]
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 fb27 	bl	800b21a <USBD_CtlError>
        err++;
 800abcc:	7afb      	ldrb	r3, [r7, #11]
 800abce:	3301      	adds	r3, #1
 800abd0:	72fb      	strb	r3, [r7, #11]
      break;
 800abd2:	e11e      	b.n	800ae12 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	687a      	ldr	r2, [r7, #4]
 800abde:	7c12      	ldrb	r2, [r2, #16]
 800abe0:	f107 0108 	add.w	r1, r7, #8
 800abe4:	4610      	mov	r0, r2
 800abe6:	4798      	blx	r3
 800abe8:	60f8      	str	r0, [r7, #12]
      break;
 800abea:	e112      	b.n	800ae12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	7c1b      	ldrb	r3, [r3, #16]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d10d      	bne.n	800ac10 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abfc:	f107 0208 	add.w	r2, r7, #8
 800ac00:	4610      	mov	r0, r2
 800ac02:	4798      	blx	r3
 800ac04:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	3301      	adds	r3, #1
 800ac0a:	2202      	movs	r2, #2
 800ac0c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ac0e:	e100      	b.n	800ae12 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac18:	f107 0208 	add.w	r2, r7, #8
 800ac1c:	4610      	mov	r0, r2
 800ac1e:	4798      	blx	r3
 800ac20:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	3301      	adds	r3, #1
 800ac26:	2202      	movs	r2, #2
 800ac28:	701a      	strb	r2, [r3, #0]
      break;
 800ac2a:	e0f2      	b.n	800ae12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	885b      	ldrh	r3, [r3, #2]
 800ac30:	b2db      	uxtb	r3, r3
 800ac32:	2b05      	cmp	r3, #5
 800ac34:	f200 80ac 	bhi.w	800ad90 <USBD_GetDescriptor+0x258>
 800ac38:	a201      	add	r2, pc, #4	@ (adr r2, 800ac40 <USBD_GetDescriptor+0x108>)
 800ac3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac3e:	bf00      	nop
 800ac40:	0800ac59 	.word	0x0800ac59
 800ac44:	0800ac8d 	.word	0x0800ac8d
 800ac48:	0800acc1 	.word	0x0800acc1
 800ac4c:	0800acf5 	.word	0x0800acf5
 800ac50:	0800ad29 	.word	0x0800ad29
 800ac54:	0800ad5d 	.word	0x0800ad5d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d00b      	beq.n	800ac7c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	687a      	ldr	r2, [r7, #4]
 800ac6e:	7c12      	ldrb	r2, [r2, #16]
 800ac70:	f107 0108 	add.w	r1, r7, #8
 800ac74:	4610      	mov	r0, r2
 800ac76:	4798      	blx	r3
 800ac78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac7a:	e091      	b.n	800ada0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ac7c:	6839      	ldr	r1, [r7, #0]
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 facb 	bl	800b21a <USBD_CtlError>
            err++;
 800ac84:	7afb      	ldrb	r3, [r7, #11]
 800ac86:	3301      	adds	r3, #1
 800ac88:	72fb      	strb	r3, [r7, #11]
          break;
 800ac8a:	e089      	b.n	800ada0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac92:	689b      	ldr	r3, [r3, #8]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d00b      	beq.n	800acb0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac9e:	689b      	ldr	r3, [r3, #8]
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	7c12      	ldrb	r2, [r2, #16]
 800aca4:	f107 0108 	add.w	r1, r7, #8
 800aca8:	4610      	mov	r0, r2
 800acaa:	4798      	blx	r3
 800acac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800acae:	e077      	b.n	800ada0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800acb0:	6839      	ldr	r1, [r7, #0]
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 fab1 	bl	800b21a <USBD_CtlError>
            err++;
 800acb8:	7afb      	ldrb	r3, [r7, #11]
 800acba:	3301      	adds	r3, #1
 800acbc:	72fb      	strb	r3, [r7, #11]
          break;
 800acbe:	e06f      	b.n	800ada0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acc6:	68db      	ldr	r3, [r3, #12]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d00b      	beq.n	800ace4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acd2:	68db      	ldr	r3, [r3, #12]
 800acd4:	687a      	ldr	r2, [r7, #4]
 800acd6:	7c12      	ldrb	r2, [r2, #16]
 800acd8:	f107 0108 	add.w	r1, r7, #8
 800acdc:	4610      	mov	r0, r2
 800acde:	4798      	blx	r3
 800ace0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ace2:	e05d      	b.n	800ada0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ace4:	6839      	ldr	r1, [r7, #0]
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f000 fa97 	bl	800b21a <USBD_CtlError>
            err++;
 800acec:	7afb      	ldrb	r3, [r7, #11]
 800acee:	3301      	adds	r3, #1
 800acf0:	72fb      	strb	r3, [r7, #11]
          break;
 800acf2:	e055      	b.n	800ada0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acfa:	691b      	ldr	r3, [r3, #16]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d00b      	beq.n	800ad18 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad06:	691b      	ldr	r3, [r3, #16]
 800ad08:	687a      	ldr	r2, [r7, #4]
 800ad0a:	7c12      	ldrb	r2, [r2, #16]
 800ad0c:	f107 0108 	add.w	r1, r7, #8
 800ad10:	4610      	mov	r0, r2
 800ad12:	4798      	blx	r3
 800ad14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad16:	e043      	b.n	800ada0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ad18:	6839      	ldr	r1, [r7, #0]
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f000 fa7d 	bl	800b21a <USBD_CtlError>
            err++;
 800ad20:	7afb      	ldrb	r3, [r7, #11]
 800ad22:	3301      	adds	r3, #1
 800ad24:	72fb      	strb	r3, [r7, #11]
          break;
 800ad26:	e03b      	b.n	800ada0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad2e:	695b      	ldr	r3, [r3, #20]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d00b      	beq.n	800ad4c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad3a:	695b      	ldr	r3, [r3, #20]
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	7c12      	ldrb	r2, [r2, #16]
 800ad40:	f107 0108 	add.w	r1, r7, #8
 800ad44:	4610      	mov	r0, r2
 800ad46:	4798      	blx	r3
 800ad48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad4a:	e029      	b.n	800ada0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ad4c:	6839      	ldr	r1, [r7, #0]
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f000 fa63 	bl	800b21a <USBD_CtlError>
            err++;
 800ad54:	7afb      	ldrb	r3, [r7, #11]
 800ad56:	3301      	adds	r3, #1
 800ad58:	72fb      	strb	r3, [r7, #11]
          break;
 800ad5a:	e021      	b.n	800ada0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad62:	699b      	ldr	r3, [r3, #24]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d00b      	beq.n	800ad80 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad6e:	699b      	ldr	r3, [r3, #24]
 800ad70:	687a      	ldr	r2, [r7, #4]
 800ad72:	7c12      	ldrb	r2, [r2, #16]
 800ad74:	f107 0108 	add.w	r1, r7, #8
 800ad78:	4610      	mov	r0, r2
 800ad7a:	4798      	blx	r3
 800ad7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad7e:	e00f      	b.n	800ada0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ad80:	6839      	ldr	r1, [r7, #0]
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f000 fa49 	bl	800b21a <USBD_CtlError>
            err++;
 800ad88:	7afb      	ldrb	r3, [r7, #11]
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	72fb      	strb	r3, [r7, #11]
          break;
 800ad8e:	e007      	b.n	800ada0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ad90:	6839      	ldr	r1, [r7, #0]
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f000 fa41 	bl	800b21a <USBD_CtlError>
          err++;
 800ad98:	7afb      	ldrb	r3, [r7, #11]
 800ad9a:	3301      	adds	r3, #1
 800ad9c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ad9e:	bf00      	nop
      }
      break;
 800ada0:	e037      	b.n	800ae12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	7c1b      	ldrb	r3, [r3, #16]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d109      	bne.n	800adbe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800adb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adb2:	f107 0208 	add.w	r2, r7, #8
 800adb6:	4610      	mov	r0, r2
 800adb8:	4798      	blx	r3
 800adba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800adbc:	e029      	b.n	800ae12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800adbe:	6839      	ldr	r1, [r7, #0]
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 fa2a 	bl	800b21a <USBD_CtlError>
        err++;
 800adc6:	7afb      	ldrb	r3, [r7, #11]
 800adc8:	3301      	adds	r3, #1
 800adca:	72fb      	strb	r3, [r7, #11]
      break;
 800adcc:	e021      	b.n	800ae12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	7c1b      	ldrb	r3, [r3, #16]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d10d      	bne.n	800adf2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800addc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adde:	f107 0208 	add.w	r2, r7, #8
 800ade2:	4610      	mov	r0, r2
 800ade4:	4798      	blx	r3
 800ade6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	3301      	adds	r3, #1
 800adec:	2207      	movs	r2, #7
 800adee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800adf0:	e00f      	b.n	800ae12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800adf2:	6839      	ldr	r1, [r7, #0]
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f000 fa10 	bl	800b21a <USBD_CtlError>
        err++;
 800adfa:	7afb      	ldrb	r3, [r7, #11]
 800adfc:	3301      	adds	r3, #1
 800adfe:	72fb      	strb	r3, [r7, #11]
      break;
 800ae00:	e007      	b.n	800ae12 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ae02:	6839      	ldr	r1, [r7, #0]
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f000 fa08 	bl	800b21a <USBD_CtlError>
      err++;
 800ae0a:	7afb      	ldrb	r3, [r7, #11]
 800ae0c:	3301      	adds	r3, #1
 800ae0e:	72fb      	strb	r3, [r7, #11]
      break;
 800ae10:	bf00      	nop
  }

  if (err != 0U)
 800ae12:	7afb      	ldrb	r3, [r7, #11]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d11e      	bne.n	800ae56 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	88db      	ldrh	r3, [r3, #6]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d016      	beq.n	800ae4e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ae20:	893b      	ldrh	r3, [r7, #8]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d00e      	beq.n	800ae44 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	88da      	ldrh	r2, [r3, #6]
 800ae2a:	893b      	ldrh	r3, [r7, #8]
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	bf28      	it	cs
 800ae30:	4613      	movcs	r3, r2
 800ae32:	b29b      	uxth	r3, r3
 800ae34:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ae36:	893b      	ldrh	r3, [r7, #8]
 800ae38:	461a      	mov	r2, r3
 800ae3a:	68f9      	ldr	r1, [r7, #12]
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f000 fa5d 	bl	800b2fc <USBD_CtlSendData>
 800ae42:	e009      	b.n	800ae58 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ae44:	6839      	ldr	r1, [r7, #0]
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f000 f9e7 	bl	800b21a <USBD_CtlError>
 800ae4c:	e004      	b.n	800ae58 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 faae 	bl	800b3b0 <USBD_CtlSendStatus>
 800ae54:	e000      	b.n	800ae58 <USBD_GetDescriptor+0x320>
    return;
 800ae56:	bf00      	nop
  }
}
 800ae58:	3710      	adds	r7, #16
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop

0800ae60 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b084      	sub	sp, #16
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	889b      	ldrh	r3, [r3, #4]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d131      	bne.n	800aed6 <USBD_SetAddress+0x76>
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	88db      	ldrh	r3, [r3, #6]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d12d      	bne.n	800aed6 <USBD_SetAddress+0x76>
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	885b      	ldrh	r3, [r3, #2]
 800ae7e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ae80:	d829      	bhi.n	800aed6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	885b      	ldrh	r3, [r3, #2]
 800ae86:	b2db      	uxtb	r3, r3
 800ae88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae8c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	2b03      	cmp	r3, #3
 800ae98:	d104      	bne.n	800aea4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ae9a:	6839      	ldr	r1, [r7, #0]
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f000 f9bc 	bl	800b21a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aea2:	e01d      	b.n	800aee0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	7bfa      	ldrb	r2, [r7, #15]
 800aea8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800aeac:	7bfb      	ldrb	r3, [r7, #15]
 800aeae:	4619      	mov	r1, r3
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f000 ffe1 	bl	800be78 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 fa7a 	bl	800b3b0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800aebc:	7bfb      	ldrb	r3, [r7, #15]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d004      	beq.n	800aecc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2202      	movs	r2, #2
 800aec6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aeca:	e009      	b.n	800aee0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2201      	movs	r2, #1
 800aed0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aed4:	e004      	b.n	800aee0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800aed6:	6839      	ldr	r1, [r7, #0]
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f000 f99e 	bl	800b21a <USBD_CtlError>
  }
}
 800aede:	bf00      	nop
 800aee0:	bf00      	nop
 800aee2:	3710      	adds	r7, #16
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aef2:	2300      	movs	r3, #0
 800aef4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	885b      	ldrh	r3, [r3, #2]
 800aefa:	b2da      	uxtb	r2, r3
 800aefc:	4b4e      	ldr	r3, [pc, #312]	@ (800b038 <USBD_SetConfig+0x150>)
 800aefe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800af00:	4b4d      	ldr	r3, [pc, #308]	@ (800b038 <USBD_SetConfig+0x150>)
 800af02:	781b      	ldrb	r3, [r3, #0]
 800af04:	2b01      	cmp	r3, #1
 800af06:	d905      	bls.n	800af14 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800af08:	6839      	ldr	r1, [r7, #0]
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f000 f985 	bl	800b21a <USBD_CtlError>
    return USBD_FAIL;
 800af10:	2303      	movs	r3, #3
 800af12:	e08c      	b.n	800b02e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af1a:	b2db      	uxtb	r3, r3
 800af1c:	2b02      	cmp	r3, #2
 800af1e:	d002      	beq.n	800af26 <USBD_SetConfig+0x3e>
 800af20:	2b03      	cmp	r3, #3
 800af22:	d029      	beq.n	800af78 <USBD_SetConfig+0x90>
 800af24:	e075      	b.n	800b012 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800af26:	4b44      	ldr	r3, [pc, #272]	@ (800b038 <USBD_SetConfig+0x150>)
 800af28:	781b      	ldrb	r3, [r3, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d020      	beq.n	800af70 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800af2e:	4b42      	ldr	r3, [pc, #264]	@ (800b038 <USBD_SetConfig+0x150>)
 800af30:	781b      	ldrb	r3, [r3, #0]
 800af32:	461a      	mov	r2, r3
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800af38:	4b3f      	ldr	r3, [pc, #252]	@ (800b038 <USBD_SetConfig+0x150>)
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	4619      	mov	r1, r3
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f7fe ffb9 	bl	8009eb6 <USBD_SetClassConfig>
 800af44:	4603      	mov	r3, r0
 800af46:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800af48:	7bfb      	ldrb	r3, [r7, #15]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d008      	beq.n	800af60 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800af4e:	6839      	ldr	r1, [r7, #0]
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f000 f962 	bl	800b21a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2202      	movs	r2, #2
 800af5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800af5e:	e065      	b.n	800b02c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f000 fa25 	bl	800b3b0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	2203      	movs	r2, #3
 800af6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800af6e:	e05d      	b.n	800b02c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800af70:	6878      	ldr	r0, [r7, #4]
 800af72:	f000 fa1d 	bl	800b3b0 <USBD_CtlSendStatus>
      break;
 800af76:	e059      	b.n	800b02c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800af78:	4b2f      	ldr	r3, [pc, #188]	@ (800b038 <USBD_SetConfig+0x150>)
 800af7a:	781b      	ldrb	r3, [r3, #0]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d112      	bne.n	800afa6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2202      	movs	r2, #2
 800af84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800af88:	4b2b      	ldr	r3, [pc, #172]	@ (800b038 <USBD_SetConfig+0x150>)
 800af8a:	781b      	ldrb	r3, [r3, #0]
 800af8c:	461a      	mov	r2, r3
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800af92:	4b29      	ldr	r3, [pc, #164]	@ (800b038 <USBD_SetConfig+0x150>)
 800af94:	781b      	ldrb	r3, [r3, #0]
 800af96:	4619      	mov	r1, r3
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f7fe ffa8 	bl	8009eee <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f000 fa06 	bl	800b3b0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800afa4:	e042      	b.n	800b02c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800afa6:	4b24      	ldr	r3, [pc, #144]	@ (800b038 <USBD_SetConfig+0x150>)
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	461a      	mov	r2, r3
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	685b      	ldr	r3, [r3, #4]
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d02a      	beq.n	800b00a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	685b      	ldr	r3, [r3, #4]
 800afb8:	b2db      	uxtb	r3, r3
 800afba:	4619      	mov	r1, r3
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f7fe ff96 	bl	8009eee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800afc2:	4b1d      	ldr	r3, [pc, #116]	@ (800b038 <USBD_SetConfig+0x150>)
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	461a      	mov	r2, r3
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800afcc:	4b1a      	ldr	r3, [pc, #104]	@ (800b038 <USBD_SetConfig+0x150>)
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	4619      	mov	r1, r3
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f7fe ff6f 	bl	8009eb6 <USBD_SetClassConfig>
 800afd8:	4603      	mov	r3, r0
 800afda:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800afdc:	7bfb      	ldrb	r3, [r7, #15]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d00f      	beq.n	800b002 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800afe2:	6839      	ldr	r1, [r7, #0]
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f000 f918 	bl	800b21a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	685b      	ldr	r3, [r3, #4]
 800afee:	b2db      	uxtb	r3, r3
 800aff0:	4619      	mov	r1, r3
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f7fe ff7b 	bl	8009eee <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2202      	movs	r2, #2
 800affc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b000:	e014      	b.n	800b02c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f000 f9d4 	bl	800b3b0 <USBD_CtlSendStatus>
      break;
 800b008:	e010      	b.n	800b02c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f000 f9d0 	bl	800b3b0 <USBD_CtlSendStatus>
      break;
 800b010:	e00c      	b.n	800b02c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b012:	6839      	ldr	r1, [r7, #0]
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f000 f900 	bl	800b21a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b01a:	4b07      	ldr	r3, [pc, #28]	@ (800b038 <USBD_SetConfig+0x150>)
 800b01c:	781b      	ldrb	r3, [r3, #0]
 800b01e:	4619      	mov	r1, r3
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f7fe ff64 	bl	8009eee <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b026:	2303      	movs	r3, #3
 800b028:	73fb      	strb	r3, [r7, #15]
      break;
 800b02a:	bf00      	nop
  }

  return ret;
 800b02c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3710      	adds	r7, #16
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	2000e974 	.word	0x2000e974

0800b03c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b082      	sub	sp, #8
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
 800b044:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	88db      	ldrh	r3, [r3, #6]
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	d004      	beq.n	800b058 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b04e:	6839      	ldr	r1, [r7, #0]
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 f8e2 	bl	800b21a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b056:	e023      	b.n	800b0a0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	2b02      	cmp	r3, #2
 800b062:	dc02      	bgt.n	800b06a <USBD_GetConfig+0x2e>
 800b064:	2b00      	cmp	r3, #0
 800b066:	dc03      	bgt.n	800b070 <USBD_GetConfig+0x34>
 800b068:	e015      	b.n	800b096 <USBD_GetConfig+0x5a>
 800b06a:	2b03      	cmp	r3, #3
 800b06c:	d00b      	beq.n	800b086 <USBD_GetConfig+0x4a>
 800b06e:	e012      	b.n	800b096 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	3308      	adds	r3, #8
 800b07a:	2201      	movs	r2, #1
 800b07c:	4619      	mov	r1, r3
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f000 f93c 	bl	800b2fc <USBD_CtlSendData>
        break;
 800b084:	e00c      	b.n	800b0a0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	3304      	adds	r3, #4
 800b08a:	2201      	movs	r2, #1
 800b08c:	4619      	mov	r1, r3
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f000 f934 	bl	800b2fc <USBD_CtlSendData>
        break;
 800b094:	e004      	b.n	800b0a0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b096:	6839      	ldr	r1, [r7, #0]
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f000 f8be 	bl	800b21a <USBD_CtlError>
        break;
 800b09e:	bf00      	nop
}
 800b0a0:	bf00      	nop
 800b0a2:	3708      	adds	r7, #8
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b082      	sub	sp, #8
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0b8:	b2db      	uxtb	r3, r3
 800b0ba:	3b01      	subs	r3, #1
 800b0bc:	2b02      	cmp	r3, #2
 800b0be:	d81e      	bhi.n	800b0fe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	88db      	ldrh	r3, [r3, #6]
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d004      	beq.n	800b0d2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b0c8:	6839      	ldr	r1, [r7, #0]
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f000 f8a5 	bl	800b21a <USBD_CtlError>
        break;
 800b0d0:	e01a      	b.n	800b108 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d005      	beq.n	800b0ee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	68db      	ldr	r3, [r3, #12]
 800b0e6:	f043 0202 	orr.w	r2, r3, #2
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	330c      	adds	r3, #12
 800b0f2:	2202      	movs	r2, #2
 800b0f4:	4619      	mov	r1, r3
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f000 f900 	bl	800b2fc <USBD_CtlSendData>
      break;
 800b0fc:	e004      	b.n	800b108 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b0fe:	6839      	ldr	r1, [r7, #0]
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f000 f88a 	bl	800b21a <USBD_CtlError>
      break;
 800b106:	bf00      	nop
  }
}
 800b108:	bf00      	nop
 800b10a:	3708      	adds	r7, #8
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}

0800b110 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b082      	sub	sp, #8
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
 800b118:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	885b      	ldrh	r3, [r3, #2]
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d107      	bne.n	800b132 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2201      	movs	r2, #1
 800b126:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f000 f940 	bl	800b3b0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b130:	e013      	b.n	800b15a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	885b      	ldrh	r3, [r3, #2]
 800b136:	2b02      	cmp	r3, #2
 800b138:	d10b      	bne.n	800b152 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	889b      	ldrh	r3, [r3, #4]
 800b13e:	0a1b      	lsrs	r3, r3, #8
 800b140:	b29b      	uxth	r3, r3
 800b142:	b2da      	uxtb	r2, r3
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 f930 	bl	800b3b0 <USBD_CtlSendStatus>
}
 800b150:	e003      	b.n	800b15a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b152:	6839      	ldr	r1, [r7, #0]
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 f860 	bl	800b21a <USBD_CtlError>
}
 800b15a:	bf00      	nop
 800b15c:	3708      	adds	r7, #8
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}

0800b162 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b162:	b580      	push	{r7, lr}
 800b164:	b082      	sub	sp, #8
 800b166:	af00      	add	r7, sp, #0
 800b168:	6078      	str	r0, [r7, #4]
 800b16a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b172:	b2db      	uxtb	r3, r3
 800b174:	3b01      	subs	r3, #1
 800b176:	2b02      	cmp	r3, #2
 800b178:	d80b      	bhi.n	800b192 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	885b      	ldrh	r3, [r3, #2]
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d10c      	bne.n	800b19c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2200      	movs	r2, #0
 800b186:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f000 f910 	bl	800b3b0 <USBD_CtlSendStatus>
      }
      break;
 800b190:	e004      	b.n	800b19c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b192:	6839      	ldr	r1, [r7, #0]
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f000 f840 	bl	800b21a <USBD_CtlError>
      break;
 800b19a:	e000      	b.n	800b19e <USBD_ClrFeature+0x3c>
      break;
 800b19c:	bf00      	nop
  }
}
 800b19e:	bf00      	nop
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}

0800b1a6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b1a6:	b580      	push	{r7, lr}
 800b1a8:	b084      	sub	sp, #16
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
 800b1ae:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	781a      	ldrb	r2, [r3, #0]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	3301      	adds	r3, #1
 800b1c0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	781a      	ldrb	r2, [r3, #0]
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	3301      	adds	r3, #1
 800b1ce:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b1d0:	68f8      	ldr	r0, [r7, #12]
 800b1d2:	f7ff fa16 	bl	800a602 <SWAPBYTE>
 800b1d6:	4603      	mov	r3, r0
 800b1d8:	461a      	mov	r2, r3
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	3301      	adds	r3, #1
 800b1e8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b1ea:	68f8      	ldr	r0, [r7, #12]
 800b1ec:	f7ff fa09 	bl	800a602 <SWAPBYTE>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	3301      	adds	r3, #1
 800b1fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	3301      	adds	r3, #1
 800b202:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b204:	68f8      	ldr	r0, [r7, #12]
 800b206:	f7ff f9fc 	bl	800a602 <SWAPBYTE>
 800b20a:	4603      	mov	r3, r0
 800b20c:	461a      	mov	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	80da      	strh	r2, [r3, #6]
}
 800b212:	bf00      	nop
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b082      	sub	sp, #8
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
 800b222:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b224:	2180      	movs	r1, #128	@ 0x80
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f000 fd8e 	bl	800bd48 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b22c:	2100      	movs	r1, #0
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f000 fd8a 	bl	800bd48 <USBD_LL_StallEP>
}
 800b234:	bf00      	nop
 800b236:	3708      	adds	r7, #8
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}

0800b23c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b086      	sub	sp, #24
 800b240:	af00      	add	r7, sp, #0
 800b242:	60f8      	str	r0, [r7, #12]
 800b244:	60b9      	str	r1, [r7, #8]
 800b246:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b248:	2300      	movs	r3, #0
 800b24a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d036      	beq.n	800b2c0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b256:	6938      	ldr	r0, [r7, #16]
 800b258:	f000 f836 	bl	800b2c8 <USBD_GetLen>
 800b25c:	4603      	mov	r3, r0
 800b25e:	3301      	adds	r3, #1
 800b260:	b29b      	uxth	r3, r3
 800b262:	005b      	lsls	r3, r3, #1
 800b264:	b29a      	uxth	r2, r3
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b26a:	7dfb      	ldrb	r3, [r7, #23]
 800b26c:	68ba      	ldr	r2, [r7, #8]
 800b26e:	4413      	add	r3, r2
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	7812      	ldrb	r2, [r2, #0]
 800b274:	701a      	strb	r2, [r3, #0]
  idx++;
 800b276:	7dfb      	ldrb	r3, [r7, #23]
 800b278:	3301      	adds	r3, #1
 800b27a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b27c:	7dfb      	ldrb	r3, [r7, #23]
 800b27e:	68ba      	ldr	r2, [r7, #8]
 800b280:	4413      	add	r3, r2
 800b282:	2203      	movs	r2, #3
 800b284:	701a      	strb	r2, [r3, #0]
  idx++;
 800b286:	7dfb      	ldrb	r3, [r7, #23]
 800b288:	3301      	adds	r3, #1
 800b28a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b28c:	e013      	b.n	800b2b6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b28e:	7dfb      	ldrb	r3, [r7, #23]
 800b290:	68ba      	ldr	r2, [r7, #8]
 800b292:	4413      	add	r3, r2
 800b294:	693a      	ldr	r2, [r7, #16]
 800b296:	7812      	ldrb	r2, [r2, #0]
 800b298:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b29a:	693b      	ldr	r3, [r7, #16]
 800b29c:	3301      	adds	r3, #1
 800b29e:	613b      	str	r3, [r7, #16]
    idx++;
 800b2a0:	7dfb      	ldrb	r3, [r7, #23]
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b2a6:	7dfb      	ldrb	r3, [r7, #23]
 800b2a8:	68ba      	ldr	r2, [r7, #8]
 800b2aa:	4413      	add	r3, r2
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	701a      	strb	r2, [r3, #0]
    idx++;
 800b2b0:	7dfb      	ldrb	r3, [r7, #23]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d1e7      	bne.n	800b28e <USBD_GetString+0x52>
 800b2be:	e000      	b.n	800b2c2 <USBD_GetString+0x86>
    return;
 800b2c0:	bf00      	nop
  }
}
 800b2c2:	3718      	adds	r7, #24
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}

0800b2c8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b2c8:	b480      	push	{r7}
 800b2ca:	b085      	sub	sp, #20
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b2d8:	e005      	b.n	800b2e6 <USBD_GetLen+0x1e>
  {
    len++;
 800b2da:	7bfb      	ldrb	r3, [r7, #15]
 800b2dc:	3301      	adds	r3, #1
 800b2de:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	3301      	adds	r3, #1
 800b2e4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	781b      	ldrb	r3, [r3, #0]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d1f5      	bne.n	800b2da <USBD_GetLen+0x12>
  }

  return len;
 800b2ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3714      	adds	r7, #20
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr

0800b2fc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b084      	sub	sp, #16
 800b300:	af00      	add	r7, sp, #0
 800b302:	60f8      	str	r0, [r7, #12]
 800b304:	60b9      	str	r1, [r7, #8]
 800b306:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2202      	movs	r2, #2
 800b30c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	687a      	ldr	r2, [r7, #4]
 800b314:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	687a      	ldr	r2, [r7, #4]
 800b31a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	68ba      	ldr	r2, [r7, #8]
 800b320:	2100      	movs	r1, #0
 800b322:	68f8      	ldr	r0, [r7, #12]
 800b324:	f000 fdde 	bl	800bee4 <USBD_LL_Transmit>

  return USBD_OK;
 800b328:	2300      	movs	r3, #0
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3710      	adds	r7, #16
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}

0800b332 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b332:	b580      	push	{r7, lr}
 800b334:	b084      	sub	sp, #16
 800b336:	af00      	add	r7, sp, #0
 800b338:	60f8      	str	r0, [r7, #12]
 800b33a:	60b9      	str	r1, [r7, #8]
 800b33c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	68ba      	ldr	r2, [r7, #8]
 800b342:	2100      	movs	r1, #0
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f000 fdcd 	bl	800bee4 <USBD_LL_Transmit>

  return USBD_OK;
 800b34a:	2300      	movs	r3, #0
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3710      	adds	r7, #16
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af00      	add	r7, sp, #0
 800b35a:	60f8      	str	r0, [r7, #12]
 800b35c:	60b9      	str	r1, [r7, #8]
 800b35e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	2203      	movs	r2, #3
 800b364:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	687a      	ldr	r2, [r7, #4]
 800b36c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	68ba      	ldr	r2, [r7, #8]
 800b37c:	2100      	movs	r1, #0
 800b37e:	68f8      	ldr	r0, [r7, #12]
 800b380:	f000 fde8 	bl	800bf54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b384:	2300      	movs	r3, #0
}
 800b386:	4618      	mov	r0, r3
 800b388:	3710      	adds	r7, #16
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd80      	pop	{r7, pc}

0800b38e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b38e:	b580      	push	{r7, lr}
 800b390:	b084      	sub	sp, #16
 800b392:	af00      	add	r7, sp, #0
 800b394:	60f8      	str	r0, [r7, #12]
 800b396:	60b9      	str	r1, [r7, #8]
 800b398:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	68ba      	ldr	r2, [r7, #8]
 800b39e:	2100      	movs	r1, #0
 800b3a0:	68f8      	ldr	r0, [r7, #12]
 800b3a2:	f000 fdd7 	bl	800bf54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b3a6:	2300      	movs	r3, #0
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	3710      	adds	r7, #16
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}

0800b3b0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b082      	sub	sp, #8
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2204      	movs	r2, #4
 800b3bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	2100      	movs	r1, #0
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	f000 fd8c 	bl	800bee4 <USBD_LL_Transmit>

  return USBD_OK;
 800b3cc:	2300      	movs	r3, #0
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	3708      	adds	r7, #8
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}

0800b3d6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b082      	sub	sp, #8
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2205      	movs	r2, #5
 800b3e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	2100      	movs	r1, #0
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f000 fdb1 	bl	800bf54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b3f2:	2300      	movs	r3, #0
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	3708      	adds	r7, #8
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}

0800b3fc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b400:	2200      	movs	r2, #0
 800b402:	4912      	ldr	r1, [pc, #72]	@ (800b44c <MX_USB_DEVICE_Init+0x50>)
 800b404:	4812      	ldr	r0, [pc, #72]	@ (800b450 <MX_USB_DEVICE_Init+0x54>)
 800b406:	f7fe fcd9 	bl	8009dbc <USBD_Init>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d001      	beq.n	800b414 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b410:	f7f5 fe61 	bl	80010d6 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b414:	490f      	ldr	r1, [pc, #60]	@ (800b454 <MX_USB_DEVICE_Init+0x58>)
 800b416:	480e      	ldr	r0, [pc, #56]	@ (800b450 <MX_USB_DEVICE_Init+0x54>)
 800b418:	f7fe fd00 	bl	8009e1c <USBD_RegisterClass>
 800b41c:	4603      	mov	r3, r0
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d001      	beq.n	800b426 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b422:	f7f5 fe58 	bl	80010d6 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b426:	490c      	ldr	r1, [pc, #48]	@ (800b458 <MX_USB_DEVICE_Init+0x5c>)
 800b428:	4809      	ldr	r0, [pc, #36]	@ (800b450 <MX_USB_DEVICE_Init+0x54>)
 800b42a:	f7fe fbf7 	bl	8009c1c <USBD_CDC_RegisterInterface>
 800b42e:	4603      	mov	r3, r0
 800b430:	2b00      	cmp	r3, #0
 800b432:	d001      	beq.n	800b438 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b434:	f7f5 fe4f 	bl	80010d6 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b438:	4805      	ldr	r0, [pc, #20]	@ (800b450 <MX_USB_DEVICE_Init+0x54>)
 800b43a:	f7fe fd25 	bl	8009e88 <USBD_Start>
 800b43e:	4603      	mov	r3, r0
 800b440:	2b00      	cmp	r3, #0
 800b442:	d001      	beq.n	800b448 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b444:	f7f5 fe47 	bl	80010d6 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b448:	bf00      	nop
 800b44a:	bd80      	pop	{r7, pc}
 800b44c:	200000ac 	.word	0x200000ac
 800b450:	2000e978 	.word	0x2000e978
 800b454:	20000018 	.word	0x20000018
 800b458:	20000098 	.word	0x20000098

0800b45c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b460:	2200      	movs	r2, #0
 800b462:	4905      	ldr	r1, [pc, #20]	@ (800b478 <CDC_Init_FS+0x1c>)
 800b464:	4805      	ldr	r0, [pc, #20]	@ (800b47c <CDC_Init_FS+0x20>)
 800b466:	f7fe fbf3 	bl	8009c50 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b46a:	4905      	ldr	r1, [pc, #20]	@ (800b480 <CDC_Init_FS+0x24>)
 800b46c:	4803      	ldr	r0, [pc, #12]	@ (800b47c <CDC_Init_FS+0x20>)
 800b46e:	f7fe fc11 	bl	8009c94 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b472:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b474:	4618      	mov	r0, r3
 800b476:	bd80      	pop	{r7, pc}
 800b478:	2000f454 	.word	0x2000f454
 800b47c:	2000e978 	.word	0x2000e978
 800b480:	2000ec54 	.word	0x2000ec54

0800b484 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b484:	b480      	push	{r7}
 800b486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b488:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr

0800b494 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b494:	b480      	push	{r7}
 800b496:	b083      	sub	sp, #12
 800b498:	af00      	add	r7, sp, #0
 800b49a:	4603      	mov	r3, r0
 800b49c:	6039      	str	r1, [r7, #0]
 800b49e:	71fb      	strb	r3, [r7, #7]
 800b4a0:	4613      	mov	r3, r2
 800b4a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b4a4:	79fb      	ldrb	r3, [r7, #7]
 800b4a6:	2b23      	cmp	r3, #35	@ 0x23
 800b4a8:	d84a      	bhi.n	800b540 <CDC_Control_FS+0xac>
 800b4aa:	a201      	add	r2, pc, #4	@ (adr r2, 800b4b0 <CDC_Control_FS+0x1c>)
 800b4ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4b0:	0800b541 	.word	0x0800b541
 800b4b4:	0800b541 	.word	0x0800b541
 800b4b8:	0800b541 	.word	0x0800b541
 800b4bc:	0800b541 	.word	0x0800b541
 800b4c0:	0800b541 	.word	0x0800b541
 800b4c4:	0800b541 	.word	0x0800b541
 800b4c8:	0800b541 	.word	0x0800b541
 800b4cc:	0800b541 	.word	0x0800b541
 800b4d0:	0800b541 	.word	0x0800b541
 800b4d4:	0800b541 	.word	0x0800b541
 800b4d8:	0800b541 	.word	0x0800b541
 800b4dc:	0800b541 	.word	0x0800b541
 800b4e0:	0800b541 	.word	0x0800b541
 800b4e4:	0800b541 	.word	0x0800b541
 800b4e8:	0800b541 	.word	0x0800b541
 800b4ec:	0800b541 	.word	0x0800b541
 800b4f0:	0800b541 	.word	0x0800b541
 800b4f4:	0800b541 	.word	0x0800b541
 800b4f8:	0800b541 	.word	0x0800b541
 800b4fc:	0800b541 	.word	0x0800b541
 800b500:	0800b541 	.word	0x0800b541
 800b504:	0800b541 	.word	0x0800b541
 800b508:	0800b541 	.word	0x0800b541
 800b50c:	0800b541 	.word	0x0800b541
 800b510:	0800b541 	.word	0x0800b541
 800b514:	0800b541 	.word	0x0800b541
 800b518:	0800b541 	.word	0x0800b541
 800b51c:	0800b541 	.word	0x0800b541
 800b520:	0800b541 	.word	0x0800b541
 800b524:	0800b541 	.word	0x0800b541
 800b528:	0800b541 	.word	0x0800b541
 800b52c:	0800b541 	.word	0x0800b541
 800b530:	0800b541 	.word	0x0800b541
 800b534:	0800b541 	.word	0x0800b541
 800b538:	0800b541 	.word	0x0800b541
 800b53c:	0800b541 	.word	0x0800b541
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b540:	bf00      	nop
  }

  return (USBD_OK);
 800b542:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b544:	4618      	mov	r0, r3
 800b546:	370c      	adds	r7, #12
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr

0800b550 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
 800b558:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b55a:	6879      	ldr	r1, [r7, #4]
 800b55c:	4808      	ldr	r0, [pc, #32]	@ (800b580 <CDC_Receive_FS+0x30>)
 800b55e:	f7fe fb99 	bl	8009c94 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b562:	4807      	ldr	r0, [pc, #28]	@ (800b580 <CDC_Receive_FS+0x30>)
 800b564:	f7fe fbf4 	bl	8009d50 <USBD_CDC_ReceivePacket>

  //CDC_myReceive_FS(Buf, Len); // byvala funkce v main.c
  USB_My_Receive(Buf, *Len);
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	4619      	mov	r1, r3
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f7f5 fb64 	bl	8000c3c <USB_My_Receive>

  return (USBD_OK);
 800b574:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b576:	4618      	mov	r0, r3
 800b578:	3708      	adds	r7, #8
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	bf00      	nop
 800b580:	2000e978 	.word	0x2000e978

0800b584 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b084      	sub	sp, #16
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
 800b58c:	460b      	mov	r3, r1
 800b58e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b590:	2300      	movs	r3, #0
 800b592:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b594:	4b0d      	ldr	r3, [pc, #52]	@ (800b5cc <CDC_Transmit_FS+0x48>)
 800b596:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b59a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d001      	beq.n	800b5aa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e00b      	b.n	800b5c2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b5aa:	887b      	ldrh	r3, [r7, #2]
 800b5ac:	461a      	mov	r2, r3
 800b5ae:	6879      	ldr	r1, [r7, #4]
 800b5b0:	4806      	ldr	r0, [pc, #24]	@ (800b5cc <CDC_Transmit_FS+0x48>)
 800b5b2:	f7fe fb4d 	bl	8009c50 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b5b6:	4805      	ldr	r0, [pc, #20]	@ (800b5cc <CDC_Transmit_FS+0x48>)
 800b5b8:	f7fe fb8a 	bl	8009cd0 <USBD_CDC_TransmitPacket>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b5c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3710      	adds	r7, #16
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}
 800b5ca:	bf00      	nop
 800b5cc:	2000e978 	.word	0x2000e978

0800b5d0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b087      	sub	sp, #28
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	60f8      	str	r0, [r7, #12]
 800b5d8:	60b9      	str	r1, [r7, #8]
 800b5da:	4613      	mov	r3, r2
 800b5dc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b5e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	371c      	adds	r7, #28
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr
	...

0800b5f4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b083      	sub	sp, #12
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	6039      	str	r1, [r7, #0]
 800b5fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	2212      	movs	r2, #18
 800b604:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b606:	4b03      	ldr	r3, [pc, #12]	@ (800b614 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b608:	4618      	mov	r0, r3
 800b60a:	370c      	adds	r7, #12
 800b60c:	46bd      	mov	sp, r7
 800b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b612:	4770      	bx	lr
 800b614:	200000cc 	.word	0x200000cc

0800b618 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b618:	b480      	push	{r7}
 800b61a:	b083      	sub	sp, #12
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	4603      	mov	r3, r0
 800b620:	6039      	str	r1, [r7, #0]
 800b622:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	2204      	movs	r2, #4
 800b628:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b62a:	4b03      	ldr	r3, [pc, #12]	@ (800b638 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	370c      	adds	r7, #12
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr
 800b638:	200000ec 	.word	0x200000ec

0800b63c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b082      	sub	sp, #8
 800b640:	af00      	add	r7, sp, #0
 800b642:	4603      	mov	r3, r0
 800b644:	6039      	str	r1, [r7, #0]
 800b646:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b648:	79fb      	ldrb	r3, [r7, #7]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d105      	bne.n	800b65a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b64e:	683a      	ldr	r2, [r7, #0]
 800b650:	4907      	ldr	r1, [pc, #28]	@ (800b670 <USBD_FS_ProductStrDescriptor+0x34>)
 800b652:	4808      	ldr	r0, [pc, #32]	@ (800b674 <USBD_FS_ProductStrDescriptor+0x38>)
 800b654:	f7ff fdf2 	bl	800b23c <USBD_GetString>
 800b658:	e004      	b.n	800b664 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b65a:	683a      	ldr	r2, [r7, #0]
 800b65c:	4904      	ldr	r1, [pc, #16]	@ (800b670 <USBD_FS_ProductStrDescriptor+0x34>)
 800b65e:	4805      	ldr	r0, [pc, #20]	@ (800b674 <USBD_FS_ProductStrDescriptor+0x38>)
 800b660:	f7ff fdec 	bl	800b23c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b664:	4b02      	ldr	r3, [pc, #8]	@ (800b670 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b666:	4618      	mov	r0, r3
 800b668:	3708      	adds	r7, #8
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}
 800b66e:	bf00      	nop
 800b670:	2000fc54 	.word	0x2000fc54
 800b674:	0800c150 	.word	0x0800c150

0800b678 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	4603      	mov	r3, r0
 800b680:	6039      	str	r1, [r7, #0]
 800b682:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b684:	683a      	ldr	r2, [r7, #0]
 800b686:	4904      	ldr	r1, [pc, #16]	@ (800b698 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b688:	4804      	ldr	r0, [pc, #16]	@ (800b69c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b68a:	f7ff fdd7 	bl	800b23c <USBD_GetString>
  return USBD_StrDesc;
 800b68e:	4b02      	ldr	r3, [pc, #8]	@ (800b698 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b690:	4618      	mov	r0, r3
 800b692:	3708      	adds	r7, #8
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}
 800b698:	2000fc54 	.word	0x2000fc54
 800b69c:	0800c168 	.word	0x0800c168

0800b6a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	6039      	str	r1, [r7, #0]
 800b6aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	221a      	movs	r2, #26
 800b6b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b6b2:	f000 f855 	bl	800b760 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b6b6:	4b02      	ldr	r3, [pc, #8]	@ (800b6c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3708      	adds	r7, #8
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}
 800b6c0:	200000f0 	.word	0x200000f0

0800b6c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b082      	sub	sp, #8
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	6039      	str	r1, [r7, #0]
 800b6ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b6d0:	79fb      	ldrb	r3, [r7, #7]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d105      	bne.n	800b6e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b6d6:	683a      	ldr	r2, [r7, #0]
 800b6d8:	4907      	ldr	r1, [pc, #28]	@ (800b6f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b6da:	4808      	ldr	r0, [pc, #32]	@ (800b6fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b6dc:	f7ff fdae 	bl	800b23c <USBD_GetString>
 800b6e0:	e004      	b.n	800b6ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b6e2:	683a      	ldr	r2, [r7, #0]
 800b6e4:	4904      	ldr	r1, [pc, #16]	@ (800b6f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b6e6:	4805      	ldr	r0, [pc, #20]	@ (800b6fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b6e8:	f7ff fda8 	bl	800b23c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b6ec:	4b02      	ldr	r3, [pc, #8]	@ (800b6f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3708      	adds	r7, #8
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	2000fc54 	.word	0x2000fc54
 800b6fc:	0800c17c 	.word	0x0800c17c

0800b700 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	4603      	mov	r3, r0
 800b708:	6039      	str	r1, [r7, #0]
 800b70a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b70c:	79fb      	ldrb	r3, [r7, #7]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d105      	bne.n	800b71e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b712:	683a      	ldr	r2, [r7, #0]
 800b714:	4907      	ldr	r1, [pc, #28]	@ (800b734 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b716:	4808      	ldr	r0, [pc, #32]	@ (800b738 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b718:	f7ff fd90 	bl	800b23c <USBD_GetString>
 800b71c:	e004      	b.n	800b728 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b71e:	683a      	ldr	r2, [r7, #0]
 800b720:	4904      	ldr	r1, [pc, #16]	@ (800b734 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b722:	4805      	ldr	r0, [pc, #20]	@ (800b738 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b724:	f7ff fd8a 	bl	800b23c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b728:	4b02      	ldr	r3, [pc, #8]	@ (800b734 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	2000fc54 	.word	0x2000fc54
 800b738:	0800c188 	.word	0x0800c188

0800b73c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
 800b742:	4603      	mov	r3, r0
 800b744:	6039      	str	r1, [r7, #0]
 800b746:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	220c      	movs	r2, #12
 800b74c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800b74e:	4b03      	ldr	r3, [pc, #12]	@ (800b75c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800b750:	4618      	mov	r0, r3
 800b752:	370c      	adds	r7, #12
 800b754:	46bd      	mov	sp, r7
 800b756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75a:	4770      	bx	lr
 800b75c:	200000e0 	.word	0x200000e0

0800b760 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b084      	sub	sp, #16
 800b764:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b766:	4b0f      	ldr	r3, [pc, #60]	@ (800b7a4 <Get_SerialNum+0x44>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b76c:	4b0e      	ldr	r3, [pc, #56]	@ (800b7a8 <Get_SerialNum+0x48>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b772:	4b0e      	ldr	r3, [pc, #56]	@ (800b7ac <Get_SerialNum+0x4c>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b778:	68fa      	ldr	r2, [r7, #12]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	4413      	add	r3, r2
 800b77e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d009      	beq.n	800b79a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b786:	2208      	movs	r2, #8
 800b788:	4909      	ldr	r1, [pc, #36]	@ (800b7b0 <Get_SerialNum+0x50>)
 800b78a:	68f8      	ldr	r0, [r7, #12]
 800b78c:	f000 f814 	bl	800b7b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b790:	2204      	movs	r2, #4
 800b792:	4908      	ldr	r1, [pc, #32]	@ (800b7b4 <Get_SerialNum+0x54>)
 800b794:	68b8      	ldr	r0, [r7, #8]
 800b796:	f000 f80f 	bl	800b7b8 <IntToUnicode>
  }
}
 800b79a:	bf00      	nop
 800b79c:	3710      	adds	r7, #16
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}
 800b7a2:	bf00      	nop
 800b7a4:	1fff7590 	.word	0x1fff7590
 800b7a8:	1fff7594 	.word	0x1fff7594
 800b7ac:	1fff7598 	.word	0x1fff7598
 800b7b0:	200000f2 	.word	0x200000f2
 800b7b4:	20000102 	.word	0x20000102

0800b7b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b087      	sub	sp, #28
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	60f8      	str	r0, [r7, #12]
 800b7c0:	60b9      	str	r1, [r7, #8]
 800b7c2:	4613      	mov	r3, r2
 800b7c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	75fb      	strb	r3, [r7, #23]
 800b7ce:	e027      	b.n	800b820 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	0f1b      	lsrs	r3, r3, #28
 800b7d4:	2b09      	cmp	r3, #9
 800b7d6:	d80b      	bhi.n	800b7f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	0f1b      	lsrs	r3, r3, #28
 800b7dc:	b2da      	uxtb	r2, r3
 800b7de:	7dfb      	ldrb	r3, [r7, #23]
 800b7e0:	005b      	lsls	r3, r3, #1
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	440b      	add	r3, r1
 800b7e8:	3230      	adds	r2, #48	@ 0x30
 800b7ea:	b2d2      	uxtb	r2, r2
 800b7ec:	701a      	strb	r2, [r3, #0]
 800b7ee:	e00a      	b.n	800b806 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	0f1b      	lsrs	r3, r3, #28
 800b7f4:	b2da      	uxtb	r2, r3
 800b7f6:	7dfb      	ldrb	r3, [r7, #23]
 800b7f8:	005b      	lsls	r3, r3, #1
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	440b      	add	r3, r1
 800b800:	3237      	adds	r2, #55	@ 0x37
 800b802:	b2d2      	uxtb	r2, r2
 800b804:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	011b      	lsls	r3, r3, #4
 800b80a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b80c:	7dfb      	ldrb	r3, [r7, #23]
 800b80e:	005b      	lsls	r3, r3, #1
 800b810:	3301      	adds	r3, #1
 800b812:	68ba      	ldr	r2, [r7, #8]
 800b814:	4413      	add	r3, r2
 800b816:	2200      	movs	r2, #0
 800b818:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b81a:	7dfb      	ldrb	r3, [r7, #23]
 800b81c:	3301      	adds	r3, #1
 800b81e:	75fb      	strb	r3, [r7, #23]
 800b820:	7dfa      	ldrb	r2, [r7, #23]
 800b822:	79fb      	ldrb	r3, [r7, #7]
 800b824:	429a      	cmp	r2, r3
 800b826:	d3d3      	bcc.n	800b7d0 <IntToUnicode+0x18>
  }
}
 800b828:	bf00      	nop
 800b82a:	bf00      	nop
 800b82c:	371c      	adds	r7, #28
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr
	...

0800b838 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b0b0      	sub	sp, #192	@ 0xc0
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b840:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800b844:	2200      	movs	r2, #0
 800b846:	601a      	str	r2, [r3, #0]
 800b848:	605a      	str	r2, [r3, #4]
 800b84a:	609a      	str	r2, [r3, #8]
 800b84c:	60da      	str	r2, [r3, #12]
 800b84e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b850:	f107 0318 	add.w	r3, r7, #24
 800b854:	2294      	movs	r2, #148	@ 0x94
 800b856:	2100      	movs	r1, #0
 800b858:	4618      	mov	r0, r3
 800b85a:	f000 fc33 	bl	800c0c4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b866:	d174      	bne.n	800b952 <HAL_PCD_MspInit+0x11a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b868:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b86c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800b86e:	2300      	movs	r3, #0
 800b870:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b874:	f107 0318 	add.w	r3, r7, #24
 800b878:	4618      	mov	r0, r3
 800b87a:	f7fa faef 	bl	8005e5c <HAL_RCCEx_PeriphCLKConfig>
 800b87e:	4603      	mov	r3, r0
 800b880:	2b00      	cmp	r3, #0
 800b882:	d001      	beq.n	800b888 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800b884:	f7f5 fc27 	bl	80010d6 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b888:	4b34      	ldr	r3, [pc, #208]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b88a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b88c:	4a33      	ldr	r2, [pc, #204]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b88e:	f043 0301 	orr.w	r3, r3, #1
 800b892:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b894:	4b31      	ldr	r3, [pc, #196]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b898:	f003 0301 	and.w	r3, r3, #1
 800b89c:	617b      	str	r3, [r7, #20]
 800b89e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800b8a0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800b8a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b8a8:	2302      	movs	r3, #2
 800b8aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b8b4:	2303      	movs	r3, #3
 800b8b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b8ba:	230a      	movs	r3, #10
 800b8bc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b8c0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800b8c4:	4619      	mov	r1, r3
 800b8c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b8ca:	f7f7 ff87 	bl	80037dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800b8ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b8d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800b8e2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800b8e6:	4619      	mov	r1, r3
 800b8e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b8ec:	f7f7 ff76 	bl	80037dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b8f0:	4b1a      	ldr	r3, [pc, #104]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b8f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b8f4:	4a19      	ldr	r2, [pc, #100]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b8f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b8fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b8fc:	4b17      	ldr	r3, [pc, #92]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b8fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b900:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b904:	613b      	str	r3, [r7, #16]
 800b906:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b908:	4b14      	ldr	r3, [pc, #80]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b90a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b90c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b910:	2b00      	cmp	r3, #0
 800b912:	d114      	bne.n	800b93e <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b914:	4b11      	ldr	r3, [pc, #68]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b918:	4a10      	ldr	r2, [pc, #64]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b91a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b91e:	6593      	str	r3, [r2, #88]	@ 0x58
 800b920:	4b0e      	ldr	r3, [pc, #56]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b928:	60fb      	str	r3, [r7, #12]
 800b92a:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800b92c:	f7f9 fb9e 	bl	800506c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800b930:	4b0a      	ldr	r3, [pc, #40]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b934:	4a09      	ldr	r2, [pc, #36]	@ (800b95c <HAL_PCD_MspInit+0x124>)
 800b936:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b93a:	6593      	str	r3, [r2, #88]	@ 0x58
 800b93c:	e001      	b.n	800b942 <HAL_PCD_MspInit+0x10a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800b93e:	f7f9 fb95 	bl	800506c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b942:	2200      	movs	r2, #0
 800b944:	2100      	movs	r1, #0
 800b946:	2043      	movs	r0, #67	@ 0x43
 800b948:	f7f7 fc57 	bl	80031fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b94c:	2043      	movs	r0, #67	@ 0x43
 800b94e:	f7f7 fc70 	bl	8003232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b952:	bf00      	nop
 800b954:	37c0      	adds	r7, #192	@ 0xc0
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}
 800b95a:	bf00      	nop
 800b95c:	40021000 	.word	0x40021000

0800b960 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b082      	sub	sp, #8
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800b974:	4619      	mov	r1, r3
 800b976:	4610      	mov	r0, r2
 800b978:	f7fe fad3 	bl	8009f22 <USBD_LL_SetupStage>
}
 800b97c:	bf00      	nop
 800b97e:	3708      	adds	r7, #8
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}

0800b984 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b082      	sub	sp, #8
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	460b      	mov	r3, r1
 800b98e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800b996:	78fa      	ldrb	r2, [r7, #3]
 800b998:	6879      	ldr	r1, [r7, #4]
 800b99a:	4613      	mov	r3, r2
 800b99c:	00db      	lsls	r3, r3, #3
 800b99e:	4413      	add	r3, r2
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	440b      	add	r3, r1
 800b9a4:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800b9a8:	681a      	ldr	r2, [r3, #0]
 800b9aa:	78fb      	ldrb	r3, [r7, #3]
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	f7fe fb0d 	bl	8009fcc <USBD_LL_DataOutStage>
}
 800b9b2:	bf00      	nop
 800b9b4:	3708      	adds	r7, #8
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}

0800b9ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9ba:	b580      	push	{r7, lr}
 800b9bc:	b082      	sub	sp, #8
 800b9be:	af00      	add	r7, sp, #0
 800b9c0:	6078      	str	r0, [r7, #4]
 800b9c2:	460b      	mov	r3, r1
 800b9c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800b9cc:	78fa      	ldrb	r2, [r7, #3]
 800b9ce:	6879      	ldr	r1, [r7, #4]
 800b9d0:	4613      	mov	r3, r2
 800b9d2:	00db      	lsls	r3, r3, #3
 800b9d4:	4413      	add	r3, r2
 800b9d6:	009b      	lsls	r3, r3, #2
 800b9d8:	440b      	add	r3, r1
 800b9da:	3348      	adds	r3, #72	@ 0x48
 800b9dc:	681a      	ldr	r2, [r3, #0]
 800b9de:	78fb      	ldrb	r3, [r7, #3]
 800b9e0:	4619      	mov	r1, r3
 800b9e2:	f7fe fba6 	bl	800a132 <USBD_LL_DataInStage>
}
 800b9e6:	bf00      	nop
 800b9e8:	3708      	adds	r7, #8
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}

0800b9ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9ee:	b580      	push	{r7, lr}
 800b9f0:	b082      	sub	sp, #8
 800b9f2:	af00      	add	r7, sp, #0
 800b9f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	f7fe fce0 	bl	800a3c2 <USBD_LL_SOF>
}
 800ba02:	bf00      	nop
 800ba04:	3708      	adds	r7, #8
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}

0800ba0a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba0a:	b580      	push	{r7, lr}
 800ba0c:	b084      	sub	sp, #16
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ba12:	2301      	movs	r3, #1
 800ba14:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	691b      	ldr	r3, [r3, #16]
 800ba1a:	2b02      	cmp	r3, #2
 800ba1c:	d001      	beq.n	800ba22 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ba1e:	f7f5 fb5a 	bl	80010d6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800ba28:	7bfa      	ldrb	r2, [r7, #15]
 800ba2a:	4611      	mov	r1, r2
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f7fe fc84 	bl	800a33a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f7fe fc2c 	bl	800a296 <USBD_LL_Reset>
}
 800ba3e:	bf00      	nop
 800ba40:	3710      	adds	r7, #16
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}
	...

0800ba48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	687a      	ldr	r2, [r7, #4]
 800ba5c:	6812      	ldr	r2, [r2, #0]
 800ba5e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ba62:	f043 0301 	orr.w	r3, r3, #1
 800ba66:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800ba6e:	4618      	mov	r0, r3
 800ba70:	f7fe fc73 	bl	800a35a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6a1b      	ldr	r3, [r3, #32]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d005      	beq.n	800ba88 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ba7c:	4b04      	ldr	r3, [pc, #16]	@ (800ba90 <HAL_PCD_SuspendCallback+0x48>)
 800ba7e:	691b      	ldr	r3, [r3, #16]
 800ba80:	4a03      	ldr	r2, [pc, #12]	@ (800ba90 <HAL_PCD_SuspendCallback+0x48>)
 800ba82:	f043 0306 	orr.w	r3, r3, #6
 800ba86:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ba88:	bf00      	nop
 800ba8a:	3708      	adds	r7, #8
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}
 800ba90:	e000ed00 	.word	0xe000ed00

0800ba94 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b082      	sub	sp, #8
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	687a      	ldr	r2, [r7, #4]
 800baa8:	6812      	ldr	r2, [r2, #0]
 800baaa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800baae:	f023 0301 	bic.w	r3, r3, #1
 800bab2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	6a1b      	ldr	r3, [r3, #32]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d007      	beq.n	800bacc <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800babc:	4b08      	ldr	r3, [pc, #32]	@ (800bae0 <HAL_PCD_ResumeCallback+0x4c>)
 800babe:	691b      	ldr	r3, [r3, #16]
 800bac0:	4a07      	ldr	r2, [pc, #28]	@ (800bae0 <HAL_PCD_ResumeCallback+0x4c>)
 800bac2:	f023 0306 	bic.w	r3, r3, #6
 800bac6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800bac8:	f000 faf6 	bl	800c0b8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bad2:	4618      	mov	r0, r3
 800bad4:	f7fe fc5d 	bl	800a392 <USBD_LL_Resume>
}
 800bad8:	bf00      	nop
 800bada:	3708      	adds	r7, #8
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}
 800bae0:	e000ed00 	.word	0xe000ed00

0800bae4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b082      	sub	sp, #8
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
 800baec:	460b      	mov	r3, r1
 800baee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800baf6:	78fa      	ldrb	r2, [r7, #3]
 800baf8:	4611      	mov	r1, r2
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7fe fcb3 	bl	800a466 <USBD_LL_IsoOUTIncomplete>
}
 800bb00:	bf00      	nop
 800bb02:	3708      	adds	r7, #8
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b082      	sub	sp, #8
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	460b      	mov	r3, r1
 800bb12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bb1a:	78fa      	ldrb	r2, [r7, #3]
 800bb1c:	4611      	mov	r1, r2
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7fe fc6f 	bl	800a402 <USBD_LL_IsoINIncomplete>
}
 800bb24:	bf00      	nop
 800bb26:	3708      	adds	r7, #8
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}

0800bb2c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b082      	sub	sp, #8
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f7fe fcc5 	bl	800a4ca <USBD_LL_DevConnected>
}
 800bb40:	bf00      	nop
 800bb42:	3708      	adds	r7, #8
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b082      	sub	sp, #8
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7fe fcc2 	bl	800a4e0 <USBD_LL_DevDisconnected>
}
 800bb5c:	bf00      	nop
 800bb5e:	3708      	adds	r7, #8
 800bb60:	46bd      	mov	sp, r7
 800bb62:	bd80      	pop	{r7, pc}

0800bb64 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b082      	sub	sp, #8
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	781b      	ldrb	r3, [r3, #0]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d13c      	bne.n	800bbee <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bb74:	4a20      	ldr	r2, [pc, #128]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	4a1e      	ldr	r2, [pc, #120]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bb80:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bb84:	4b1c      	ldr	r3, [pc, #112]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bb86:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bb8a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800bb8c:	4b1a      	ldr	r3, [pc, #104]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bb8e:	2206      	movs	r2, #6
 800bb90:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bb92:	4b19      	ldr	r3, [pc, #100]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bb94:	2202      	movs	r2, #2
 800bb96:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bb98:	4b17      	ldr	r3, [pc, #92]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bb9a:	2202      	movs	r2, #2
 800bb9c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bb9e:	4b16      	ldr	r3, [pc, #88]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bba0:	2200      	movs	r2, #0
 800bba2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bba4:	4b14      	ldr	r3, [pc, #80]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bba6:	2200      	movs	r2, #0
 800bba8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bbaa:	4b13      	ldr	r3, [pc, #76]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bbac:	2200      	movs	r2, #0
 800bbae:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800bbb0:	4b11      	ldr	r3, [pc, #68]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bbb6:	4b10      	ldr	r3, [pc, #64]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bbb8:	2200      	movs	r2, #0
 800bbba:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bbbc:	4b0e      	ldr	r3, [pc, #56]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bbc2:	480d      	ldr	r0, [pc, #52]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bbc4:	f7f7 ffe6 	bl	8003b94 <HAL_PCD_Init>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d001      	beq.n	800bbd2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bbce:	f7f5 fa82 	bl	80010d6 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bbd2:	2180      	movs	r1, #128	@ 0x80
 800bbd4:	4808      	ldr	r0, [pc, #32]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bbd6:	f7f9 f950 	bl	8004e7a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bbda:	2240      	movs	r2, #64	@ 0x40
 800bbdc:	2100      	movs	r1, #0
 800bbde:	4806      	ldr	r0, [pc, #24]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bbe0:	f7f9 f904 	bl	8004dec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bbe4:	2280      	movs	r2, #128	@ 0x80
 800bbe6:	2101      	movs	r1, #1
 800bbe8:	4803      	ldr	r0, [pc, #12]	@ (800bbf8 <USBD_LL_Init+0x94>)
 800bbea:	f7f9 f8ff 	bl	8004dec <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bbee:	2300      	movs	r3, #0
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3708      	adds	r7, #8
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	2000fe54 	.word	0x2000fe54

0800bbfc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b084      	sub	sp, #16
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc04:	2300      	movs	r3, #0
 800bc06:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc08:	2300      	movs	r3, #0
 800bc0a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc12:	4618      	mov	r0, r3
 800bc14:	f7f8 f8e2 	bl	8003ddc <HAL_PCD_Start>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bc1c:	7bbb      	ldrb	r3, [r7, #14]
 800bc1e:	2b03      	cmp	r3, #3
 800bc20:	d816      	bhi.n	800bc50 <USBD_LL_Start+0x54>
 800bc22:	a201      	add	r2, pc, #4	@ (adr r2, 800bc28 <USBD_LL_Start+0x2c>)
 800bc24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc28:	0800bc39 	.word	0x0800bc39
 800bc2c:	0800bc3f 	.word	0x0800bc3f
 800bc30:	0800bc45 	.word	0x0800bc45
 800bc34:	0800bc4b 	.word	0x0800bc4b
    case HAL_OK :
      usb_status = USBD_OK;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	73fb      	strb	r3, [r7, #15]
    break;
 800bc3c:	e00b      	b.n	800bc56 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bc3e:	2303      	movs	r3, #3
 800bc40:	73fb      	strb	r3, [r7, #15]
    break;
 800bc42:	e008      	b.n	800bc56 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bc44:	2301      	movs	r3, #1
 800bc46:	73fb      	strb	r3, [r7, #15]
    break;
 800bc48:	e005      	b.n	800bc56 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bc4a:	2303      	movs	r3, #3
 800bc4c:	73fb      	strb	r3, [r7, #15]
    break;
 800bc4e:	e002      	b.n	800bc56 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800bc50:	2303      	movs	r3, #3
 800bc52:	73fb      	strb	r3, [r7, #15]
    break;
 800bc54:	bf00      	nop
  }
  return usb_status;
 800bc56:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3710      	adds	r7, #16
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}

0800bc60 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b084      	sub	sp, #16
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
 800bc68:	4608      	mov	r0, r1
 800bc6a:	4611      	mov	r1, r2
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	4603      	mov	r3, r0
 800bc70:	70fb      	strb	r3, [r7, #3]
 800bc72:	460b      	mov	r3, r1
 800bc74:	70bb      	strb	r3, [r7, #2]
 800bc76:	4613      	mov	r3, r2
 800bc78:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bc88:	78bb      	ldrb	r3, [r7, #2]
 800bc8a:	883a      	ldrh	r2, [r7, #0]
 800bc8c:	78f9      	ldrb	r1, [r7, #3]
 800bc8e:	f7f8 fd8c 	bl	80047aa <HAL_PCD_EP_Open>
 800bc92:	4603      	mov	r3, r0
 800bc94:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bc96:	7bbb      	ldrb	r3, [r7, #14]
 800bc98:	2b03      	cmp	r3, #3
 800bc9a:	d817      	bhi.n	800bccc <USBD_LL_OpenEP+0x6c>
 800bc9c:	a201      	add	r2, pc, #4	@ (adr r2, 800bca4 <USBD_LL_OpenEP+0x44>)
 800bc9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bca2:	bf00      	nop
 800bca4:	0800bcb5 	.word	0x0800bcb5
 800bca8:	0800bcbb 	.word	0x0800bcbb
 800bcac:	0800bcc1 	.word	0x0800bcc1
 800bcb0:	0800bcc7 	.word	0x0800bcc7
    case HAL_OK :
      usb_status = USBD_OK;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	73fb      	strb	r3, [r7, #15]
    break;
 800bcb8:	e00b      	b.n	800bcd2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bcba:	2303      	movs	r3, #3
 800bcbc:	73fb      	strb	r3, [r7, #15]
    break;
 800bcbe:	e008      	b.n	800bcd2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bcc0:	2301      	movs	r3, #1
 800bcc2:	73fb      	strb	r3, [r7, #15]
    break;
 800bcc4:	e005      	b.n	800bcd2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bcc6:	2303      	movs	r3, #3
 800bcc8:	73fb      	strb	r3, [r7, #15]
    break;
 800bcca:	e002      	b.n	800bcd2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800bccc:	2303      	movs	r3, #3
 800bcce:	73fb      	strb	r3, [r7, #15]
    break;
 800bcd0:	bf00      	nop
  }
  return usb_status;
 800bcd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	3710      	adds	r7, #16
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}

0800bcdc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b084      	sub	sp, #16
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	460b      	mov	r3, r1
 800bce6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bce8:	2300      	movs	r3, #0
 800bcea:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcec:	2300      	movs	r3, #0
 800bcee:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bcf6:	78fa      	ldrb	r2, [r7, #3]
 800bcf8:	4611      	mov	r1, r2
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7f8 fdbd 	bl	800487a <HAL_PCD_EP_Close>
 800bd00:	4603      	mov	r3, r0
 800bd02:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bd04:	7bbb      	ldrb	r3, [r7, #14]
 800bd06:	2b03      	cmp	r3, #3
 800bd08:	d816      	bhi.n	800bd38 <USBD_LL_CloseEP+0x5c>
 800bd0a:	a201      	add	r2, pc, #4	@ (adr r2, 800bd10 <USBD_LL_CloseEP+0x34>)
 800bd0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd10:	0800bd21 	.word	0x0800bd21
 800bd14:	0800bd27 	.word	0x0800bd27
 800bd18:	0800bd2d 	.word	0x0800bd2d
 800bd1c:	0800bd33 	.word	0x0800bd33
    case HAL_OK :
      usb_status = USBD_OK;
 800bd20:	2300      	movs	r3, #0
 800bd22:	73fb      	strb	r3, [r7, #15]
    break;
 800bd24:	e00b      	b.n	800bd3e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bd26:	2303      	movs	r3, #3
 800bd28:	73fb      	strb	r3, [r7, #15]
    break;
 800bd2a:	e008      	b.n	800bd3e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	73fb      	strb	r3, [r7, #15]
    break;
 800bd30:	e005      	b.n	800bd3e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bd32:	2303      	movs	r3, #3
 800bd34:	73fb      	strb	r3, [r7, #15]
    break;
 800bd36:	e002      	b.n	800bd3e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800bd38:	2303      	movs	r3, #3
 800bd3a:	73fb      	strb	r3, [r7, #15]
    break;
 800bd3c:	bf00      	nop
  }
  return usb_status;
 800bd3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd40:	4618      	mov	r0, r3
 800bd42:	3710      	adds	r7, #16
 800bd44:	46bd      	mov	sp, r7
 800bd46:	bd80      	pop	{r7, pc}

0800bd48 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b084      	sub	sp, #16
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
 800bd50:	460b      	mov	r3, r1
 800bd52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd54:	2300      	movs	r3, #0
 800bd56:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd62:	78fa      	ldrb	r2, [r7, #3]
 800bd64:	4611      	mov	r1, r2
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7f8 fe4c 	bl	8004a04 <HAL_PCD_EP_SetStall>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bd70:	7bbb      	ldrb	r3, [r7, #14]
 800bd72:	2b03      	cmp	r3, #3
 800bd74:	d816      	bhi.n	800bda4 <USBD_LL_StallEP+0x5c>
 800bd76:	a201      	add	r2, pc, #4	@ (adr r2, 800bd7c <USBD_LL_StallEP+0x34>)
 800bd78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd7c:	0800bd8d 	.word	0x0800bd8d
 800bd80:	0800bd93 	.word	0x0800bd93
 800bd84:	0800bd99 	.word	0x0800bd99
 800bd88:	0800bd9f 	.word	0x0800bd9f
    case HAL_OK :
      usb_status = USBD_OK;
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	73fb      	strb	r3, [r7, #15]
    break;
 800bd90:	e00b      	b.n	800bdaa <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bd92:	2303      	movs	r3, #3
 800bd94:	73fb      	strb	r3, [r7, #15]
    break;
 800bd96:	e008      	b.n	800bdaa <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bd98:	2301      	movs	r3, #1
 800bd9a:	73fb      	strb	r3, [r7, #15]
    break;
 800bd9c:	e005      	b.n	800bdaa <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bd9e:	2303      	movs	r3, #3
 800bda0:	73fb      	strb	r3, [r7, #15]
    break;
 800bda2:	e002      	b.n	800bdaa <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800bda4:	2303      	movs	r3, #3
 800bda6:	73fb      	strb	r3, [r7, #15]
    break;
 800bda8:	bf00      	nop
  }
  return usb_status;
 800bdaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	3710      	adds	r7, #16
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}

0800bdb4 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b084      	sub	sp, #16
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bdce:	78fa      	ldrb	r2, [r7, #3]
 800bdd0:	4611      	mov	r1, r2
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	f7f8 fe78 	bl	8004ac8 <HAL_PCD_EP_ClrStall>
 800bdd8:	4603      	mov	r3, r0
 800bdda:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bddc:	7bbb      	ldrb	r3, [r7, #14]
 800bdde:	2b03      	cmp	r3, #3
 800bde0:	d816      	bhi.n	800be10 <USBD_LL_ClearStallEP+0x5c>
 800bde2:	a201      	add	r2, pc, #4	@ (adr r2, 800bde8 <USBD_LL_ClearStallEP+0x34>)
 800bde4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bde8:	0800bdf9 	.word	0x0800bdf9
 800bdec:	0800bdff 	.word	0x0800bdff
 800bdf0:	0800be05 	.word	0x0800be05
 800bdf4:	0800be0b 	.word	0x0800be0b
    case HAL_OK :
      usb_status = USBD_OK;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	73fb      	strb	r3, [r7, #15]
    break;
 800bdfc:	e00b      	b.n	800be16 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bdfe:	2303      	movs	r3, #3
 800be00:	73fb      	strb	r3, [r7, #15]
    break;
 800be02:	e008      	b.n	800be16 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800be04:	2301      	movs	r3, #1
 800be06:	73fb      	strb	r3, [r7, #15]
    break;
 800be08:	e005      	b.n	800be16 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800be0a:	2303      	movs	r3, #3
 800be0c:	73fb      	strb	r3, [r7, #15]
    break;
 800be0e:	e002      	b.n	800be16 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800be10:	2303      	movs	r3, #3
 800be12:	73fb      	strb	r3, [r7, #15]
    break;
 800be14:	bf00      	nop
  }
  return usb_status;
 800be16:	7bfb      	ldrb	r3, [r7, #15]
}
 800be18:	4618      	mov	r0, r3
 800be1a:	3710      	adds	r7, #16
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}

0800be20 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be20:	b480      	push	{r7}
 800be22:	b085      	sub	sp, #20
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
 800be28:	460b      	mov	r3, r1
 800be2a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be32:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800be34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	da0b      	bge.n	800be54 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800be3c:	78fb      	ldrb	r3, [r7, #3]
 800be3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800be42:	68f9      	ldr	r1, [r7, #12]
 800be44:	4613      	mov	r3, r2
 800be46:	00db      	lsls	r3, r3, #3
 800be48:	4413      	add	r3, r2
 800be4a:	009b      	lsls	r3, r3, #2
 800be4c:	440b      	add	r3, r1
 800be4e:	333e      	adds	r3, #62	@ 0x3e
 800be50:	781b      	ldrb	r3, [r3, #0]
 800be52:	e00b      	b.n	800be6c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800be54:	78fb      	ldrb	r3, [r7, #3]
 800be56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800be5a:	68f9      	ldr	r1, [r7, #12]
 800be5c:	4613      	mov	r3, r2
 800be5e:	00db      	lsls	r3, r3, #3
 800be60:	4413      	add	r3, r2
 800be62:	009b      	lsls	r3, r3, #2
 800be64:	440b      	add	r3, r1
 800be66:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800be6a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	3714      	adds	r7, #20
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr

0800be78 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	460b      	mov	r3, r1
 800be82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be84:	2300      	movs	r3, #0
 800be86:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be88:	2300      	movs	r3, #0
 800be8a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be92:	78fa      	ldrb	r2, [r7, #3]
 800be94:	4611      	mov	r1, r2
 800be96:	4618      	mov	r0, r3
 800be98:	f7f8 fc62 	bl	8004760 <HAL_PCD_SetAddress>
 800be9c:	4603      	mov	r3, r0
 800be9e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bea0:	7bbb      	ldrb	r3, [r7, #14]
 800bea2:	2b03      	cmp	r3, #3
 800bea4:	d816      	bhi.n	800bed4 <USBD_LL_SetUSBAddress+0x5c>
 800bea6:	a201      	add	r2, pc, #4	@ (adr r2, 800beac <USBD_LL_SetUSBAddress+0x34>)
 800bea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beac:	0800bebd 	.word	0x0800bebd
 800beb0:	0800bec3 	.word	0x0800bec3
 800beb4:	0800bec9 	.word	0x0800bec9
 800beb8:	0800becf 	.word	0x0800becf
    case HAL_OK :
      usb_status = USBD_OK;
 800bebc:	2300      	movs	r3, #0
 800bebe:	73fb      	strb	r3, [r7, #15]
    break;
 800bec0:	e00b      	b.n	800beda <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bec2:	2303      	movs	r3, #3
 800bec4:	73fb      	strb	r3, [r7, #15]
    break;
 800bec6:	e008      	b.n	800beda <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bec8:	2301      	movs	r3, #1
 800beca:	73fb      	strb	r3, [r7, #15]
    break;
 800becc:	e005      	b.n	800beda <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bece:	2303      	movs	r3, #3
 800bed0:	73fb      	strb	r3, [r7, #15]
    break;
 800bed2:	e002      	b.n	800beda <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800bed4:	2303      	movs	r3, #3
 800bed6:	73fb      	strb	r3, [r7, #15]
    break;
 800bed8:	bf00      	nop
  }
  return usb_status;
 800beda:	7bfb      	ldrb	r3, [r7, #15]
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3710      	adds	r7, #16
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}

0800bee4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b086      	sub	sp, #24
 800bee8:	af00      	add	r7, sp, #0
 800beea:	60f8      	str	r0, [r7, #12]
 800beec:	607a      	str	r2, [r7, #4]
 800beee:	603b      	str	r3, [r7, #0]
 800bef0:	460b      	mov	r3, r1
 800bef2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bef4:	2300      	movs	r3, #0
 800bef6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bef8:	2300      	movs	r3, #0
 800befa:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bf02:	7af9      	ldrb	r1, [r7, #11]
 800bf04:	683b      	ldr	r3, [r7, #0]
 800bf06:	687a      	ldr	r2, [r7, #4]
 800bf08:	f7f8 fd4b 	bl	80049a2 <HAL_PCD_EP_Transmit>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800bf10:	7dbb      	ldrb	r3, [r7, #22]
 800bf12:	2b03      	cmp	r3, #3
 800bf14:	d816      	bhi.n	800bf44 <USBD_LL_Transmit+0x60>
 800bf16:	a201      	add	r2, pc, #4	@ (adr r2, 800bf1c <USBD_LL_Transmit+0x38>)
 800bf18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf1c:	0800bf2d 	.word	0x0800bf2d
 800bf20:	0800bf33 	.word	0x0800bf33
 800bf24:	0800bf39 	.word	0x0800bf39
 800bf28:	0800bf3f 	.word	0x0800bf3f
    case HAL_OK :
      usb_status = USBD_OK;
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	75fb      	strb	r3, [r7, #23]
    break;
 800bf30:	e00b      	b.n	800bf4a <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bf32:	2303      	movs	r3, #3
 800bf34:	75fb      	strb	r3, [r7, #23]
    break;
 800bf36:	e008      	b.n	800bf4a <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bf38:	2301      	movs	r3, #1
 800bf3a:	75fb      	strb	r3, [r7, #23]
    break;
 800bf3c:	e005      	b.n	800bf4a <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bf3e:	2303      	movs	r3, #3
 800bf40:	75fb      	strb	r3, [r7, #23]
    break;
 800bf42:	e002      	b.n	800bf4a <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800bf44:	2303      	movs	r3, #3
 800bf46:	75fb      	strb	r3, [r7, #23]
    break;
 800bf48:	bf00      	nop
  }
  return usb_status;
 800bf4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3718      	adds	r7, #24
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b086      	sub	sp, #24
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	60f8      	str	r0, [r7, #12]
 800bf5c:	607a      	str	r2, [r7, #4]
 800bf5e:	603b      	str	r3, [r7, #0]
 800bf60:	460b      	mov	r3, r1
 800bf62:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf64:	2300      	movs	r3, #0
 800bf66:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bf72:	7af9      	ldrb	r1, [r7, #11]
 800bf74:	683b      	ldr	r3, [r7, #0]
 800bf76:	687a      	ldr	r2, [r7, #4]
 800bf78:	f7f8 fcc9 	bl	800490e <HAL_PCD_EP_Receive>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800bf80:	7dbb      	ldrb	r3, [r7, #22]
 800bf82:	2b03      	cmp	r3, #3
 800bf84:	d816      	bhi.n	800bfb4 <USBD_LL_PrepareReceive+0x60>
 800bf86:	a201      	add	r2, pc, #4	@ (adr r2, 800bf8c <USBD_LL_PrepareReceive+0x38>)
 800bf88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf8c:	0800bf9d 	.word	0x0800bf9d
 800bf90:	0800bfa3 	.word	0x0800bfa3
 800bf94:	0800bfa9 	.word	0x0800bfa9
 800bf98:	0800bfaf 	.word	0x0800bfaf
    case HAL_OK :
      usb_status = USBD_OK;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	75fb      	strb	r3, [r7, #23]
    break;
 800bfa0:	e00b      	b.n	800bfba <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bfa2:	2303      	movs	r3, #3
 800bfa4:	75fb      	strb	r3, [r7, #23]
    break;
 800bfa6:	e008      	b.n	800bfba <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	75fb      	strb	r3, [r7, #23]
    break;
 800bfac:	e005      	b.n	800bfba <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bfae:	2303      	movs	r3, #3
 800bfb0:	75fb      	strb	r3, [r7, #23]
    break;
 800bfb2:	e002      	b.n	800bfba <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800bfb4:	2303      	movs	r3, #3
 800bfb6:	75fb      	strb	r3, [r7, #23]
    break;
 800bfb8:	bf00      	nop
  }
  return usb_status;
 800bfba:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	3718      	adds	r7, #24
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}

0800bfc4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b082      	sub	sp, #8
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	460b      	mov	r3, r1
 800bfce:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfd6:	78fa      	ldrb	r2, [r7, #3]
 800bfd8:	4611      	mov	r1, r2
 800bfda:	4618      	mov	r0, r3
 800bfdc:	f7f8 fcc9 	bl	8004972 <HAL_PCD_EP_GetRxCount>
 800bfe0:	4603      	mov	r3, r0
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3708      	adds	r7, #8
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}
	...

0800bfec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b082      	sub	sp, #8
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	460b      	mov	r3, r1
 800bff6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800bff8:	78fb      	ldrb	r3, [r7, #3]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d002      	beq.n	800c004 <HAL_PCDEx_LPM_Callback+0x18>
 800bffe:	2b01      	cmp	r3, #1
 800c000:	d01f      	beq.n	800c042 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800c002:	e03b      	b.n	800c07c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6a1b      	ldr	r3, [r3, #32]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d007      	beq.n	800c01c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800c00c:	f000 f854 	bl	800c0b8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c010:	4b1c      	ldr	r3, [pc, #112]	@ (800c084 <HAL_PCDEx_LPM_Callback+0x98>)
 800c012:	691b      	ldr	r3, [r3, #16]
 800c014:	4a1b      	ldr	r2, [pc, #108]	@ (800c084 <HAL_PCDEx_LPM_Callback+0x98>)
 800c016:	f023 0306 	bic.w	r3, r3, #6
 800c01a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	687a      	ldr	r2, [r7, #4]
 800c028:	6812      	ldr	r2, [r2, #0]
 800c02a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c02e:	f023 0301 	bic.w	r3, r3, #1
 800c032:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fe f9a9 	bl	800a392 <USBD_LL_Resume>
    break;
 800c040:	e01c      	b.n	800c07c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	687a      	ldr	r2, [r7, #4]
 800c04e:	6812      	ldr	r2, [r2, #0]
 800c050:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c054:	f043 0301 	orr.w	r3, r3, #1
 800c058:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c060:	4618      	mov	r0, r3
 800c062:	f7fe f97a 	bl	800a35a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6a1b      	ldr	r3, [r3, #32]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d005      	beq.n	800c07a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c06e:	4b05      	ldr	r3, [pc, #20]	@ (800c084 <HAL_PCDEx_LPM_Callback+0x98>)
 800c070:	691b      	ldr	r3, [r3, #16]
 800c072:	4a04      	ldr	r2, [pc, #16]	@ (800c084 <HAL_PCDEx_LPM_Callback+0x98>)
 800c074:	f043 0306 	orr.w	r3, r3, #6
 800c078:	6113      	str	r3, [r2, #16]
    break;
 800c07a:	bf00      	nop
}
 800c07c:	bf00      	nop
 800c07e:	3708      	adds	r7, #8
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}
 800c084:	e000ed00 	.word	0xe000ed00

0800c088 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c088:	b480      	push	{r7}
 800c08a:	b083      	sub	sp, #12
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c090:	4b03      	ldr	r3, [pc, #12]	@ (800c0a0 <USBD_static_malloc+0x18>)
}
 800c092:	4618      	mov	r0, r3
 800c094:	370c      	adds	r7, #12
 800c096:	46bd      	mov	sp, r7
 800c098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09c:	4770      	bx	lr
 800c09e:	bf00      	nop
 800c0a0:	20010360 	.word	0x20010360

0800c0a4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c0a4:	b480      	push	{r7}
 800c0a6:	b083      	sub	sp, #12
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]

}
 800c0ac:	bf00      	nop
 800c0ae:	370c      	adds	r7, #12
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b6:	4770      	bx	lr

0800c0b8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c0bc:	f7f4 ffb8 	bl	8001030 <SystemClock_Config>
}
 800c0c0:	bf00      	nop
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <memset>:
 800c0c4:	4402      	add	r2, r0
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	4293      	cmp	r3, r2
 800c0ca:	d100      	bne.n	800c0ce <memset+0xa>
 800c0cc:	4770      	bx	lr
 800c0ce:	f803 1b01 	strb.w	r1, [r3], #1
 800c0d2:	e7f9      	b.n	800c0c8 <memset+0x4>

0800c0d4 <__libc_init_array>:
 800c0d4:	b570      	push	{r4, r5, r6, lr}
 800c0d6:	4d0d      	ldr	r5, [pc, #52]	@ (800c10c <__libc_init_array+0x38>)
 800c0d8:	4c0d      	ldr	r4, [pc, #52]	@ (800c110 <__libc_init_array+0x3c>)
 800c0da:	1b64      	subs	r4, r4, r5
 800c0dc:	10a4      	asrs	r4, r4, #2
 800c0de:	2600      	movs	r6, #0
 800c0e0:	42a6      	cmp	r6, r4
 800c0e2:	d109      	bne.n	800c0f8 <__libc_init_array+0x24>
 800c0e4:	4d0b      	ldr	r5, [pc, #44]	@ (800c114 <__libc_init_array+0x40>)
 800c0e6:	4c0c      	ldr	r4, [pc, #48]	@ (800c118 <__libc_init_array+0x44>)
 800c0e8:	f000 f826 	bl	800c138 <_init>
 800c0ec:	1b64      	subs	r4, r4, r5
 800c0ee:	10a4      	asrs	r4, r4, #2
 800c0f0:	2600      	movs	r6, #0
 800c0f2:	42a6      	cmp	r6, r4
 800c0f4:	d105      	bne.n	800c102 <__libc_init_array+0x2e>
 800c0f6:	bd70      	pop	{r4, r5, r6, pc}
 800c0f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0fc:	4798      	blx	r3
 800c0fe:	3601      	adds	r6, #1
 800c100:	e7ee      	b.n	800c0e0 <__libc_init_array+0xc>
 800c102:	f855 3b04 	ldr.w	r3, [r5], #4
 800c106:	4798      	blx	r3
 800c108:	3601      	adds	r6, #1
 800c10a:	e7f2      	b.n	800c0f2 <__libc_init_array+0x1e>
 800c10c:	0800c210 	.word	0x0800c210
 800c110:	0800c210 	.word	0x0800c210
 800c114:	0800c210 	.word	0x0800c210
 800c118:	0800c214 	.word	0x0800c214

0800c11c <memcpy>:
 800c11c:	440a      	add	r2, r1
 800c11e:	4291      	cmp	r1, r2
 800c120:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c124:	d100      	bne.n	800c128 <memcpy+0xc>
 800c126:	4770      	bx	lr
 800c128:	b510      	push	{r4, lr}
 800c12a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c12e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c132:	4291      	cmp	r1, r2
 800c134:	d1f9      	bne.n	800c12a <memcpy+0xe>
 800c136:	bd10      	pop	{r4, pc}

0800c138 <_init>:
 800c138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c13a:	bf00      	nop
 800c13c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c13e:	bc08      	pop	{r3}
 800c140:	469e      	mov	lr, r3
 800c142:	4770      	bx	lr

0800c144 <_fini>:
 800c144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c146:	bf00      	nop
 800c148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c14a:	bc08      	pop	{r3}
 800c14c:	469e      	mov	lr, r3
 800c14e:	4770      	bx	lr
