// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Fri Aug 22 08:53:09 2025
// Host        : Saurav running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_d868_csc_0_sim_netlist.v
// Design      : bd_d868_csc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_d868_csc_0,bd_d868_csc_0_v_csc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_d868_csc_0_v_csc,Vivado 2024.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148500000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148500000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_csc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({s_axi_CTRL_AWADDR[7:2],1'b0,1'b0}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_AXIvideo2MultiPixStream
   (\cond_reg_342_reg[0]_0 ,
    ack_in_t_reg,
    CO,
    ap_block_pp0_stage0_11001__0,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    \ap_CS_fsm_reg[6]_0 ,
    Q,
    AXIvideo2MultiPixStream_U0_ap_ready,
    in,
    p_6_in,
    p_6_in_0,
    p_6_in_1,
    E,
    p_6_in_2,
    full_n_reg,
    p_9_in,
    push,
    full_n_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \cond_reg_342_reg[0]_1 ,
    ap_rst_n,
    s_axis_video_TVALID,
    stream_in_full_n,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    \ap_CS_fsm_reg[0]_0 ,
    HwReg_width_c5_full_n,
    HwReg_height_c9_full_n,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c10_channel_empty_n,
    HwReg_width_c6_channel_empty_n,
    s_axis_video_TDATA,
    Block_entry_split_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    HwReg_InVideoFormat_channel_full_n,
    push_3,
    push_4,
    stream_in_empty_n,
    v_hcresampler_core_1_U0_stream_in_read,
    D,
    \d_read_reg_22_reg[10] );
  output \cond_reg_342_reg[0]_0 ;
  output ack_in_t_reg;
  output [0:0]CO;
  output ap_block_pp0_stage0_11001__0;
  output AXIvideo2MultiPixStream_U0_stream_in_write;
  output \ap_CS_fsm_reg[6]_0 ;
  output [1:0]Q;
  output AXIvideo2MultiPixStream_U0_ap_ready;
  output [23:0]in;
  output p_6_in;
  output p_6_in_0;
  output p_6_in_1;
  output [0:0]E;
  output p_6_in_2;
  output full_n_reg;
  output p_9_in;
  output push;
  output full_n_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \cond_reg_342_reg[0]_1 ;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input stream_in_full_n;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input \ap_CS_fsm_reg[0]_0 ;
  input HwReg_width_c5_full_n;
  input HwReg_height_c9_full_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c10_channel_empty_n;
  input HwReg_width_c6_channel_empty_n;
  input [23:0]s_axis_video_TDATA;
  input Block_entry_split_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input HwReg_InVideoFormat_channel_full_n;
  input push_3;
  input push_4;
  input stream_in_empty_n;
  input v_hcresampler_core_1_U0_stream_in_read;
  input [10:0]D;
  input [10:0]\d_read_reg_22_reg[10] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c5_write;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_height_c10_channel_empty_n;
  wire HwReg_height_c9_full_n;
  wire HwReg_width_c5_full_n;
  wire HwReg_width_c6_channel_empty_n;
  wire [1:0]Q;
  wire ack_in_t_reg;
  wire \ap_CS_fsm[5]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_4_n_5 ;
  wire \ap_CS_fsm[5]_i_5_n_5 ;
  wire \ap_CS_fsm[5]_i_6_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [2:2]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire [9:0]ap_NS_fsm__0;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire [23:0]axi_data_13_fu_96;
  wire axi_data_13_fu_961;
  wire axi_last_2_reg_164;
  wire [10:0]cols_reg_352;
  wire \cond_reg_342_reg[0]_0 ;
  wire \cond_reg_342_reg[0]_1 ;
  wire [10:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[10] ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_37;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;
  wire grp_reg_unsigned_short_s_fu_262_n_10;
  wire grp_reg_unsigned_short_s_fu_262_n_11;
  wire grp_reg_unsigned_short_s_fu_262_n_12;
  wire grp_reg_unsigned_short_s_fu_262_n_13;
  wire grp_reg_unsigned_short_s_fu_262_n_14;
  wire grp_reg_unsigned_short_s_fu_262_n_15;
  wire grp_reg_unsigned_short_s_fu_262_n_5;
  wire grp_reg_unsigned_short_s_fu_262_n_6;
  wire grp_reg_unsigned_short_s_fu_262_n_7;
  wire grp_reg_unsigned_short_s_fu_262_n_8;
  wire grp_reg_unsigned_short_s_fu_262_n_9;
  wire [10:0]i_4_fu_278_p2;
  wire [10:0]i_4_reg_363;
  wire \i_4_reg_363[10]_i_2_n_5 ;
  wire [10:0]i_fu_100;
  wire [23:0]in;
  wire [23:0]p_0_in;
  wire [23:0]p_1_in;
  wire p_6_in;
  wire p_6_in_0;
  wire p_6_in_1;
  wire p_6_in_2;
  wire p_9_in;
  wire push;
  wire push_3;
  wire push_4;
  wire regslice_both_s_axis_video_V_data_V_U_n_31;
  wire regslice_both_s_axis_video_V_data_V_U_n_32;
  wire regslice_both_s_axis_video_V_data_V_U_n_33;
  wire regslice_both_s_axis_video_V_data_V_U_n_34;
  wire regslice_both_s_axis_video_V_data_V_U_n_35;
  wire regslice_both_s_axis_video_V_data_V_U_n_36;
  wire regslice_both_s_axis_video_V_data_V_U_n_37;
  wire regslice_both_s_axis_video_V_data_V_U_n_38;
  wire regslice_both_s_axis_video_V_data_V_U_n_39;
  wire regslice_both_s_axis_video_V_data_V_U_n_40;
  wire regslice_both_s_axis_video_V_data_V_U_n_41;
  wire regslice_both_s_axis_video_V_data_V_U_n_42;
  wire regslice_both_s_axis_video_V_data_V_U_n_43;
  wire regslice_both_s_axis_video_V_data_V_U_n_44;
  wire regslice_both_s_axis_video_V_data_V_U_n_45;
  wire regslice_both_s_axis_video_V_data_V_U_n_46;
  wire regslice_both_s_axis_video_V_data_V_U_n_47;
  wire regslice_both_s_axis_video_V_data_V_U_n_48;
  wire regslice_both_s_axis_video_V_data_V_U_n_49;
  wire regslice_both_s_axis_video_V_data_V_U_n_50;
  wire regslice_both_s_axis_video_V_data_V_U_n_51;
  wire regslice_both_s_axis_video_V_data_V_U_n_52;
  wire regslice_both_s_axis_video_V_data_V_U_n_53;
  wire regslice_both_s_axis_video_V_data_V_U_n_54;
  wire regslice_both_s_axis_video_V_last_V_U_n_6;
  wire regslice_both_s_axis_video_V_user_V_U_n_5;
  wire [10:0]rows_reg_347;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_1_U0_stream_in_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm__0[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(HwReg_width_c5_full_n),
        .I2(HwReg_height_c9_full_n),
        .I3(HwReg_InVideoFormat_channel_empty_n),
        .I4(HwReg_height_c10_channel_empty_n),
        .I5(HwReg_width_c6_channel_empty_n),
        .O(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_NS_fsm__0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(i_fu_100[9]),
        .I1(rows_reg_347[9]),
        .I2(i_fu_100[10]),
        .I3(rows_reg_347[10]),
        .O(\ap_CS_fsm[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(i_fu_100[7]),
        .I1(rows_reg_347[7]),
        .I2(i_fu_100[6]),
        .I3(rows_reg_347[6]),
        .I4(i_fu_100[8]),
        .I5(rows_reg_347[8]),
        .O(\ap_CS_fsm[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(i_fu_100[4]),
        .I1(rows_reg_347[4]),
        .I2(i_fu_100[3]),
        .I3(rows_reg_347[3]),
        .I4(i_fu_100[5]),
        .I5(rows_reg_347[5]),
        .O(\ap_CS_fsm[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(i_fu_100[1]),
        .I1(rows_reg_347[1]),
        .I2(i_fu_100[0]),
        .I3(rows_reg_347[0]),
        .I4(i_fu_100[2]),
        .I5(rows_reg_347[2]),
        .O(\ap_CS_fsm[5]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[5]_i_2_n_6 ,\ap_CS_fsm_reg[5]_i_2_n_7 ,\ap_CS_fsm_reg[5]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_3_n_5 ,\ap_CS_fsm[5]_i_4_n_5 ,\ap_CS_fsm[5]_i_5_n_5 ,\ap_CS_fsm[5]_i_6_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE \axi_data_13_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[0]),
        .Q(axi_data_13_fu_96[0]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[10]),
        .Q(axi_data_13_fu_96[10]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[11]),
        .Q(axi_data_13_fu_96[11]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[12]),
        .Q(axi_data_13_fu_96[12]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[13]),
        .Q(axi_data_13_fu_96[13]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[14]),
        .Q(axi_data_13_fu_96[14]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[15]),
        .Q(axi_data_13_fu_96[15]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[16]),
        .Q(axi_data_13_fu_96[16]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[17]),
        .Q(axi_data_13_fu_96[17]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[18]),
        .Q(axi_data_13_fu_96[18]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[19]),
        .Q(axi_data_13_fu_96[19]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[1]),
        .Q(axi_data_13_fu_96[1]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[20]),
        .Q(axi_data_13_fu_96[20]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[21]),
        .Q(axi_data_13_fu_96[21]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[22]),
        .Q(axi_data_13_fu_96[22]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[23]),
        .Q(axi_data_13_fu_96[23]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[2]),
        .Q(axi_data_13_fu_96[2]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[3]),
        .Q(axi_data_13_fu_96[3]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[4]),
        .Q(axi_data_13_fu_96[4]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[5]),
        .Q(axi_data_13_fu_96[5]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[6]),
        .Q(axi_data_13_fu_96[6]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[7]),
        .Q(axi_data_13_fu_96[7]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[8]),
        .Q(axi_data_13_fu_96[8]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .D(p_1_in[9]),
        .Q(axi_data_13_fu_96[9]),
        .R(1'b0));
  FDRE \axi_last_2_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9),
        .Q(axi_last_2_reg_164),
        .R(1'b0));
  FDRE \cols_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_15),
        .Q(cols_reg_352[0]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_5),
        .Q(cols_reg_352[10]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_14),
        .Q(cols_reg_352[1]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_13),
        .Q(cols_reg_352[2]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_12),
        .Q(cols_reg_352[3]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_11),
        .Q(cols_reg_352[4]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_10),
        .Q(cols_reg_352[5]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_9),
        .Q(cols_reg_352[6]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_8),
        .Q(cols_reg_352[7]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_7),
        .Q(cols_reg_352[8]),
        .R(1'b0));
  FDRE \cols_reg_352_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_n_6),
        .Q(cols_reg_352[9]),
        .R(1'b0));
  FDRE \cond_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_reg_342_reg[0]_1 ),
        .Q(\cond_reg_342_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(p_6_in));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_3__0
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_width_c6_channel_empty_n),
        .I3(push_3),
        .O(p_6_in_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_3__1
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_height_c10_channel_empty_n),
        .I3(push_4),
        .O(p_6_in_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225
       (.D({ap_NS_fsm__0[9],ap_NS_fsm__0[4]}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[9] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(s_axis_video_TVALID_int_regslice),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_13_fu_961(axi_data_13_fu_961),
        .\axi_last_reg_84_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .sof_reg_150(sof_reg_150),
        .\sof_reg_150_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176
       (.D({ap_NS_fsm__0[3],ap_NS_fsm}),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state7,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[6] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_5),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(s_axis_video_TVALID_int_regslice),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_13_fu_961(axi_data_13_fu_961),
        .axi_last_2_reg_164(axi_last_2_reg_164),
        .\axi_last_2_reg_164_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .\sof_reg_83_reg[0]_0 (grp_reg_unsigned_short_s_fu_257_ap_ce),
        .\sof_reg_83_reg[0]_1 (regslice_both_s_axis_video_V_user_V_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196
       (.AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .D(ap_NS_fsm__0[7:6]),
        .E(E),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[5] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_37),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[9] (p_1_in),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(s_axis_video_TVALID_int_regslice),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_13_fu_96_reg[23] ({regslice_both_s_axis_video_V_data_V_U_n_31,regslice_both_s_axis_video_V_data_V_U_n_32,regslice_both_s_axis_video_V_data_V_U_n_33,regslice_both_s_axis_video_V_data_V_U_n_34,regslice_both_s_axis_video_V_data_V_U_n_35,regslice_both_s_axis_video_V_data_V_U_n_36,regslice_both_s_axis_video_V_data_V_U_n_37,regslice_both_s_axis_video_V_data_V_U_n_38,regslice_both_s_axis_video_V_data_V_U_n_39,regslice_both_s_axis_video_V_data_V_U_n_40,regslice_both_s_axis_video_V_data_V_U_n_41,regslice_both_s_axis_video_V_data_V_U_n_42,regslice_both_s_axis_video_V_data_V_U_n_43,regslice_both_s_axis_video_V_data_V_U_n_44,regslice_both_s_axis_video_V_data_V_U_n_45,regslice_both_s_axis_video_V_data_V_U_n_46,regslice_both_s_axis_video_V_data_V_U_n_47,regslice_both_s_axis_video_V_data_V_U_n_48,regslice_both_s_axis_video_V_data_V_U_n_49,regslice_both_s_axis_video_V_data_V_U_n_50,regslice_both_s_axis_video_V_data_V_U_n_51,regslice_both_s_axis_video_V_data_V_U_n_52,regslice_both_s_axis_video_V_data_V_U_n_53,regslice_both_s_axis_video_V_data_V_U_n_54}),
        .\axi_data_fu_100_reg[23]_0 (p_0_in),
        .\axi_last_fu_104_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .\data_p1_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_5),
        .\data_p1_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg(ap_block_pp0_stage0_11001__0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .icmp_ln545_fu_217_p2_carry_0(cols_reg_352),
        .in(in),
        .\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] (\cond_reg_342_reg[0]_0 ),
        .p_6_in_2(p_6_in_2),
        .p_9_in(p_9_in),
        .push(push),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .sof_reg_150(sof_reg_150),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_1_U0_stream_in_read(v_hcresampler_core_1_U0_stream_in_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_37),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_reg_unsigned_short_s_55 grp_reg_unsigned_short_s_fu_257
       (.E(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (\d_read_reg_22_reg[10] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_reg_unsigned_short_s_56 grp_reg_unsigned_short_s_fu_262
       (.D(D),
        .E(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .Q({grp_reg_unsigned_short_s_fu_262_n_5,grp_reg_unsigned_short_s_fu_262_n_6,grp_reg_unsigned_short_s_fu_262_n_7,grp_reg_unsigned_short_s_fu_262_n_8,grp_reg_unsigned_short_s_fu_262_n_9,grp_reg_unsigned_short_s_fu_262_n_10,grp_reg_unsigned_short_s_fu_262_n_11,grp_reg_unsigned_short_s_fu_262_n_12,grp_reg_unsigned_short_s_fu_262_n_13,grp_reg_unsigned_short_s_fu_262_n_14,grp_reg_unsigned_short_s_fu_262_n_15}),
        .ap_clk(ap_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_363[0]_i_1 
       (.I0(i_fu_100[0]),
        .O(i_4_fu_278_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \i_4_reg_363[10]_i_1 
       (.I0(i_fu_100[9]),
        .I1(i_fu_100[7]),
        .I2(i_fu_100[6]),
        .I3(\i_4_reg_363[10]_i_2_n_5 ),
        .I4(i_fu_100[8]),
        .I5(i_fu_100[10]),
        .O(i_4_fu_278_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_4_reg_363[10]_i_2 
       (.I0(i_fu_100[2]),
        .I1(i_fu_100[1]),
        .I2(i_fu_100[0]),
        .I3(i_fu_100[3]),
        .I4(i_fu_100[4]),
        .I5(i_fu_100[5]),
        .O(\i_4_reg_363[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_363[1]_i_1 
       (.I0(i_fu_100[0]),
        .I1(i_fu_100[1]),
        .O(i_4_fu_278_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_4_reg_363[2]_i_1 
       (.I0(i_fu_100[0]),
        .I1(i_fu_100[1]),
        .I2(i_fu_100[2]),
        .O(i_4_fu_278_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_4_reg_363[3]_i_1 
       (.I0(i_fu_100[2]),
        .I1(i_fu_100[1]),
        .I2(i_fu_100[0]),
        .I3(i_fu_100[3]),
        .O(i_4_fu_278_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_4_reg_363[4]_i_1 
       (.I0(i_fu_100[3]),
        .I1(i_fu_100[0]),
        .I2(i_fu_100[1]),
        .I3(i_fu_100[2]),
        .I4(i_fu_100[4]),
        .O(i_4_fu_278_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_4_reg_363[5]_i_1 
       (.I0(i_fu_100[2]),
        .I1(i_fu_100[1]),
        .I2(i_fu_100[0]),
        .I3(i_fu_100[3]),
        .I4(i_fu_100[4]),
        .I5(i_fu_100[5]),
        .O(i_4_fu_278_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_4_reg_363[6]_i_1 
       (.I0(\i_4_reg_363[10]_i_2_n_5 ),
        .I1(i_fu_100[6]),
        .O(i_4_fu_278_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \i_4_reg_363[7]_i_1 
       (.I0(\i_4_reg_363[10]_i_2_n_5 ),
        .I1(i_fu_100[6]),
        .I2(i_fu_100[7]),
        .O(i_4_fu_278_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \i_4_reg_363[8]_i_1 
       (.I0(i_fu_100[7]),
        .I1(i_fu_100[6]),
        .I2(\i_4_reg_363[10]_i_2_n_5 ),
        .I3(i_fu_100[8]),
        .O(i_4_fu_278_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_4_reg_363[9]_i_1 
       (.I0(i_fu_100[8]),
        .I1(\i_4_reg_363[10]_i_2_n_5 ),
        .I2(i_fu_100[6]),
        .I3(i_fu_100[7]),
        .I4(i_fu_100[9]),
        .O(i_4_fu_278_p2[9]));
  FDRE \i_4_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[0]),
        .Q(i_4_reg_363[0]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[10]),
        .Q(i_4_reg_363[10]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[1]),
        .Q(i_4_reg_363[1]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[2]),
        .Q(i_4_reg_363[2]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[3]),
        .Q(i_4_reg_363[3]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[4]),
        .Q(i_4_reg_363[4]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[5]),
        .Q(i_4_reg_363[5]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[6]),
        .Q(i_4_reg_363[6]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[7]),
        .Q(i_4_reg_363[7]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[8]),
        .Q(i_4_reg_363[8]),
        .R(1'b0));
  FDRE \i_4_reg_363_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_278_p2[9]),
        .Q(i_4_reg_363[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[0]),
        .Q(i_fu_100[0]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[10]),
        .Q(i_fu_100[10]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[1]),
        .Q(i_fu_100[1]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[2]),
        .Q(i_fu_100[2]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[3]),
        .Q(i_fu_100[3]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[4]),
        .Q(i_fu_100[4]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[5]),
        .Q(i_fu_100[5]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[6]),
        .Q(i_fu_100[6]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[7]),
        .Q(i_fu_100[7]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[8]),
        .Q(i_fu_100[8]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_363[9]),
        .Q(i_fu_100[9]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c5_write));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2 
       (.I0(CO),
        .I1(Q[1]),
        .O(AXIvideo2MultiPixStream_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both_57 regslice_both_s_axis_video_V_data_V_U
       (.Q(s_axis_video_TVALID_int_regslice),
        .ack_in_t_reg_0(ack_in_t_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_fu_100_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8),
        .\axi_data_fu_100_reg[23] (axi_data_13_fu_96),
        .\data_p1_reg[23]_0 (p_0_in),
        .\data_p1_reg[23]_1 ({regslice_both_s_axis_video_V_data_V_U_n_31,regslice_both_s_axis_video_V_data_V_U_n_32,regslice_both_s_axis_video_V_data_V_U_n_33,regslice_both_s_axis_video_V_data_V_U_n_34,regslice_both_s_axis_video_V_data_V_U_n_35,regslice_both_s_axis_video_V_data_V_U_n_36,regslice_both_s_axis_video_V_data_V_U_n_37,regslice_both_s_axis_video_V_data_V_U_n_38,regslice_both_s_axis_video_V_data_V_U_n_39,regslice_both_s_axis_video_V_data_V_U_n_40,regslice_both_s_axis_video_V_data_V_U_n_41,regslice_both_s_axis_video_V_data_V_U_n_42,regslice_both_s_axis_video_V_data_V_U_n_43,regslice_both_s_axis_video_V_data_V_U_n_44,regslice_both_s_axis_video_V_data_V_U_n_45,regslice_both_s_axis_video_V_data_V_U_n_46,regslice_both_s_axis_video_V_data_V_U_n_47,regslice_both_s_axis_video_V_data_V_U_n_48,regslice_both_s_axis_video_V_data_V_U_n_49,regslice_both_s_axis_video_V_data_V_U_n_50,regslice_both_s_axis_video_V_data_V_U_n_51,regslice_both_s_axis_video_V_data_V_U_n_52,regslice_both_s_axis_video_V_data_V_U_n_53,regslice_both_s_axis_video_V_data_V_U_n_54}),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both__parameterized1_58 regslice_both_s_axis_video_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_164(axi_last_2_reg_164),
        .\axi_last_fu_104_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8),
        .\data_p1_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both__parameterized1_59 regslice_both_s_axis_video_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  FDRE \rows_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_347[0]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_347[10]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_347[1]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_347[2]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_347[3]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_347[4]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_347[5]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_347[6]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_347[7]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_347[8]),
        .R(1'b0));
  FDRE \rows_reg_347_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_347[9]),
        .R(1'b0));
  FDRE \sof_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11),
        .Q(sof_reg_150),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (ap_loop_init_int,
    axi_data_13_fu_961,
    \ap_CS_fsm_reg[9] ,
    D,
    ap_NS_fsm1,
    \sof_reg_150_reg[0] ,
    \axi_last_reg_84_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_loop_init_int_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    sof_reg_150);
  output ap_loop_init_int;
  output axi_data_13_fu_961;
  output \ap_CS_fsm_reg[9] ;
  output [1:0]D;
  output ap_NS_fsm1;
  output \sof_reg_150_reg[0] ;
  output \axi_last_reg_84_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input [0:0]ap_loop_init_int_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input sof_reg_150;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_13_fu_961;
  wire axi_last_reg_84;
  wire \axi_last_reg_84_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire sof_reg_150;
  wire \sof_reg_150_reg[0] ;

  FDRE \axi_last_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(axi_last_reg_84),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_62 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_13_fu_961(axi_data_13_fu_961),
        .axi_last_reg_84(axi_last_reg_84),
        .\axi_last_reg_84_reg[0] (\axi_last_reg_84_reg[0]_0 ),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .sof_reg_150(sof_reg_150),
        .\sof_reg_150_reg[0] (\sof_reg_150_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (\ap_CS_fsm_reg[6] ,
    E,
    D,
    \axi_last_2_reg_164_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg,
    \sof_reg_83_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
    ap_loop_init_int_reg,
    axi_data_13_fu_961,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    \sof_reg_83_reg[0]_1 ,
    axi_last_2_reg_164,
    ap_NS_fsm1);
  output \ap_CS_fsm_reg[6] ;
  output [0:0]E;
  output [1:0]D;
  output \axi_last_2_reg_164_reg[0] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg;
  output [0:0]\sof_reg_83_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  input [0:0]ap_loop_init_int_reg;
  input axi_data_13_fu_961;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input \sof_reg_83_reg[0]_1 ;
  input axi_last_2_reg_164;
  input ap_NS_fsm1;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_13_fu_961;
  wire axi_last_2_reg_164;
  wire \axi_last_2_reg_164_reg[0] ;
  wire axi_last_fu_54;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg;
  wire s_axis_video_TLAST_int_regslice;
  wire sof_reg_83;
  wire [0:0]\sof_reg_83_reg[0]_0 ;
  wire \sof_reg_83_reg[0]_1 ;

  LUT4 #(
    .INIT(16'hFFE2)) 
    \axi_last_2_reg_164[0]_i_1 
       (.I0(axi_last_2_reg_164),
        .I1(Q[2]),
        .I2(axi_last_fu_54),
        .I3(ap_NS_fsm1),
        .O(\axi_last_2_reg_164_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(axi_last_fu_54),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_61 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_13_fu_961(axi_data_13_fu_961),
        .axi_last_fu_54(axi_last_fu_54),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\data_p1_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_10),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .sof_reg_83(sof_reg_83),
        .\sof_reg_83_reg[0] (\sof_reg_83_reg[0]_0 ),
        .\sof_reg_83_reg[0]_0 (\sof_reg_83_reg[0]_1 ));
  FDRE \sof_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(sof_reg_83),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
    s_axis_video_TREADY_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    \ap_CS_fsm_reg[6] ,
    D,
    in,
    \ap_CS_fsm_reg[5] ,
    E,
    p_6_in_2,
    full_n_reg,
    p_9_in,
    push,
    full_n_reg_0,
    \ap_CS_fsm_reg[9] ,
    \axi_last_fu_104_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
    \data_p1_reg[0] ,
    \data_p1_reg[0]_0 ,
    Q,
    ap_done_cache_reg,
    stream_in_full_n,
    sof_reg_150,
    icmp_ln545_fu_217_p2_carry_0,
    \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ,
    stream_in_empty_n,
    v_hcresampler_core_1_U0_stream_in_read,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
    ap_loop_init_int,
    \axi_data_13_fu_96_reg[23] ,
    \axi_data_fu_100_reg[23]_0 );
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  output s_axis_video_TREADY_int_regslice;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  output AXIvideo2MultiPixStream_U0_stream_in_write;
  output \ap_CS_fsm_reg[6] ;
  output [1:0]D;
  output [23:0]in;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]E;
  output p_6_in_2;
  output full_n_reg;
  output p_9_in;
  output push;
  output full_n_reg_0;
  output [23:0]\ap_CS_fsm_reg[9] ;
  input \axi_last_fu_104_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  input \data_p1_reg[0] ;
  input \data_p1_reg[0]_0 ;
  input [2:0]Q;
  input [0:0]ap_done_cache_reg;
  input stream_in_full_n;
  input sof_reg_150;
  input [10:0]icmp_ln545_fu_217_p2_carry_0;
  input \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ;
  input stream_in_empty_n;
  input v_hcresampler_core_1_U0_stream_in_read;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  input ap_loop_init_int;
  input [23:0]\axi_data_13_fu_96_reg[23] ;
  input [23:0]\axi_data_fu_100_reg[23]_0 ;

  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \addr[3]_i_6_n_5 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire [23:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [0:0]ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_13_fu_96_reg[23] ;
  wire [23:0]\axi_data_fu_100_reg[23]_0 ;
  wire \axi_data_fu_100_reg_n_5_[0] ;
  wire \axi_data_fu_100_reg_n_5_[1] ;
  wire \axi_data_fu_100_reg_n_5_[2] ;
  wire \axi_data_fu_100_reg_n_5_[3] ;
  wire \axi_data_fu_100_reg_n_5_[4] ;
  wire \axi_data_fu_100_reg_n_5_[5] ;
  wire \axi_data_fu_100_reg_n_5_[6] ;
  wire \axi_data_fu_100_reg_n_5_[7] ;
  wire axi_last_fu_1043_out;
  wire \axi_last_fu_104_reg[0]_0 ;
  wire \axi_last_fu_104_reg_n_5_[0] ;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire icmp_ln545_fu_217_p2;
  wire [10:0]icmp_ln545_fu_217_p2_carry_0;
  wire icmp_ln545_fu_217_p2_carry_n_6;
  wire icmp_ln545_fu_217_p2_carry_n_7;
  wire icmp_ln545_fu_217_p2_carry_n_8;
  wire \icmp_ln545_reg_353_reg_n_5_[0] ;
  wire [23:0]in;
  wire \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ;
  wire [10:0]j_4_fu_223_p2;
  wire j_fu_96;
  wire \j_fu_96_reg_n_5_[0] ;
  wire \j_fu_96_reg_n_5_[10] ;
  wire \j_fu_96_reg_n_5_[1] ;
  wire \j_fu_96_reg_n_5_[2] ;
  wire \j_fu_96_reg_n_5_[3] ;
  wire \j_fu_96_reg_n_5_[4] ;
  wire \j_fu_96_reg_n_5_[5] ;
  wire \j_fu_96_reg_n_5_[6] ;
  wire \j_fu_96_reg_n_5_[7] ;
  wire \j_fu_96_reg_n_5_[8] ;
  wire \j_fu_96_reg_n_5_[9] ;
  wire \mOutPtr[4]_i_3_n_5 ;
  wire p_6_in_2;
  wire p_9_in;
  wire push;
  wire s_axis_video_TREADY_int_regslice;
  wire sof_reg_150;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire [7:0]tmp_1_fu_285_p4;
  wire [7:0]tmp_s_fu_264_p4;
  wire v_hcresampler_core_1_U0_stream_in_read;
  wire [3:0]NLW_icmp_ln545_fu_217_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(tmp_s_fu_264_p4[0]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(\axi_data_fu_100_reg_n_5_[0] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg_n_5_[2] ),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_1_fu_285_p4[2]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg_n_5_[3] ),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_1_fu_285_p4[3]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg_n_5_[4] ),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_1_fu_285_p4[4]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg_n_5_[5] ),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_1_fu_285_p4[5]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg_n_5_[6] ),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_1_fu_285_p4[6]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg_n_5_[7] ),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_1_fu_285_p4[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(tmp_1_fu_285_p4[0]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_s_fu_264_p4[0]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(tmp_1_fu_285_p4[1]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_s_fu_264_p4[1]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(tmp_1_fu_285_p4[2]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_s_fu_264_p4[2]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(tmp_1_fu_285_p4[3]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_s_fu_264_p4[3]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(tmp_s_fu_264_p4[1]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(\axi_data_fu_100_reg_n_5_[1] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(tmp_1_fu_285_p4[4]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_s_fu_264_p4[4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(tmp_1_fu_285_p4[5]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_s_fu_264_p4[5]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(tmp_1_fu_285_p4[6]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_s_fu_264_p4[6]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(tmp_1_fu_285_p4[7]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_s_fu_264_p4[7]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(tmp_s_fu_264_p4[2]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(\axi_data_fu_100_reg_n_5_[2] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(tmp_s_fu_264_p4[3]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(\axi_data_fu_100_reg_n_5_[3] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(tmp_s_fu_264_p4[4]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(\axi_data_fu_100_reg_n_5_[4] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(tmp_s_fu_264_p4[5]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(\axi_data_fu_100_reg_n_5_[5] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(tmp_s_fu_264_p4[6]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(\axi_data_fu_100_reg_n_5_[6] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(tmp_s_fu_264_p4[7]),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(\axi_data_fu_100_reg_n_5_[7] ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg_n_5_[0] ),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_1_fu_285_p4[0]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg_n_5_[1] ),
        .I1(\inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] ),
        .I2(tmp_1_fu_285_p4[1]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \addr[3]_i_5 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln545_reg_353_reg_n_5_[0] ),
        .O(\ap_CS_fsm_reg[6] ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[3]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln545_reg_353_reg_n_5_[0] ),
        .I2(stream_in_full_n),
        .O(\addr[3]_i_6_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[0]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [0]),
        .I5(\axi_data_fu_100_reg_n_5_[0] ),
        .O(\ap_CS_fsm_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[10]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [10]),
        .I5(tmp_1_fu_285_p4[2]),
        .O(\ap_CS_fsm_reg[9] [10]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[11]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [11]),
        .I5(tmp_1_fu_285_p4[3]),
        .O(\ap_CS_fsm_reg[9] [11]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[12]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [12]),
        .I5(tmp_1_fu_285_p4[4]),
        .O(\ap_CS_fsm_reg[9] [12]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[13]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [13]),
        .I5(tmp_1_fu_285_p4[5]),
        .O(\ap_CS_fsm_reg[9] [13]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[14]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [14]),
        .I5(tmp_1_fu_285_p4[6]),
        .O(\ap_CS_fsm_reg[9] [14]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[15]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [15]),
        .I5(tmp_1_fu_285_p4[7]),
        .O(\ap_CS_fsm_reg[9] [15]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[16]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [16]),
        .I5(tmp_s_fu_264_p4[0]),
        .O(\ap_CS_fsm_reg[9] [16]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[17]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [17]),
        .I5(tmp_s_fu_264_p4[1]),
        .O(\ap_CS_fsm_reg[9] [17]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[18]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [18]),
        .I5(tmp_s_fu_264_p4[2]),
        .O(\ap_CS_fsm_reg[9] [18]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[19]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [19]),
        .I5(tmp_s_fu_264_p4[3]),
        .O(\ap_CS_fsm_reg[9] [19]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[1]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [1]),
        .I5(\axi_data_fu_100_reg_n_5_[1] ),
        .O(\ap_CS_fsm_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[20]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [20]),
        .I5(tmp_s_fu_264_p4[4]),
        .O(\ap_CS_fsm_reg[9] [20]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[21]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [21]),
        .I5(tmp_s_fu_264_p4[5]),
        .O(\ap_CS_fsm_reg[9] [21]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[22]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [22]),
        .I5(tmp_s_fu_264_p4[6]),
        .O(\ap_CS_fsm_reg[9] [22]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[23]_i_2 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [23]),
        .I5(tmp_s_fu_264_p4[7]),
        .O(\ap_CS_fsm_reg[9] [23]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[2]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [2]),
        .I5(\axi_data_fu_100_reg_n_5_[2] ),
        .O(\ap_CS_fsm_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[3]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [3]),
        .I5(\axi_data_fu_100_reg_n_5_[3] ),
        .O(\ap_CS_fsm_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[4]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [4]),
        .I5(\axi_data_fu_100_reg_n_5_[4] ),
        .O(\ap_CS_fsm_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[5]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [5]),
        .I5(\axi_data_fu_100_reg_n_5_[5] ),
        .O(\ap_CS_fsm_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[6]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [6]),
        .I5(\axi_data_fu_100_reg_n_5_[6] ),
        .O(\ap_CS_fsm_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[7]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [7]),
        .I5(\axi_data_fu_100_reg_n_5_[7] ),
        .O(\ap_CS_fsm_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[8]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [8]),
        .I5(tmp_1_fu_285_p4[0]),
        .O(\ap_CS_fsm_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_13_fu_96[9]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_data_13_fu_96_reg[23] [9]),
        .I5(tmp_1_fu_285_p4[1]),
        .O(\ap_CS_fsm_reg[9] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [0]),
        .Q(\axi_data_fu_100_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [10]),
        .Q(tmp_1_fu_285_p4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [11]),
        .Q(tmp_1_fu_285_p4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [12]),
        .Q(tmp_1_fu_285_p4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [13]),
        .Q(tmp_1_fu_285_p4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [14]),
        .Q(tmp_1_fu_285_p4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [15]),
        .Q(tmp_1_fu_285_p4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [16]),
        .Q(tmp_s_fu_264_p4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [17]),
        .Q(tmp_s_fu_264_p4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [18]),
        .Q(tmp_s_fu_264_p4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [19]),
        .Q(tmp_s_fu_264_p4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [1]),
        .Q(\axi_data_fu_100_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [20]),
        .Q(tmp_s_fu_264_p4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [21]),
        .Q(tmp_s_fu_264_p4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [22]),
        .Q(tmp_s_fu_264_p4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [23]),
        .Q(tmp_s_fu_264_p4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [2]),
        .Q(\axi_data_fu_100_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [3]),
        .Q(\axi_data_fu_100_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [4]),
        .Q(\axi_data_fu_100_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [5]),
        .Q(\axi_data_fu_100_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [6]),
        .Q(\axi_data_fu_100_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [7]),
        .Q(\axi_data_fu_100_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [8]),
        .Q(tmp_1_fu_285_p4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_0 [9]),
        .Q(tmp_1_fu_285_p4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_last_fu_104_reg[0]_0 ),
        .Q(\axi_last_fu_104_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \eol_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_60 flow_control_loop_pipe_sequential_init_U
       (.AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .CO(icmp_ln545_fu_217_p2),
        .D(D),
        .E(axi_last_fu_1043_out),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_13),
        .\addr[3]_i_2 (\ap_CS_fsm_reg[6] ),
        .\addr[3]_i_2_0 (\addr[3]_i_6_n_5 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\data_p1_reg[0]_0 (\data_p1_reg[0]_0 ),
        .empty_n_reg(E),
        .\eol_reg_177_reg[0] (\icmp_ln545_reg_353_reg_n_5_[0] ),
        .\eol_reg_177_reg[0]_0 (\axi_last_fu_104_reg_n_5_[0] ),
        .\eol_reg_177_reg[0]_1 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_1(j_fu_96),
        .icmp_ln545_fu_217_p2_carry(icmp_ln545_fu_217_p2_carry_0),
        .\icmp_ln545_reg_353_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\icmp_ln545_reg_353_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_32),
        .\j_fu_96_reg[10] ({\j_fu_96_reg_n_5_[10] ,\j_fu_96_reg_n_5_[9] ,\j_fu_96_reg_n_5_[8] ,\j_fu_96_reg_n_5_[7] ,\j_fu_96_reg_n_5_[6] ,\j_fu_96_reg_n_5_[5] ,\j_fu_96_reg_n_5_[4] ,\j_fu_96_reg_n_5_[3] ,\j_fu_96_reg_n_5_[2] ,\j_fu_96_reg_n_5_[1] ,\j_fu_96_reg_n_5_[0] }),
        .\j_fu_96_reg[9] (j_4_fu_223_p2),
        .\mOutPtr_reg[4] (\mOutPtr[4]_i_3_n_5 ),
        .p_6_in_2(p_6_in_2),
        .p_9_in(p_9_in),
        .push(push),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .sof_reg_150(sof_reg_150),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_1_U0_stream_in_read(v_hcresampler_core_1_U0_stream_in_read));
  CARRY4 icmp_ln545_fu_217_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln545_fu_217_p2,icmp_ln545_fu_217_p2_carry_n_6,icmp_ln545_fu_217_p2_carry_n_7,icmp_ln545_fu_217_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln545_fu_217_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}));
  FDRE \icmp_ln545_reg_353_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\icmp_ln545_reg_353_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[0]),
        .Q(\j_fu_96_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[10]),
        .Q(\j_fu_96_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[1]),
        .Q(\j_fu_96_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[2]),
        .Q(\j_fu_96_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[3]),
        .Q(\j_fu_96_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[4]),
        .Q(\j_fu_96_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[5]),
        .Q(\j_fu_96_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[6]),
        .Q(\j_fu_96_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[7]),
        .Q(\j_fu_96_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[8]),
        .Q(\j_fu_96_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[9]),
        .Q(\j_fu_96_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[4]_i_3 
       (.I0(\icmp_ln545_reg_353_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\mOutPtr[4]_i_3_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_Block_entry_split_proc
   (ap_return_16_preg,
    ap_return_17_preg,
    ap_done_reg,
    ap_done_reg_reg_rep_0,
    ap_done_reg_reg_rep__0_0,
    ap_done_reg_reg_rep__1_0,
    D,
    ap_done_reg_reg_rep_1,
    in,
    ap_done_reg_reg_rep__1_1,
    ap_done_reg_reg_rep__1_2,
    ap_done_reg_reg_rep__0_1,
    ap_done_reg_reg_rep__0_2,
    ap_done_reg_reg_rep__0_3,
    ap_done_reg_reg_rep__0_4,
    \ap_return_8_preg_reg[14]_0 ,
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
    \ap_return_9_preg_reg[15]_0 ,
    \ap_return_10_preg_reg[15]_0 ,
    \ap_return_11_preg_reg[9]_0 ,
    \ap_return_12_preg_reg[9]_0 ,
    \ap_return_13_preg_reg[9]_0 ,
    \ap_return_14_preg_reg[7]_0 ,
    \ap_return_15_preg_reg[7]_0 ,
    \ap_return_18_preg_reg[10]_0 ,
    \ap_return_19_preg_reg[10]_0 ,
    ap_rst_n_inv,
    if_din,
    ap_clk,
    \ap_return_17_preg_reg[0]_0 ,
    ap_done_reg_reg_0,
    ap_done_reg_reg_rep_2,
    ap_done_reg_reg_rep__0_5,
    ap_done_reg_reg_rep__1_3,
    Q,
    \ap_return_0_preg_reg[0]_0 ,
    \ap_return_1_preg_reg[7]_0 ,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg,
    \ap_return_2_preg_reg[15]_0 ,
    \ap_return_3_preg_reg[15]_0 ,
    \ap_return_4_preg_reg[15]_0 ,
    \ap_return_4_preg_reg[9]_0 ,
    \ap_return_5_preg_reg[15]_0 ,
    \ap_return_6_preg_reg[15]_0 ,
    \ap_return_7_preg_reg[15]_0 ,
    \ap_return_8_preg_reg[15]_0 ,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
    bPassThru_422_or_420_In_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    \ap_return_8_preg_reg[14]_1 ,
    \ap_return_9_preg_reg[15]_1 ,
    \ap_return_10_preg_reg[15]_1 ,
    \ap_return_11_preg_reg[9]_1 ,
    \ap_return_12_preg_reg[9]_1 ,
    \ap_return_13_preg_reg[9]_1 ,
    \ap_return_14_preg_reg[7]_1 ,
    \ap_return_15_preg_reg[7]_1 ,
    \ap_return_18_preg_reg[10]_1 ,
    \ap_return_19_preg_reg[10]_1 );
  output ap_return_16_preg;
  output ap_return_17_preg;
  output ap_done_reg;
  output ap_done_reg_reg_rep_0;
  output ap_done_reg_reg_rep__0_0;
  output ap_done_reg_reg_rep__1_0;
  output [7:0]D;
  output [7:0]ap_done_reg_reg_rep_1;
  output [15:0]in;
  output [15:0]ap_done_reg_reg_rep__1_1;
  output [15:0]ap_done_reg_reg_rep__1_2;
  output [15:0]ap_done_reg_reg_rep__0_1;
  output [15:0]ap_done_reg_reg_rep__0_2;
  output [15:0]ap_done_reg_reg_rep__0_3;
  output [0:0]ap_done_reg_reg_rep__0_4;
  output [14:0]\ap_return_8_preg_reg[14]_0 ;
  output ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  output ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  output [15:0]\ap_return_9_preg_reg[15]_0 ;
  output [15:0]\ap_return_10_preg_reg[15]_0 ;
  output [9:0]\ap_return_11_preg_reg[9]_0 ;
  output [9:0]\ap_return_12_preg_reg[9]_0 ;
  output [9:0]\ap_return_13_preg_reg[9]_0 ;
  output [7:0]\ap_return_14_preg_reg[7]_0 ;
  output [7:0]\ap_return_15_preg_reg[7]_0 ;
  output [10:0]\ap_return_18_preg_reg[10]_0 ;
  output [10:0]\ap_return_19_preg_reg[10]_0 ;
  input ap_rst_n_inv;
  input [0:0]if_din;
  input ap_clk;
  input [0:0]\ap_return_17_preg_reg[0]_0 ;
  input ap_done_reg_reg_0;
  input ap_done_reg_reg_rep_2;
  input ap_done_reg_reg_rep__0_5;
  input ap_done_reg_reg_rep__1_3;
  input [7:0]Q;
  input \ap_return_0_preg_reg[0]_0 ;
  input [7:0]\ap_return_1_preg_reg[7]_0 ;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  input [15:0]\ap_return_2_preg_reg[15]_0 ;
  input [15:0]\ap_return_3_preg_reg[15]_0 ;
  input [15:0]\ap_return_4_preg_reg[15]_0 ;
  input \ap_return_4_preg_reg[9]_0 ;
  input [15:0]\ap_return_5_preg_reg[15]_0 ;
  input [15:0]\ap_return_6_preg_reg[15]_0 ;
  input [15:0]\ap_return_7_preg_reg[15]_0 ;
  input [0:0]\ap_return_8_preg_reg[15]_0 ;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input [14:0]\ap_return_8_preg_reg[14]_1 ;
  input [15:0]\ap_return_9_preg_reg[15]_1 ;
  input [15:0]\ap_return_10_preg_reg[15]_1 ;
  input [9:0]\ap_return_11_preg_reg[9]_1 ;
  input [9:0]\ap_return_12_preg_reg[9]_1 ;
  input [9:0]\ap_return_13_preg_reg[9]_1 ;
  input [7:0]\ap_return_14_preg_reg[7]_1 ;
  input [7:0]\ap_return_15_preg_reg[7]_1 ;
  input [10:0]\ap_return_18_preg_reg[10]_1 ;
  input [10:0]\ap_return_19_preg_reg[10]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_rep_0;
  wire [7:0]ap_done_reg_reg_rep_1;
  wire ap_done_reg_reg_rep_2;
  wire ap_done_reg_reg_rep__0_0;
  wire [15:0]ap_done_reg_reg_rep__0_1;
  wire [15:0]ap_done_reg_reg_rep__0_2;
  wire [15:0]ap_done_reg_reg_rep__0_3;
  wire [0:0]ap_done_reg_reg_rep__0_4;
  wire ap_done_reg_reg_rep__0_5;
  wire ap_done_reg_reg_rep__1_0;
  wire [15:0]ap_done_reg_reg_rep__1_1;
  wire [15:0]ap_done_reg_reg_rep__1_2;
  wire ap_done_reg_reg_rep__1_3;
  wire [7:0]ap_return_0_preg;
  wire \ap_return_0_preg_reg[0]_0 ;
  wire [15:0]\ap_return_10_preg_reg[15]_0 ;
  wire [15:0]\ap_return_10_preg_reg[15]_1 ;
  wire [9:0]\ap_return_11_preg_reg[9]_0 ;
  wire [9:0]\ap_return_11_preg_reg[9]_1 ;
  wire [9:0]\ap_return_12_preg_reg[9]_0 ;
  wire [9:0]\ap_return_12_preg_reg[9]_1 ;
  wire [9:0]\ap_return_13_preg_reg[9]_0 ;
  wire [9:0]\ap_return_13_preg_reg[9]_1 ;
  wire [7:0]\ap_return_14_preg_reg[7]_0 ;
  wire [7:0]\ap_return_14_preg_reg[7]_1 ;
  wire [7:0]\ap_return_15_preg_reg[7]_0 ;
  wire [7:0]\ap_return_15_preg_reg[7]_1 ;
  wire ap_return_16_preg;
  wire ap_return_17_preg;
  wire [0:0]\ap_return_17_preg_reg[0]_0 ;
  wire [10:0]\ap_return_18_preg_reg[10]_0 ;
  wire [10:0]\ap_return_18_preg_reg[10]_1 ;
  wire [10:0]\ap_return_19_preg_reg[10]_0 ;
  wire [10:0]\ap_return_19_preg_reg[10]_1 ;
  wire [7:0]ap_return_1_preg;
  wire [7:0]\ap_return_1_preg_reg[7]_0 ;
  wire [15:0]ap_return_2_preg;
  wire [15:0]\ap_return_2_preg_reg[15]_0 ;
  wire [15:0]ap_return_3_preg;
  wire [15:0]\ap_return_3_preg_reg[15]_0 ;
  wire [15:0]ap_return_4_preg;
  wire [15:0]\ap_return_4_preg_reg[15]_0 ;
  wire \ap_return_4_preg_reg[9]_0 ;
  wire [15:0]ap_return_5_preg;
  wire [15:0]\ap_return_5_preg_reg[15]_0 ;
  wire [15:0]ap_return_6_preg;
  wire [15:0]\ap_return_6_preg_reg[15]_0 ;
  wire [15:0]ap_return_7_preg;
  wire [15:0]\ap_return_7_preg_reg[15]_0 ;
  wire [15:15]ap_return_8_preg;
  wire [14:0]\ap_return_8_preg_reg[14]_0 ;
  wire [14:0]\ap_return_8_preg_reg[14]_1 ;
  wire [0:0]\ap_return_8_preg_reg[15]_0 ;
  wire [15:0]\ap_return_9_preg_reg[15]_0 ;
  wire [15:0]\ap_return_9_preg_reg[15]_1 ;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire [0:0]if_din;
  wire [15:0]in;

  (* ORIG_CELL_NAME = "ap_done_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_done_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2),
        .Q(ap_done_reg_reg_rep_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_done_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_5),
        .Q(ap_done_reg_reg_rep__0_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_done_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_3),
        .Q(ap_done_reg_reg_rep__1_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(Q[0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(Q[1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(Q[2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(Q[3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(Q[4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(Q[5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(Q[6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(Q[7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[7]),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [0]),
        .Q(\ap_return_10_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [10]),
        .Q(\ap_return_10_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [11]),
        .Q(\ap_return_10_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [12]),
        .Q(\ap_return_10_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [13]),
        .Q(\ap_return_10_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [14]),
        .Q(\ap_return_10_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [15]),
        .Q(\ap_return_10_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [1]),
        .Q(\ap_return_10_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [2]),
        .Q(\ap_return_10_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [3]),
        .Q(\ap_return_10_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [4]),
        .Q(\ap_return_10_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [5]),
        .Q(\ap_return_10_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [6]),
        .Q(\ap_return_10_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [7]),
        .Q(\ap_return_10_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [8]),
        .Q(\ap_return_10_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [9]),
        .Q(\ap_return_10_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [0]),
        .Q(\ap_return_11_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [1]),
        .Q(\ap_return_11_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [2]),
        .Q(\ap_return_11_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [3]),
        .Q(\ap_return_11_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [4]),
        .Q(\ap_return_11_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [5]),
        .Q(\ap_return_11_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [6]),
        .Q(\ap_return_11_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [7]),
        .Q(\ap_return_11_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [8]),
        .Q(\ap_return_11_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [9]),
        .Q(\ap_return_11_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [0]),
        .Q(\ap_return_12_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [1]),
        .Q(\ap_return_12_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [2]),
        .Q(\ap_return_12_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [3]),
        .Q(\ap_return_12_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [4]),
        .Q(\ap_return_12_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [5]),
        .Q(\ap_return_12_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [6]),
        .Q(\ap_return_12_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [7]),
        .Q(\ap_return_12_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [8]),
        .Q(\ap_return_12_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [9]),
        .Q(\ap_return_12_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [0]),
        .Q(\ap_return_13_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [1]),
        .Q(\ap_return_13_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [2]),
        .Q(\ap_return_13_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [3]),
        .Q(\ap_return_13_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [4]),
        .Q(\ap_return_13_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [5]),
        .Q(\ap_return_13_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [6]),
        .Q(\ap_return_13_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [7]),
        .Q(\ap_return_13_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [8]),
        .Q(\ap_return_13_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [9]),
        .Q(\ap_return_13_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [0]),
        .Q(\ap_return_14_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [1]),
        .Q(\ap_return_14_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [2]),
        .Q(\ap_return_14_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [3]),
        .Q(\ap_return_14_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [4]),
        .Q(\ap_return_14_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [5]),
        .Q(\ap_return_14_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [6]),
        .Q(\ap_return_14_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [7]),
        .Q(\ap_return_14_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [0]),
        .Q(\ap_return_15_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [1]),
        .Q(\ap_return_15_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [2]),
        .Q(\ap_return_15_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [3]),
        .Q(\ap_return_15_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [4]),
        .Q(\ap_return_15_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [5]),
        .Q(\ap_return_15_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [6]),
        .Q(\ap_return_15_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [7]),
        .Q(\ap_return_15_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din),
        .Q(ap_return_16_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[0]_0 ),
        .Q(ap_return_17_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [0]),
        .Q(\ap_return_18_preg_reg[10]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [10]),
        .Q(\ap_return_18_preg_reg[10]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [1]),
        .Q(\ap_return_18_preg_reg[10]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [2]),
        .Q(\ap_return_18_preg_reg[10]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [3]),
        .Q(\ap_return_18_preg_reg[10]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [4]),
        .Q(\ap_return_18_preg_reg[10]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [5]),
        .Q(\ap_return_18_preg_reg[10]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [6]),
        .Q(\ap_return_18_preg_reg[10]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [7]),
        .Q(\ap_return_18_preg_reg[10]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [8]),
        .Q(\ap_return_18_preg_reg[10]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[10]_1 [9]),
        .Q(\ap_return_18_preg_reg[10]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [0]),
        .Q(\ap_return_19_preg_reg[10]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [10]),
        .Q(\ap_return_19_preg_reg[10]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [1]),
        .Q(\ap_return_19_preg_reg[10]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [2]),
        .Q(\ap_return_19_preg_reg[10]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [3]),
        .Q(\ap_return_19_preg_reg[10]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [4]),
        .Q(\ap_return_19_preg_reg[10]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [5]),
        .Q(\ap_return_19_preg_reg[10]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [6]),
        .Q(\ap_return_19_preg_reg[10]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [7]),
        .Q(\ap_return_19_preg_reg[10]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [8]),
        .Q(\ap_return_19_preg_reg[10]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[10]_1 [9]),
        .Q(\ap_return_19_preg_reg[10]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_1_preg_reg[7]_0 [0]),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_rep_1[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_1_preg_reg[7]_0 [1]),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_rep_1[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_1_preg_reg[7]_0 [2]),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_rep_1[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_1_preg_reg[7]_0 [3]),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_rep_1[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_1_preg_reg[7]_0 [4]),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_rep_1[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_1_preg_reg[7]_0 [5]),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_rep_1[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_1_preg_reg[7]_0 [6]),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_rep_1[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_1_preg_reg[7]_0 [7]),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_rep_1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_2_preg_reg[15]_0 [9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[0]),
        .O(ap_done_reg_reg_rep__1_1[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[10]),
        .O(ap_done_reg_reg_rep__1_1[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[11]),
        .O(ap_done_reg_reg_rep__1_1[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[12]),
        .O(ap_done_reg_reg_rep__1_1[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[13]),
        .O(ap_done_reg_reg_rep__1_1[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[14]),
        .O(ap_done_reg_reg_rep__1_1[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[15]),
        .O(ap_done_reg_reg_rep__1_1[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[1]),
        .O(ap_done_reg_reg_rep__1_1[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[2]),
        .O(ap_done_reg_reg_rep__1_1[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[3]),
        .O(ap_done_reg_reg_rep__1_1[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[4]),
        .O(ap_done_reg_reg_rep__1_1[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[5]),
        .O(ap_done_reg_reg_rep__1_1[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[6]),
        .O(ap_done_reg_reg_rep__1_1[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[7]),
        .O(ap_done_reg_reg_rep__1_1[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[8]),
        .O(ap_done_reg_reg_rep__1_1[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_3_preg_reg[15]_0 [9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[9]),
        .O(ap_done_reg_reg_rep__1_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_1[9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_4_preg_reg[15]_0 [0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[0]),
        .O(ap_done_reg_reg_rep__1_2[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [10]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_4_preg[10]),
        .O(ap_done_reg_reg_rep__1_2[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [11]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_4_preg[11]),
        .O(ap_done_reg_reg_rep__1_2[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [12]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_4_preg[12]),
        .O(ap_done_reg_reg_rep__1_2[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [13]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_4_preg[13]),
        .O(ap_done_reg_reg_rep__1_2[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [14]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_4_preg[14]),
        .O(ap_done_reg_reg_rep__1_2[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [15]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_4_preg[15]),
        .O(ap_done_reg_reg_rep__1_2[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_4_preg_reg[15]_0 [1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[1]),
        .O(ap_done_reg_reg_rep__1_2[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_4_preg_reg[15]_0 [2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[2]),
        .O(ap_done_reg_reg_rep__1_2[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_4_preg_reg[15]_0 [3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[3]),
        .O(ap_done_reg_reg_rep__1_2[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_4_preg_reg[15]_0 [4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[4]),
        .O(ap_done_reg_reg_rep__1_2[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_4_preg_reg[15]_0 [5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[5]),
        .O(ap_done_reg_reg_rep__1_2[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_4_preg_reg[15]_0 [6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[6]),
        .O(ap_done_reg_reg_rep__1_2[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[7]),
        .O(ap_done_reg_reg_rep__1_2[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[8]),
        .O(ap_done_reg_reg_rep__1_2[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep__1_0),
        .I1(\ap_return_4_preg_reg[15]_0 [9]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_4_preg[9]),
        .O(ap_done_reg_reg_rep__1_2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__1_2[9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [0]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[0]),
        .O(ap_done_reg_reg_rep__0_1[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [10]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[10]),
        .O(ap_done_reg_reg_rep__0_1[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [11]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[11]),
        .O(ap_done_reg_reg_rep__0_1[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [12]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[12]),
        .O(ap_done_reg_reg_rep__0_1[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [13]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[13]),
        .O(ap_done_reg_reg_rep__0_1[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [14]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[14]),
        .O(ap_done_reg_reg_rep__0_1[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [15]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[15]),
        .O(ap_done_reg_reg_rep__0_1[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [1]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[1]),
        .O(ap_done_reg_reg_rep__0_1[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [2]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[2]),
        .O(ap_done_reg_reg_rep__0_1[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [3]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[3]),
        .O(ap_done_reg_reg_rep__0_1[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [4]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[4]),
        .O(ap_done_reg_reg_rep__0_1[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [5]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[5]),
        .O(ap_done_reg_reg_rep__0_1[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [6]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[6]),
        .O(ap_done_reg_reg_rep__0_1[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [7]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[7]),
        .O(ap_done_reg_reg_rep__0_1[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [8]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[8]),
        .O(ap_done_reg_reg_rep__0_1[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_5_preg_reg[15]_0 [9]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_5_preg[9]),
        .O(ap_done_reg_reg_rep__0_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[12]),
        .Q(ap_return_5_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[13]),
        .Q(ap_return_5_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[14]),
        .Q(ap_return_5_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[15]),
        .Q(ap_return_5_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_1[9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [0]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[0]),
        .O(ap_done_reg_reg_rep__0_2[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [10]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[10]),
        .O(ap_done_reg_reg_rep__0_2[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [11]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[11]),
        .O(ap_done_reg_reg_rep__0_2[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [12]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[12]),
        .O(ap_done_reg_reg_rep__0_2[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [13]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[13]),
        .O(ap_done_reg_reg_rep__0_2[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [14]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[14]),
        .O(ap_done_reg_reg_rep__0_2[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [15]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[15]),
        .O(ap_done_reg_reg_rep__0_2[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [1]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[1]),
        .O(ap_done_reg_reg_rep__0_2[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [2]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[2]),
        .O(ap_done_reg_reg_rep__0_2[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [3]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[3]),
        .O(ap_done_reg_reg_rep__0_2[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [4]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[4]),
        .O(ap_done_reg_reg_rep__0_2[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [5]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[5]),
        .O(ap_done_reg_reg_rep__0_2[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [6]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[6]),
        .O(ap_done_reg_reg_rep__0_2[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [7]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[7]),
        .O(ap_done_reg_reg_rep__0_2[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [8]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[8]),
        .O(ap_done_reg_reg_rep__0_2[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_6_preg_reg[15]_0 [9]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_6_preg[9]),
        .O(ap_done_reg_reg_rep__0_2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[10]),
        .Q(ap_return_6_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[11]),
        .Q(ap_return_6_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[12]),
        .Q(ap_return_6_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[13]),
        .Q(ap_return_6_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[14]),
        .Q(ap_return_6_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[15]),
        .Q(ap_return_6_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[8]),
        .Q(ap_return_6_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_2[9]),
        .Q(ap_return_6_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [0]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[0]),
        .O(ap_done_reg_reg_rep__0_3[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [10]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[10]),
        .O(ap_done_reg_reg_rep__0_3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [11]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[11]),
        .O(ap_done_reg_reg_rep__0_3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [12]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[12]),
        .O(ap_done_reg_reg_rep__0_3[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [13]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[13]),
        .O(ap_done_reg_reg_rep__0_3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [14]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[14]),
        .O(ap_done_reg_reg_rep__0_3[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [15]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[15]),
        .O(ap_done_reg_reg_rep__0_3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [1]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[1]),
        .O(ap_done_reg_reg_rep__0_3[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [2]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[2]),
        .O(ap_done_reg_reg_rep__0_3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [3]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[3]),
        .O(ap_done_reg_reg_rep__0_3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [4]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[4]),
        .O(ap_done_reg_reg_rep__0_3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [5]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[5]),
        .O(ap_done_reg_reg_rep__0_3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [6]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[6]),
        .O(ap_done_reg_reg_rep__0_3[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [7]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[7]),
        .O(ap_done_reg_reg_rep__0_3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [8]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[8]),
        .O(ap_done_reg_reg_rep__0_3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_7_preg_reg[15]_0 [9]),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_7_preg[9]),
        .O(ap_done_reg_reg_rep__0_3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_3[9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep__0_0),
        .I1(\ap_return_8_preg_reg[15]_0 ),
        .I2(\ap_return_4_preg_reg[9]_0 ),
        .I3(ap_return_8_preg),
        .O(ap_done_reg_reg_rep__0_4));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [0]),
        .Q(\ap_return_8_preg_reg[14]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [10]),
        .Q(\ap_return_8_preg_reg[14]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [11]),
        .Q(\ap_return_8_preg_reg[14]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [12]),
        .Q(\ap_return_8_preg_reg[14]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [13]),
        .Q(\ap_return_8_preg_reg[14]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [14]),
        .Q(\ap_return_8_preg_reg[14]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep__0_4),
        .Q(ap_return_8_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [1]),
        .Q(\ap_return_8_preg_reg[14]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [2]),
        .Q(\ap_return_8_preg_reg[14]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [3]),
        .Q(\ap_return_8_preg_reg[14]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [4]),
        .Q(\ap_return_8_preg_reg[14]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [5]),
        .Q(\ap_return_8_preg_reg[14]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [6]),
        .Q(\ap_return_8_preg_reg[14]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [7]),
        .Q(\ap_return_8_preg_reg[14]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [8]),
        .Q(\ap_return_8_preg_reg[14]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [9]),
        .Q(\ap_return_8_preg_reg[14]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [0]),
        .Q(\ap_return_9_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [10]),
        .Q(\ap_return_9_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [11]),
        .Q(\ap_return_9_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [12]),
        .Q(\ap_return_9_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [13]),
        .Q(\ap_return_9_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [14]),
        .Q(\ap_return_9_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [15]),
        .Q(\ap_return_9_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [1]),
        .Q(\ap_return_9_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [2]),
        .Q(\ap_return_9_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [3]),
        .Q(\ap_return_9_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [4]),
        .Q(\ap_return_9_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [5]),
        .Q(\ap_return_9_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [6]),
        .Q(\ap_return_9_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [7]),
        .Q(\ap_return_9_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [8]),
        .Q(\ap_return_9_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [9]),
        .Q(\ap_return_9_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_2
       (.I0(ap_done_reg_reg_rep_0),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I2(bPassThru_422_or_420_In_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .O(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1
       (.I0(ap_done_reg_reg_rep_0),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg),
        .O(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_CTRL_s_axi
   (in,
    int_ap_start_reg_rep__1_0,
    \int_K33_reg[15]_0 ,
    int_ap_start_reg_rep_0,
    \int_ROffset_reg[9]_0 ,
    \int_GOffset_reg[9]_0 ,
    int_ap_start_reg_rep__0_0,
    \int_BOffset_reg[9]_0 ,
    \int_ClampMin_reg[7]_0 ,
    \int_ClipMax_reg[7]_0 ,
    D,
    \int_height_reg[10]_0 ,
    ap_rst_n_0,
    Block_entry_split_proc_U0_ap_start,
    Block_entry_split_proc_U0_ap_done,
    if_din,
    InVideoFormat,
    ap_done_reg_reg,
    OutVideoFormat,
    \int_K31_reg[14]_0 ,
    \int_K31_reg[15]_0 ,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    ap_rst_n_inv,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    K11,
    K12,
    K13,
    K21,
    K22,
    K23,
    s_axi_CTRL_RDATA,
    interrupt,
    \ap_return_16_preg_reg[0] ,
    \ap_return_9_preg_reg[15] ,
    \ap_return_9_preg_reg[14] ,
    \ap_return_10_preg_reg[15] ,
    \ap_return_11_preg_reg[9] ,
    \ap_return_12_preg_reg[9] ,
    \ap_return_12_preg_reg[9]_0 ,
    \ap_return_13_preg_reg[9] ,
    \ap_return_14_preg_reg[7] ,
    \ap_return_15_preg_reg[7] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_rst_n,
    ap_done_reg,
    Block_entry_split_proc_U0_ap_continue,
    ap_return_16_preg,
    ap_return_17_preg,
    \ap_return_8_preg_reg[14] ,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    ap_clk,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    ap_idle);
  output [15:0]in;
  output int_ap_start_reg_rep__1_0;
  output [15:0]\int_K33_reg[15]_0 ;
  output int_ap_start_reg_rep_0;
  output [9:0]\int_ROffset_reg[9]_0 ;
  output [9:0]\int_GOffset_reg[9]_0 ;
  output int_ap_start_reg_rep__0_0;
  output [9:0]\int_BOffset_reg[9]_0 ;
  output [7:0]\int_ClampMin_reg[7]_0 ;
  output [7:0]\int_ClipMax_reg[7]_0 ;
  output [10:0]D;
  output [10:0]\int_height_reg[10]_0 ;
  output ap_rst_n_0;
  output Block_entry_split_proc_U0_ap_start;
  output Block_entry_split_proc_U0_ap_done;
  output [0:0]if_din;
  output [7:0]InVideoFormat;
  output [0:0]ap_done_reg_reg;
  output [7:0]OutVideoFormat;
  output [14:0]\int_K31_reg[14]_0 ;
  output [0:0]\int_K31_reg[15]_0 ;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output ap_rst_n_3;
  output ap_rst_n_inv;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output [15:0]K11;
  output [15:0]K12;
  output [15:0]K13;
  output [15:0]K21;
  output [15:0]K22;
  output [15:0]K23;
  output [15:0]s_axi_CTRL_RDATA;
  output interrupt;
  input \ap_return_16_preg_reg[0] ;
  input [15:0]\ap_return_9_preg_reg[15] ;
  input \ap_return_9_preg_reg[14] ;
  input [15:0]\ap_return_10_preg_reg[15] ;
  input [9:0]\ap_return_11_preg_reg[9] ;
  input \ap_return_12_preg_reg[9] ;
  input [9:0]\ap_return_12_preg_reg[9]_0 ;
  input [9:0]\ap_return_13_preg_reg[9] ;
  input [7:0]\ap_return_14_preg_reg[7] ;
  input [7:0]\ap_return_15_preg_reg[7] ;
  input [10:0]\SRL_SIG_reg[0][10] ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_rst_n;
  input ap_done_reg;
  input Block_entry_split_proc_U0_ap_continue;
  input ap_return_16_preg;
  input ap_return_17_preg;
  input [14:0]\ap_return_8_preg_reg[14] ;
  input s_axi_CTRL_ARVALID;
  input [7:0]s_axi_CTRL_ARADDR;
  input ap_clk;
  input [5:0]s_axi_CTRL_AWADDR;
  input [15:0]s_axi_CTRL_WDATA;
  input [1:0]s_axi_CTRL_WSTRB;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input ap_idle;

  wire [9:0]BOffset;
  wire Block_entry_split_proc_U0_ap_continue;
  wire Block_entry_split_proc_U0_ap_done;
  wire Block_entry_split_proc_U0_ap_start;
  wire [7:0]ClampMin;
  wire [7:0]ClipMax;
  wire [10:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [9:0]GOffset;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K12;
  wire [15:0]K13;
  wire [15:0]K21;
  wire [15:0]K22;
  wire [15:0]K23;
  wire [14:0]K31;
  wire [15:0]K32;
  wire [15:0]K33;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [7:0]OutVideoFormat;
  wire [9:0]ROffset;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [0:0]ap_done_reg_reg;
  wire ap_idle;
  wire [15:0]\ap_return_10_preg_reg[15] ;
  wire [9:0]\ap_return_11_preg_reg[9] ;
  wire \ap_return_12_preg_reg[9] ;
  wire [9:0]\ap_return_12_preg_reg[9]_0 ;
  wire [9:0]\ap_return_13_preg_reg[9] ;
  wire [7:0]\ap_return_14_preg_reg[7] ;
  wire [7:0]\ap_return_15_preg_reg[7] ;
  wire ap_return_16_preg;
  wire \ap_return_16_preg[0]_i_2_n_5 ;
  wire \ap_return_16_preg_reg[0] ;
  wire ap_return_17_preg;
  wire \ap_return_17_preg[0]_i_2_n_5 ;
  wire [14:0]\ap_return_8_preg_reg[14] ;
  wire \ap_return_9_preg_reg[14] ;
  wire [15:0]\ap_return_9_preg_reg[15] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire [10:0]height;
  wire [0:0]if_din;
  wire [15:0]in;
  wire [9:0]int_BOffset0;
  wire \int_BOffset[9]_i_1_n_5 ;
  wire [9:0]\int_BOffset_reg[9]_0 ;
  wire [7:0]int_ClampMin0;
  wire \int_ClampMin[7]_i_1_n_5 ;
  wire [7:0]\int_ClampMin_reg[7]_0 ;
  wire [7:0]int_ClipMax0;
  wire \int_ClipMax[7]_i_1_n_5 ;
  wire [7:0]\int_ClipMax_reg[7]_0 ;
  wire [9:0]int_GOffset0;
  wire \int_GOffset[9]_i_1_n_5 ;
  wire [9:0]\int_GOffset_reg[9]_0 ;
  wire [7:0]int_InVideoFormat0;
  wire \int_InVideoFormat[7]_i_1_n_5 ;
  wire \int_InVideoFormat[7]_i_3_n_5 ;
  wire [15:0]int_K110;
  wire \int_K11[15]_i_1_n_5 ;
  wire \int_K11[15]_i_3_n_5 ;
  wire [15:0]int_K120;
  wire \int_K12[15]_i_1_n_5 ;
  wire [15:0]int_K130;
  wire \int_K13[15]_i_1_n_5 ;
  wire [15:0]int_K210;
  wire \int_K21[15]_i_1_n_5 ;
  wire [15:0]int_K220;
  wire \int_K22[15]_i_1_n_5 ;
  wire [15:0]int_K230;
  wire \int_K23[15]_i_1_n_5 ;
  wire [15:0]int_K310;
  wire \int_K31[15]_i_1_n_5 ;
  wire \int_K31[15]_i_3_n_5 ;
  wire [14:0]\int_K31_reg[14]_0 ;
  wire [0:0]\int_K31_reg[15]_0 ;
  wire [15:0]int_K320;
  wire \int_K32[15]_i_1_n_5 ;
  wire [15:0]int_K330;
  wire \int_K33[15]_i_1_n_5 ;
  wire [15:0]\int_K33_reg[15]_0 ;
  wire [7:0]int_OutVideoFormat0;
  wire \int_OutVideoFormat[7]_i_1_n_5 ;
  wire [9:0]int_ROffset0;
  wire \int_ROffset[9]_i_1_n_5 ;
  wire [9:0]\int_ROffset_reg[9]_0 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_reg_rep_0;
  wire int_ap_start_reg_rep__0_0;
  wire int_ap_start_reg_rep__1_0;
  wire int_ap_start_rep_i_1__0_n_5;
  wire int_ap_start_rep_i_1__1_n_5;
  wire int_ap_start_rep_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire [10:0]\int_height_reg[10]_0 ;
  wire \int_height_reg_n_5_[11] ;
  wire \int_height_reg_n_5_[12] ;
  wire \int_height_reg_n_5_[13] ;
  wire \int_height_reg_n_5_[14] ;
  wire \int_height_reg_n_5_[15] ;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire \int_width_reg_n_5_[11] ;
  wire \int_width_reg_n_5_[12] ;
  wire \int_width_reg_n_5_[13] ;
  wire \int_width_reg_n_5_[14] ;
  wire \int_width_reg_n_5_[15] ;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_18_in;
  wire \rdata[0]_i_10_n_5 ;
  wire \rdata[0]_i_11_n_5 ;
  wire \rdata[0]_i_12_n_5 ;
  wire \rdata[0]_i_1_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_6_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[0]_i_8_n_5 ;
  wire \rdata[0]_i_9_n_5 ;
  wire \rdata[10]_i_4_n_5 ;
  wire \rdata[10]_i_5_n_5 ;
  wire \rdata[10]_i_6_n_5 ;
  wire \rdata[10]_i_7_n_5 ;
  wire \rdata[11]_i_4_n_5 ;
  wire \rdata[11]_i_5_n_5 ;
  wire \rdata[11]_i_6_n_5 ;
  wire \rdata[11]_i_7_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[12]_i_6_n_5 ;
  wire \rdata[12]_i_7_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_5_n_5 ;
  wire \rdata[13]_i_6_n_5 ;
  wire \rdata[13]_i_7_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[14]_i_6_n_5 ;
  wire \rdata[14]_i_7_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_6_n_5 ;
  wire \rdata[15]_i_7_n_5 ;
  wire \rdata[15]_i_8_n_5 ;
  wire \rdata[15]_i_9_n_5 ;
  wire \rdata[1]_i_10_n_5 ;
  wire \rdata[1]_i_11_n_5 ;
  wire \rdata[1]_i_12_n_5 ;
  wire \rdata[1]_i_1_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_6_n_5 ;
  wire \rdata[1]_i_7_n_5 ;
  wire \rdata[1]_i_8_n_5 ;
  wire \rdata[1]_i_9_n_5 ;
  wire \rdata[2]_i_1_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_3_n_5 ;
  wire \rdata[2]_i_4_n_5 ;
  wire \rdata[2]_i_5_n_5 ;
  wire \rdata[2]_i_6_n_5 ;
  wire \rdata[2]_i_7_n_5 ;
  wire \rdata[2]_i_8_n_5 ;
  wire \rdata[2]_i_9_n_5 ;
  wire \rdata[3]_i_1_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[3]_i_4_n_5 ;
  wire \rdata[3]_i_5_n_5 ;
  wire \rdata[3]_i_6_n_5 ;
  wire \rdata[3]_i_7_n_5 ;
  wire \rdata[3]_i_8_n_5 ;
  wire \rdata[3]_i_9_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_4_n_5 ;
  wire \rdata[4]_i_5_n_5 ;
  wire \rdata[4]_i_6_n_5 ;
  wire \rdata[4]_i_7_n_5 ;
  wire \rdata[4]_i_8_n_5 ;
  wire \rdata[4]_i_9_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_4_n_5 ;
  wire \rdata[5]_i_5_n_5 ;
  wire \rdata[5]_i_6_n_5 ;
  wire \rdata[5]_i_7_n_5 ;
  wire \rdata[5]_i_8_n_5 ;
  wire \rdata[5]_i_9_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_4_n_5 ;
  wire \rdata[6]_i_5_n_5 ;
  wire \rdata[6]_i_6_n_5 ;
  wire \rdata[6]_i_7_n_5 ;
  wire \rdata[6]_i_8_n_5 ;
  wire \rdata[6]_i_9_n_5 ;
  wire \rdata[7]_i_1_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_3_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[7]_i_5_n_5 ;
  wire \rdata[7]_i_6_n_5 ;
  wire \rdata[7]_i_7_n_5 ;
  wire \rdata[7]_i_8_n_5 ;
  wire \rdata[7]_i_9_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[8]_i_4_n_5 ;
  wire \rdata[8]_i_5_n_5 ;
  wire \rdata[8]_i_6_n_5 ;
  wire \rdata[8]_i_7_n_5 ;
  wire \rdata[8]_i_8_n_5 ;
  wire \rdata[8]_i_9_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire \rdata[9]_i_4_n_5 ;
  wire \rdata[9]_i_5_n_5 ;
  wire \rdata[9]_i_6_n_5 ;
  wire \rdata[9]_i_7_n_5 ;
  wire \rdata[9]_i_8_n_5 ;
  wire \rdata[9]_i_9_n_5 ;
  wire \rdata_reg[10]_i_1_n_5 ;
  wire \rdata_reg[10]_i_2_n_5 ;
  wire \rdata_reg[10]_i_3_n_5 ;
  wire \rdata_reg[11]_i_1_n_5 ;
  wire \rdata_reg[11]_i_2_n_5 ;
  wire \rdata_reg[11]_i_3_n_5 ;
  wire \rdata_reg[12]_i_1_n_5 ;
  wire \rdata_reg[12]_i_2_n_5 ;
  wire \rdata_reg[12]_i_3_n_5 ;
  wire \rdata_reg[13]_i_1_n_5 ;
  wire \rdata_reg[13]_i_2_n_5 ;
  wire \rdata_reg[13]_i_3_n_5 ;
  wire \rdata_reg[14]_i_1_n_5 ;
  wire \rdata_reg[14]_i_2_n_5 ;
  wire \rdata_reg[14]_i_3_n_5 ;
  wire \rdata_reg[15]_i_3_n_5 ;
  wire \rdata_reg[15]_i_4_n_5 ;
  wire \rdata_reg[15]_i_5_n_5 ;
  wire \rdata_reg[8]_i_2_n_5 ;
  wire \rdata_reg[8]_i_3_n_5 ;
  wire \rdata_reg[9]_i_2_n_5 ;
  wire \rdata_reg[9]_i_3_n_5 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire [10:0]width;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_CTRL_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(Block_entry_split_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(Block_entry_split_proc_U0_ap_continue),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_done_reg_rep_i_1
       (.I0(ap_rst_n),
        .I1(Block_entry_split_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(Block_entry_split_proc_U0_ap_continue),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_done_reg_rep_i_1__0
       (.I0(ap_rst_n),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(Block_entry_split_proc_U0_ap_continue),
        .O(ap_rst_n_2));
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_done_reg_rep_i_1__1
       (.I0(ap_rst_n),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(Block_entry_split_proc_U0_ap_continue),
        .O(ap_rst_n_3));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[0]_i_1 
       (.I0(K33[0]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [0]),
        .O(\int_K33_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[10]_i_1 
       (.I0(K33[10]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [10]),
        .O(\int_K33_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[11]_i_1 
       (.I0(K33[11]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [11]),
        .O(\int_K33_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[12]_i_1 
       (.I0(K33[12]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [12]),
        .O(\int_K33_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[13]_i_1 
       (.I0(K33[13]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [13]),
        .O(\int_K33_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[14]_i_1 
       (.I0(K33[14]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [14]),
        .O(\int_K33_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[15]_i_1 
       (.I0(K33[15]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [15]),
        .O(\int_K33_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[1]_i_1 
       (.I0(K33[1]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [1]),
        .O(\int_K33_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[2]_i_1 
       (.I0(K33[2]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [2]),
        .O(\int_K33_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[3]_i_1 
       (.I0(K33[3]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [3]),
        .O(\int_K33_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[4]_i_1 
       (.I0(K33[4]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [4]),
        .O(\int_K33_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[5]_i_1 
       (.I0(K33[5]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [5]),
        .O(\int_K33_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[6]_i_1 
       (.I0(K33[6]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [6]),
        .O(\int_K33_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[7]_i_1 
       (.I0(K33[7]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [7]),
        .O(\int_K33_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[8]_i_1 
       (.I0(K33[8]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [8]),
        .O(\int_K33_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[9]_i_1 
       (.I0(K33[9]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_10_preg_reg[15] [9]),
        .O(\int_K33_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[0]_i_1 
       (.I0(ROffset[0]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [0]),
        .O(\int_ROffset_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[1]_i_1 
       (.I0(ROffset[1]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [1]),
        .O(\int_ROffset_reg[9]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[2]_i_1 
       (.I0(ROffset[2]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [2]),
        .O(\int_ROffset_reg[9]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[3]_i_1 
       (.I0(ROffset[3]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [3]),
        .O(\int_ROffset_reg[9]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[4]_i_1 
       (.I0(ROffset[4]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [4]),
        .O(\int_ROffset_reg[9]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[5]_i_1 
       (.I0(ROffset[5]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [5]),
        .O(\int_ROffset_reg[9]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[6]_i_1 
       (.I0(ROffset[6]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [6]),
        .O(\int_ROffset_reg[9]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[7]_i_1 
       (.I0(ROffset[7]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [7]),
        .O(\int_ROffset_reg[9]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[8]_i_1 
       (.I0(ROffset[8]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [8]),
        .O(\int_ROffset_reg[9]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[9]_i_1 
       (.I0(ROffset[9]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_11_preg_reg[9] [9]),
        .O(\int_ROffset_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[0]_i_1 
       (.I0(GOffset[0]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [0]),
        .O(\int_GOffset_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[1]_i_1 
       (.I0(GOffset[1]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [1]),
        .O(\int_GOffset_reg[9]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[2]_i_1 
       (.I0(GOffset[2]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [2]),
        .O(\int_GOffset_reg[9]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[3]_i_1 
       (.I0(GOffset[3]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [3]),
        .O(\int_GOffset_reg[9]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[4]_i_1 
       (.I0(GOffset[4]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [4]),
        .O(\int_GOffset_reg[9]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[5]_i_1 
       (.I0(GOffset[5]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [5]),
        .O(\int_GOffset_reg[9]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[6]_i_1 
       (.I0(GOffset[6]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [6]),
        .O(\int_GOffset_reg[9]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[7]_i_1 
       (.I0(GOffset[7]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [7]),
        .O(\int_GOffset_reg[9]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[8]_i_1 
       (.I0(GOffset[8]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [8]),
        .O(\int_GOffset_reg[9]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[9]_i_1 
       (.I0(GOffset[9]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_12_preg_reg[9]_0 [9]),
        .O(\int_GOffset_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[0]_i_1 
       (.I0(BOffset[0]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [0]),
        .O(\int_BOffset_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[1]_i_1 
       (.I0(BOffset[1]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [1]),
        .O(\int_BOffset_reg[9]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[2]_i_1 
       (.I0(BOffset[2]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [2]),
        .O(\int_BOffset_reg[9]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[3]_i_1 
       (.I0(BOffset[3]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [3]),
        .O(\int_BOffset_reg[9]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[4]_i_1 
       (.I0(BOffset[4]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [4]),
        .O(\int_BOffset_reg[9]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[5]_i_1 
       (.I0(BOffset[5]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [5]),
        .O(\int_BOffset_reg[9]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[6]_i_1 
       (.I0(BOffset[6]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [6]),
        .O(\int_BOffset_reg[9]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[7]_i_1 
       (.I0(BOffset[7]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [7]),
        .O(\int_BOffset_reg[9]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[8]_i_1 
       (.I0(BOffset[8]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [8]),
        .O(\int_BOffset_reg[9]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[9]_i_1 
       (.I0(BOffset[9]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_13_preg_reg[9] [9]),
        .O(\int_BOffset_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[0]_i_1 
       (.I0(ClampMin[0]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_14_preg_reg[7] [0]),
        .O(\int_ClampMin_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[1]_i_1 
       (.I0(ClampMin[1]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_14_preg_reg[7] [1]),
        .O(\int_ClampMin_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[2]_i_1 
       (.I0(ClampMin[2]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_14_preg_reg[7] [2]),
        .O(\int_ClampMin_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[3]_i_1 
       (.I0(ClampMin[3]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_14_preg_reg[7] [3]),
        .O(\int_ClampMin_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[4]_i_1 
       (.I0(ClampMin[4]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_14_preg_reg[7] [4]),
        .O(\int_ClampMin_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[5]_i_1 
       (.I0(ClampMin[5]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_14_preg_reg[7] [5]),
        .O(\int_ClampMin_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[6]_i_1 
       (.I0(ClampMin[6]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_14_preg_reg[7] [6]),
        .O(\int_ClampMin_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[7]_i_1 
       (.I0(ClampMin[7]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_14_preg_reg[7] [7]),
        .O(\int_ClampMin_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[0]_i_1 
       (.I0(ClipMax[0]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_15_preg_reg[7] [0]),
        .O(\int_ClipMax_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[1]_i_1 
       (.I0(ClipMax[1]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_15_preg_reg[7] [1]),
        .O(\int_ClipMax_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[2]_i_1 
       (.I0(ClipMax[2]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_15_preg_reg[7] [2]),
        .O(\int_ClipMax_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[3]_i_1 
       (.I0(ClipMax[3]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_15_preg_reg[7] [3]),
        .O(\int_ClipMax_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[4]_i_1 
       (.I0(ClipMax[4]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_15_preg_reg[7] [4]),
        .O(\int_ClipMax_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[5]_i_1 
       (.I0(ClipMax[5]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_15_preg_reg[7] [5]),
        .O(\int_ClipMax_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[6]_i_1 
       (.I0(ClipMax[6]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_15_preg_reg[7] [6]),
        .O(\int_ClipMax_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[7]_i_1 
       (.I0(ClipMax[7]),
        .I1(int_ap_start_reg_rep__0_0),
        .I2(\ap_return_12_preg_reg[9] ),
        .I3(\ap_return_15_preg_reg[7] [7]),
        .O(\int_ClipMax_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFEFF5400)) 
    \ap_return_16_preg[0]_i_1 
       (.I0(\ap_return_16_preg_reg[0] ),
        .I1(\ap_return_16_preg[0]_i_2_n_5 ),
        .I2(InVideoFormat[6]),
        .I3(int_ap_start_reg_rep_0),
        .I4(ap_return_16_preg),
        .O(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_return_16_preg[0]_i_2 
       (.I0(InVideoFormat[5]),
        .I1(InVideoFormat[3]),
        .I2(InVideoFormat[2]),
        .I3(InVideoFormat[1]),
        .I4(InVideoFormat[7]),
        .I5(InVideoFormat[4]),
        .O(\ap_return_16_preg[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEFF5400)) 
    \ap_return_17_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_17_preg[0]_i_2_n_5 ),
        .I2(OutVideoFormat[6]),
        .I3(Block_entry_split_proc_U0_ap_start),
        .I4(ap_return_17_preg),
        .O(ap_done_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_return_17_preg[0]_i_2 
       (.I0(OutVideoFormat[5]),
        .I1(OutVideoFormat[3]),
        .I2(OutVideoFormat[2]),
        .I3(OutVideoFormat[1]),
        .I4(OutVideoFormat[7]),
        .I5(OutVideoFormat[4]),
        .O(\ap_return_17_preg[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[0]_i_1 
       (.I0(width[0]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[10]_i_1 
       (.I0(width[10]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[1]_i_1 
       (.I0(width[1]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[2]_i_1 
       (.I0(width[2]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[3]_i_1 
       (.I0(width[3]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[4]_i_1 
       (.I0(width[4]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[5]_i_1 
       (.I0(width[5]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[6]_i_1 
       (.I0(width[6]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[7]_i_1 
       (.I0(width[7]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[8]_i_1 
       (.I0(width[8]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_18_preg[9]_i_1 
       (.I0(width[9]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10] [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[0]_i_1 
       (.I0(height[0]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [0]),
        .O(\int_height_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[10]_i_1 
       (.I0(height[10]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [10]),
        .O(\int_height_reg[10]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[1]_i_1 
       (.I0(height[1]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [1]),
        .O(\int_height_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[2]_i_1 
       (.I0(height[2]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [2]),
        .O(\int_height_reg[10]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[3]_i_1 
       (.I0(height[3]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [3]),
        .O(\int_height_reg[10]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[4]_i_1 
       (.I0(height[4]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [4]),
        .O(\int_height_reg[10]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[5]_i_1 
       (.I0(height[5]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [5]),
        .O(\int_height_reg[10]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[6]_i_1 
       (.I0(height[6]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [6]),
        .O(\int_height_reg[10]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[7]_i_1 
       (.I0(height[7]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [7]),
        .O(\int_height_reg[10]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[8]_i_1 
       (.I0(height[8]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [8]),
        .O(\int_height_reg[10]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_19_preg[9]_i_1 
       (.I0(height[9]),
        .I1(int_ap_start_reg_rep_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\SRL_SIG_reg[0][10]_0 [9]),
        .O(\int_height_reg[10]_0 [9]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[0]_i_1 
       (.I0(K31[0]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [0]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[10]_i_1 
       (.I0(K31[10]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [10]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [10]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[11]_i_1 
       (.I0(K31[11]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [11]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [11]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[12]_i_1 
       (.I0(K31[12]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [12]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [12]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[13]_i_1 
       (.I0(K31[13]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [13]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [13]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[14]_i_1 
       (.I0(K31[14]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [14]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [14]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[1]_i_1 
       (.I0(K31[1]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [1]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[2]_i_1 
       (.I0(K31[2]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [2]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[3]_i_1 
       (.I0(K31[3]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [3]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [3]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[4]_i_1 
       (.I0(K31[4]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [4]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [4]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[5]_i_1 
       (.I0(K31[5]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [5]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [5]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[6]_i_1 
       (.I0(K31[6]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [6]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [6]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[7]_i_1 
       (.I0(K31[7]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [7]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [7]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[8]_i_1 
       (.I0(K31[8]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [8]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [8]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \ap_return_8_preg[9]_i_1 
       (.I0(K31[9]),
        .I1(\ap_return_9_preg_reg[14] ),
        .I2(\ap_return_8_preg_reg[14] [9]),
        .I3(int_ap_start_reg_rep__1_0),
        .O(\int_K31_reg[14]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[0]_i_1 
       (.I0(K32[0]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[10]_i_1 
       (.I0(K32[10]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[11]_i_1 
       (.I0(K32[11]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[12]_i_1 
       (.I0(K32[12]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[13]_i_1 
       (.I0(K32[13]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[14]_i_1 
       (.I0(K32[14]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[15]_i_1 
       (.I0(K32[15]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_16_preg_reg[0] ),
        .I3(\ap_return_9_preg_reg[15] [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[1]_i_1 
       (.I0(K32[1]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[2]_i_1 
       (.I0(K32[2]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[3]_i_1 
       (.I0(K32[3]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[4]_i_1 
       (.I0(K32[4]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[5]_i_1 
       (.I0(K32[5]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[6]_i_1 
       (.I0(K32[6]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[7]_i_1 
       (.I0(K32[7]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[8]_i_1 
       (.I0(K32[8]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[9]_i_1 
       (.I0(K32[9]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(\ap_return_9_preg_reg[14] ),
        .I3(\ap_return_9_preg_reg[15] [9]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_18_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_4
       (.I0(int_ap_start_reg_rep_0),
        .I1(\ap_return_16_preg_reg[0] ),
        .O(Block_entry_split_proc_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[0]),
        .O(int_BOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[1]),
        .O(int_BOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[2]),
        .O(int_BOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[3]),
        .O(int_BOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[4]),
        .O(int_BOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[5]),
        .O(int_BOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[6]),
        .O(int_BOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[7]),
        .O(int_BOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[8]),
        .O(int_BOffset0[8]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_BOffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_K31[15]_i_3_n_5 ),
        .O(\int_BOffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[9]),
        .O(int_BOffset0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[0]),
        .Q(BOffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[1]),
        .Q(BOffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[2]),
        .Q(BOffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[3]),
        .Q(BOffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[4]),
        .Q(BOffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[5]),
        .Q(BOffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[6]),
        .Q(BOffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[7]),
        .Q(BOffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[8]),
        .Q(BOffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[9]),
        .Q(BOffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[0]),
        .O(int_ClampMin0[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[1]),
        .O(int_ClampMin0[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[2]),
        .O(int_ClampMin0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[3]),
        .O(int_ClampMin0[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[4]),
        .O(int_ClampMin0[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[5]),
        .O(int_ClampMin0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[6]),
        .O(int_ClampMin0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_ClampMin[7]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_ClampMin[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[7]),
        .O(int_ClampMin0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[0]),
        .Q(ClampMin[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[1]),
        .Q(ClampMin[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[2]),
        .Q(ClampMin[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[3]),
        .Q(ClampMin[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[4]),
        .Q(ClampMin[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[5]),
        .Q(ClampMin[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[6]),
        .Q(ClampMin[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[7]),
        .Q(ClampMin[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[0]),
        .O(int_ClipMax0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[1]),
        .O(int_ClipMax0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[2]),
        .O(int_ClipMax0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[3]),
        .O(int_ClipMax0[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[4]),
        .O(int_ClipMax0[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[5]),
        .O(int_ClipMax0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[6]),
        .O(int_ClipMax0[6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_ClipMax[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_K31[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_ClipMax[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[7]),
        .O(int_ClipMax0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[0]),
        .Q(ClipMax[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[1]),
        .Q(ClipMax[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[2]),
        .Q(ClipMax[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[3]),
        .Q(ClipMax[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[4]),
        .Q(ClipMax[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[5]),
        .Q(ClipMax[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[6]),
        .Q(ClipMax[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[7]),
        .Q(ClipMax[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[0]),
        .O(int_GOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[1]),
        .O(int_GOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[2]),
        .O(int_GOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[3]),
        .O(int_GOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[4]),
        .O(int_GOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[5]),
        .O(int_GOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[6]),
        .O(int_GOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[7]),
        .O(int_GOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[8]),
        .O(int_GOffset0[8]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_GOffset[9]_i_1 
       (.I0(\int_K31[15]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_GOffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[9]),
        .O(int_GOffset0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[0]),
        .Q(GOffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[1]),
        .Q(GOffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[2]),
        .Q(GOffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[3]),
        .Q(GOffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[4]),
        .Q(GOffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[5]),
        .Q(GOffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[6]),
        .Q(GOffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[7]),
        .Q(GOffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[8]),
        .Q(GOffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[9]),
        .Q(GOffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[0]),
        .O(int_InVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[1]),
        .O(int_InVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[2]),
        .O(int_InVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[3]),
        .O(int_InVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[4]),
        .O(int_InVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[5]),
        .O(int_InVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[6]),
        .O(int_InVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_InVideoFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_InVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[7]),
        .O(int_InVideoFormat0[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_InVideoFormat[7]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\waddr_reg_n_5_[6] ),
        .O(\int_InVideoFormat[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[0]),
        .Q(InVideoFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[1]),
        .Q(InVideoFormat[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[2]),
        .Q(InVideoFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[3]),
        .Q(InVideoFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[4]),
        .Q(InVideoFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[5]),
        .Q(InVideoFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[6]),
        .Q(InVideoFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[7]),
        .Q(InVideoFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[0]),
        .O(int_K110[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[10]),
        .O(int_K110[10]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[11]),
        .O(int_K110[11]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[12]),
        .O(int_K110[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[13]),
        .O(int_K110[13]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[14]),
        .O(int_K110[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_K11[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_K11[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_K11[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[15]),
        .O(int_K110[15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_K11[15]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[2] ),
        .O(\int_K11[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[1]),
        .O(int_K110[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[2]),
        .O(int_K110[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[3]),
        .O(int_K110[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[4]),
        .O(int_K110[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[5]),
        .O(int_K110[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[6]),
        .O(int_K110[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[7]),
        .O(int_K110[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[8]),
        .O(int_K110[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[9]),
        .O(int_K110[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[0] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[0]),
        .Q(K11[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[10] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[10]),
        .Q(K11[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[11] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[11]),
        .Q(K11[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[12] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[12]),
        .Q(K11[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[13] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[13]),
        .Q(K11[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[14] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[14]),
        .Q(K11[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[15] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[15]),
        .Q(K11[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[1] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[1]),
        .Q(K11[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[2] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[2]),
        .Q(K11[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[3] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[3]),
        .Q(K11[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[4] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[4]),
        .Q(K11[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[5] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[5]),
        .Q(K11[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[6] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[6]),
        .Q(K11[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[7] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[7]),
        .Q(K11[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[8] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[8]),
        .Q(K11[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[9] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[9]),
        .Q(K11[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[0]),
        .O(int_K120[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[10]),
        .O(int_K120[10]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[11]),
        .O(int_K120[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[12]),
        .O(int_K120[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[13]),
        .O(int_K120[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[14]),
        .O(int_K120[14]));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_K12[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_K11[15]_i_3_n_5 ),
        .O(\int_K12[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[15]),
        .O(int_K120[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[1]),
        .O(int_K120[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[2]),
        .O(int_K120[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[3]),
        .O(int_K120[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[4]),
        .O(int_K120[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[5]),
        .O(int_K120[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[6]),
        .O(int_K120[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[7]),
        .O(int_K120[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[8]),
        .O(int_K120[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[9]),
        .O(int_K120[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[0] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[0]),
        .Q(K12[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[10] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[10]),
        .Q(K12[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[11] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[11]),
        .Q(K12[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[12] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[12]),
        .Q(K12[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[13] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[13]),
        .Q(K12[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[14] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[14]),
        .Q(K12[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[15] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[15]),
        .Q(K12[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[1] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[1]),
        .Q(K12[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[2] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[2]),
        .Q(K12[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[3] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[3]),
        .Q(K12[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[4] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[4]),
        .Q(K12[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[5] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[5]),
        .Q(K12[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[6] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[6]),
        .Q(K12[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[7] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[7]),
        .Q(K12[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[8] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[8]),
        .Q(K12[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[9] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[9]),
        .Q(K12[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[0]),
        .O(int_K130[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[10]),
        .O(int_K130[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[11]),
        .O(int_K130[11]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[12]),
        .O(int_K130[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[13]),
        .O(int_K130[13]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[14]),
        .O(int_K130[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_K13[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_K11[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_K13[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[15]),
        .O(int_K130[15]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[1]),
        .O(int_K130[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[2]),
        .O(int_K130[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[3]),
        .O(int_K130[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[4]),
        .O(int_K130[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[5]),
        .O(int_K130[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[6]),
        .O(int_K130[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[7]),
        .O(int_K130[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[8]),
        .O(int_K130[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[9]),
        .O(int_K130[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[0] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[0]),
        .Q(K13[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[10] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[10]),
        .Q(K13[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[11] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[11]),
        .Q(K13[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[12] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[12]),
        .Q(K13[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[13] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[13]),
        .Q(K13[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[14] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[14]),
        .Q(K13[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[15] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[15]),
        .Q(K13[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[1] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[1]),
        .Q(K13[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[2] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[2]),
        .Q(K13[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[3] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[3]),
        .Q(K13[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[4] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[4]),
        .Q(K13[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[5] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[5]),
        .Q(K13[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[6] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[6]),
        .Q(K13[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[7] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[7]),
        .Q(K13[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[8] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[8]),
        .Q(K13[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[9] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[9]),
        .Q(K13[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[0]),
        .O(int_K210[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[10]),
        .O(int_K210[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[11]),
        .O(int_K210[11]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[12]),
        .O(int_K210[12]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[13]),
        .O(int_K210[13]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[14]),
        .O(int_K210[14]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_K21[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K11[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K21[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[15]),
        .O(int_K210[15]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[1]),
        .O(int_K210[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[2]),
        .O(int_K210[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[3]),
        .O(int_K210[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[4]),
        .O(int_K210[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[5]),
        .O(int_K210[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[6]),
        .O(int_K210[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[7]),
        .O(int_K210[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[8]),
        .O(int_K210[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[9]),
        .O(int_K210[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[0] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[0]),
        .Q(K21[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[10] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[10]),
        .Q(K21[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[11] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[11]),
        .Q(K21[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[12] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[12]),
        .Q(K21[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[13] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[13]),
        .Q(K21[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[14] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[14]),
        .Q(K21[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[15] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[15]),
        .Q(K21[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[1] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[1]),
        .Q(K21[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[2] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[2]),
        .Q(K21[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[3] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[3]),
        .Q(K21[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[4] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[4]),
        .Q(K21[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[5] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[5]),
        .Q(K21[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[6] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[6]),
        .Q(K21[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[7] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[7]),
        .Q(K21[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[8] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[8]),
        .Q(K21[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[9] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[9]),
        .Q(K21[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[0]),
        .O(int_K220[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[10]),
        .O(int_K220[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[11]),
        .O(int_K220[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[12]),
        .O(int_K220[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[13]),
        .O(int_K220[13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[14]),
        .O(int_K220[14]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_K22[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\int_K11[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_K22[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[15]),
        .O(int_K220[15]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[1]),
        .O(int_K220[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[2]),
        .O(int_K220[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[3]),
        .O(int_K220[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[4]),
        .O(int_K220[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[5]),
        .O(int_K220[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[6]),
        .O(int_K220[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[7]),
        .O(int_K220[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[8]),
        .O(int_K220[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[9]),
        .O(int_K220[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[0] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[0]),
        .Q(K22[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[10] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[10]),
        .Q(K22[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[11] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[11]),
        .Q(K22[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[12] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[12]),
        .Q(K22[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[13] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[13]),
        .Q(K22[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[14] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[14]),
        .Q(K22[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[15] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[15]),
        .Q(K22[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[1] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[1]),
        .Q(K22[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[2] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[2]),
        .Q(K22[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[3] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[3]),
        .Q(K22[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[4] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[4]),
        .Q(K22[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[5] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[5]),
        .Q(K22[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[6] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[6]),
        .Q(K22[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[7] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[7]),
        .Q(K22[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[8] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[8]),
        .Q(K22[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[9] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[9]),
        .Q(K22[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[0]),
        .O(int_K230[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[10]),
        .O(int_K230[10]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[11]),
        .O(int_K230[11]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[12]),
        .O(int_K230[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[13]),
        .O(int_K230[13]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[14]),
        .O(int_K230[14]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_K23[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_K11[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_K23[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[15]),
        .O(int_K230[15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[1]),
        .O(int_K230[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[2]),
        .O(int_K230[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[3]),
        .O(int_K230[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[4]),
        .O(int_K230[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[5]),
        .O(int_K230[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[6]),
        .O(int_K230[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[7]),
        .O(int_K230[7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[8]),
        .O(int_K230[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[9]),
        .O(int_K230[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[0] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[0]),
        .Q(K23[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[10] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[10]),
        .Q(K23[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[11] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[11]),
        .Q(K23[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[12] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[12]),
        .Q(K23[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[13] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[13]),
        .Q(K23[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[14] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[14]),
        .Q(K23[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[15] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[15]),
        .Q(K23[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[1] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[1]),
        .Q(K23[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[2] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[2]),
        .Q(K23[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[3] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[3]),
        .Q(K23[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[4] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[4]),
        .Q(K23[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[5] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[5]),
        .Q(K23[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[6] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[6]),
        .Q(K23[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[7] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[7]),
        .Q(K23[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[8] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[8]),
        .Q(K23[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[9] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[9]),
        .Q(K23[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[0]),
        .O(int_K310[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[10]),
        .O(int_K310[10]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[11]),
        .O(int_K310[11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[12]),
        .O(int_K310[12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[13]),
        .O(int_K310[13]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[14]),
        .O(int_K310[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_K31[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_K31[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_K31_reg[15]_0 ),
        .O(int_K310[15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_K31[15]_i_3 
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[2] ),
        .O(\int_K31[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[1]),
        .O(int_K310[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[2]),
        .O(int_K310[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[3]),
        .O(int_K310[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[4]),
        .O(int_K310[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[5]),
        .O(int_K310[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[6]),
        .O(int_K310[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[7]),
        .O(int_K310[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[8]),
        .O(int_K310[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[9]),
        .O(int_K310[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[0] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[0]),
        .Q(K31[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[10] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[10]),
        .Q(K31[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[11] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[11]),
        .Q(K31[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[12] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[12]),
        .Q(K31[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[13] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[13]),
        .Q(K31[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[14] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[14]),
        .Q(K31[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[15] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[15]),
        .Q(\int_K31_reg[15]_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[1] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[1]),
        .Q(K31[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[2] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[2]),
        .Q(K31[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[3] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[3]),
        .Q(K31[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[4] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[4]),
        .Q(K31[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[5] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[5]),
        .Q(K31[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[6] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[6]),
        .Q(K31[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[7] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[7]),
        .Q(K31[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[8] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[8]),
        .Q(K31[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[9] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[9]),
        .Q(K31[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[0]),
        .O(int_K320[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[10]),
        .O(int_K320[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[11]),
        .O(int_K320[11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[12]),
        .O(int_K320[12]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[13]),
        .O(int_K320[13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[14]),
        .O(int_K320[14]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_K32[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_K31[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K32[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[15]),
        .O(int_K320[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[1]),
        .O(int_K320[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[2]),
        .O(int_K320[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[3]),
        .O(int_K320[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[4]),
        .O(int_K320[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[5]),
        .O(int_K320[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[6]),
        .O(int_K320[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[7]),
        .O(int_K320[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[8]),
        .O(int_K320[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[9]),
        .O(int_K320[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[0] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[0]),
        .Q(K32[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[10] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[10]),
        .Q(K32[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[11] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[11]),
        .Q(K32[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[12] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[12]),
        .Q(K32[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[13] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[13]),
        .Q(K32[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[14] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[14]),
        .Q(K32[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[15] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[15]),
        .Q(K32[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[1] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[1]),
        .Q(K32[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[2] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[2]),
        .Q(K32[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[3] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[3]),
        .Q(K32[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[4] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[4]),
        .Q(K32[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[5] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[5]),
        .Q(K32[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[6] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[6]),
        .Q(K32[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[7] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[7]),
        .Q(K32[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[8] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[8]),
        .Q(K32[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[9] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[9]),
        .Q(K32[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[0]),
        .O(int_K330[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[10]),
        .O(int_K330[10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[11]),
        .O(int_K330[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[12]),
        .O(int_K330[12]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[13]),
        .O(int_K330[13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[14]),
        .O(int_K330[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_K33[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_K31[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_K33[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[15]),
        .O(int_K330[15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[1]),
        .O(int_K330[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[2]),
        .O(int_K330[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[3]),
        .O(int_K330[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[4]),
        .O(int_K330[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[5]),
        .O(int_K330[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[6]),
        .O(int_K330[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[7]),
        .O(int_K330[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[8]),
        .O(int_K330[8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[9]),
        .O(int_K330[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[0] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[0]),
        .Q(K33[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[10] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[10]),
        .Q(K33[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[11] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[11]),
        .Q(K33[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[12] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[12]),
        .Q(K33[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[13] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[13]),
        .Q(K33[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[14] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[14]),
        .Q(K33[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[15] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[15]),
        .Q(K33[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[1] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[1]),
        .Q(K33[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[2] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[2]),
        .Q(K33[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[3] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[3]),
        .Q(K33[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[4] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[4]),
        .Q(K33[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[5] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[5]),
        .Q(K33[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[6] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[6]),
        .Q(K33[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[7] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[7]),
        .Q(K33[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[8] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[8]),
        .Q(K33[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[9] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[9]),
        .Q(K33[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[0]),
        .O(int_OutVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[1]),
        .O(int_OutVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[2]),
        .O(int_OutVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[3]),
        .O(int_OutVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[4]),
        .O(int_OutVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[5]),
        .O(int_OutVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[6]),
        .O(int_OutVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_OutVideoFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_OutVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[7]),
        .O(int_OutVideoFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[0]),
        .Q(OutVideoFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[1]),
        .Q(OutVideoFormat[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[2]),
        .Q(OutVideoFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[3]),
        .Q(OutVideoFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[4]),
        .Q(OutVideoFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[5]),
        .Q(OutVideoFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[6]),
        .Q(OutVideoFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[7]),
        .Q(OutVideoFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[0]),
        .O(int_ROffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[1]),
        .O(int_ROffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[2]),
        .O(int_ROffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[3]),
        .O(int_ROffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[4]),
        .O(int_ROffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[5]),
        .O(int_ROffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[6]),
        .O(int_ROffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[7]),
        .O(int_ROffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[8]),
        .O(int_ROffset0[8]));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_ROffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_K31[15]_i_3_n_5 ),
        .O(\int_ROffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[9]),
        .O(int_ROffset0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[0]),
        .Q(ROffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[1]),
        .Q(ROffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[2]),
        .Q(ROffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[3]),
        .Q(ROffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[4]),
        .Q(ROffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[5]),
        .Q(ROffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[6]),
        .Q(ROffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[7]),
        .Q(ROffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[8]),
        .Q(ROffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[9]),
        .Q(ROffset[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_18_in[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    int_ap_ready_i_1
       (.I0(p_18_in[7]),
        .I1(Block_entry_split_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(int_task_ap_done0),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFE0)) 
    int_ap_start_i_1
       (.I0(p_18_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry_split_proc_U0_ap_start),
        .I3(int_ap_start5_out),
        .O(int_ap_start_i_1_n_5));
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(\waddr_reg_n_5_[3] ),
        .O(int_ap_start5_out));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(Block_entry_split_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1_n_5),
        .Q(int_ap_start_reg_rep_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__0_n_5),
        .Q(int_ap_start_reg_rep__0_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__1_n_5),
        .Q(int_ap_start_reg_rep__1_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFE0)) 
    int_ap_start_rep_i_1
       (.I0(p_18_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry_split_proc_U0_ap_start),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1_n_5));
  LUT4 #(
    .INIT(16'hFFE0)) 
    int_ap_start_rep_i_1__0
       (.I0(p_18_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry_split_proc_U0_ap_start),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__0_n_5));
  LUT4 #(
    .INIT(16'hFFE0)) 
    int_ap_start_rep_i_1__1
       (.I0(p_18_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry_split_proc_U0_ap_start),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__1_n_5));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(p_18_in[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_18_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(int_gie_i_2_n_5),
        .I5(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  LUT4 #(
    .INIT(16'h0010)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(int_gie_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[11] ),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[12] ),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[13] ),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[14] ),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[15] ),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(\int_height_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(int_gie_i_2_n_5),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'h7777F7778888F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(Block_entry_split_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_5),
        .I1(p_18_in[2]),
        .I2(ap_idle),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[0]_i_8_n_5 ),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[11] ),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[12] ),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[13] ),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[14] ),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[15] ),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(width[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(\int_width_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(\int_width_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(\int_width_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(\int_width_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(\int_width_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[1]_i_2_n_5 ),
        .I1(\rdata[0]_i_2_n_5 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[0]_i_3_n_5 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[0]),
        .O(\rdata[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_10 
       (.I0(K12[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[0]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[0]),
        .O(\rdata[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_11 
       (.I0(K21[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[0]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[0]),
        .O(\rdata[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_12 
       (.I0(K13[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[0]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[0]),
        .O(\rdata[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_5 ),
        .I1(\rdata[0]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[0]_i_6_n_5 ),
        .I5(\rdata[0]_i_7_n_5 ),
        .O(\rdata[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_8_n_5 ),
        .I1(int_gie_reg_n_5),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_isr_reg_n_5_[0] ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[0]_i_4 
       (.I0(K22[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[0]_i_9_n_5 ),
        .O(\rdata[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[0]_i_5 
       (.I0(K23[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[0]_i_10_n_5 ),
        .O(\rdata[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[0]_i_6 
       (.I0(\rdata[0]_i_11_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K32[0]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[0]_i_7 
       (.I0(\rdata[0]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(Block_entry_split_proc_U0_ap_start),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[0]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[0]_i_8 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_9 
       (.I0(K11[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[0]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[0]),
        .O(\rdata[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[10]_i_4 
       (.I0(width[10]),
        .I1(K13[10]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[10]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[10]_i_5 
       (.I0(K22[10]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[10]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[10]),
        .O(\rdata[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[10]_i_6 
       (.I0(height[10]),
        .I1(K21[10]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[10]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[10]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[10]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[10]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[10]),
        .O(\rdata[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[11]_i_4 
       (.I0(\int_width_reg_n_5_[11] ),
        .I1(K13[11]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[11]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[11]_i_5 
       (.I0(K22[11]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[11]),
        .O(\rdata[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[11]_i_6 
       (.I0(\int_height_reg_n_5_[11] ),
        .I1(K21[11]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[11]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[11]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[11]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[11]),
        .O(\rdata[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[12]_i_4 
       (.I0(\int_width_reg_n_5_[12] ),
        .I1(K13[12]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[12]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[12]_i_5 
       (.I0(K22[12]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[12]),
        .O(\rdata[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[12]_i_6 
       (.I0(\int_height_reg_n_5_[12] ),
        .I1(K21[12]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[12]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[12]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[12]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[12]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[12]),
        .O(\rdata[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[13]_i_4 
       (.I0(\int_width_reg_n_5_[13] ),
        .I1(K13[13]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[13]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[13]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[13]_i_5 
       (.I0(K22[13]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[13]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[13]),
        .O(\rdata[13]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[13]_i_6 
       (.I0(\int_height_reg_n_5_[13] ),
        .I1(K21[13]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[13]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[13]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[13]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[13]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[13]),
        .O(\rdata[13]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[14]_i_4 
       (.I0(\int_width_reg_n_5_[14] ),
        .I1(K13[14]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[14]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[14]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[14]_i_5 
       (.I0(K22[14]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[14]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[14]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[14]_i_6 
       (.I0(\int_height_reg_n_5_[14] ),
        .I1(K21[14]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[14]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[14]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[14]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[14]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[14]),
        .O(\rdata[14]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[15]_i_6 
       (.I0(\int_width_reg_n_5_[15] ),
        .I1(K13[15]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_K31_reg[15]_0 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[15]_i_7 
       (.I0(K22[15]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[15]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[15]),
        .O(\rdata[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[15]_i_8 
       (.I0(\int_height_reg_n_5_[15] ),
        .I1(K21[15]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[15]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[15]_i_9 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[15]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[15]),
        .O(\rdata[15]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_5 ),
        .I1(\rdata[1]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[1]_i_4_n_5 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[1]),
        .O(\rdata[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_10 
       (.I0(K12[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[1]),
        .O(\rdata[1]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_11 
       (.I0(K21[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[1]),
        .O(\rdata[1]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_12 
       (.I0(K13[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[1]),
        .O(\rdata[1]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_5_n_5 ),
        .I1(\rdata[1]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[1]_i_7_n_5 ),
        .I5(\rdata[1]_i_8_n_5 ),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\int_isr_reg_n_5_[1] ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[1]_i_5 
       (.I0(K22[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[1]_i_9_n_5 ),
        .O(\rdata[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[1]_i_6 
       (.I0(K23[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[1]_i_10_n_5 ),
        .O(\rdata[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[1]_i_7 
       (.I0(\rdata[1]_i_11_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(p_0_in),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K32[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[1]_i_8 
       (.I0(\rdata[1]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(int_task_ap_done__0),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_9 
       (.I0(K11[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[1]),
        .O(\rdata[1]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_5 ),
        .I1(\rdata[2]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[2]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[2]_i_5_n_5 ),
        .O(\rdata[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[2]_i_2 
       (.I0(K23[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[2]_i_6_n_5 ),
        .O(\rdata[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[2]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[2]_i_4 
       (.I0(K22[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[2]_i_8_n_5 ),
        .O(\rdata[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[2]_i_5 
       (.I0(\rdata[2]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(p_18_in[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[2]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_6 
       (.I0(K12[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[2]),
        .O(\rdata[2]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_7 
       (.I0(K21[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[2]),
        .O(\rdata[2]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_8 
       (.I0(K11[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[2]),
        .O(\rdata[2]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_9 
       (.I0(K13[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[2]),
        .O(\rdata[2]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_5 ),
        .I1(\rdata[3]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[3]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[3]_i_5_n_5 ),
        .O(\rdata[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[3]_i_2 
       (.I0(K23[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[3]_i_6_n_5 ),
        .O(\rdata[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[3]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[3]_i_4 
       (.I0(K22[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[3]_i_8_n_5 ),
        .O(\rdata[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[3]_i_5 
       (.I0(\rdata[3]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(int_ap_ready__0),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[3]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_6 
       (.I0(K12[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[3]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[3]),
        .O(\rdata[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_7 
       (.I0(K21[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[3]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[3]),
        .O(\rdata[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_8 
       (.I0(K11[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[3]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[3]),
        .O(\rdata[3]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_9 
       (.I0(K13[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[3]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[3]),
        .O(\rdata[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_5 ),
        .I1(\rdata[4]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[4]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[4]_i_5_n_5 ),
        .O(\rdata[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[4]_i_2 
       (.I0(K23[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[4]_i_6_n_5 ),
        .O(\rdata[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[4]_i_4 
       (.I0(K22[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[4]_i_8_n_5 ),
        .O(\rdata[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[4]_i_5 
       (.I0(\rdata[4]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K31[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_6 
       (.I0(K12[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[4]),
        .O(\rdata[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_7 
       (.I0(K21[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[4]),
        .O(\rdata[4]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_8 
       (.I0(K11[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[4]),
        .O(\rdata[4]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_9 
       (.I0(K13[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[4]),
        .O(\rdata[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_5 ),
        .I1(\rdata[5]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[5]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[5]_i_5_n_5 ),
        .O(\rdata[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[5]_i_2 
       (.I0(K23[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[5]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[5]_i_6_n_5 ),
        .O(\rdata[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[5]_i_4 
       (.I0(K22[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[5]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[5]_i_8_n_5 ),
        .O(\rdata[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[5]_i_5 
       (.I0(\rdata[5]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K31[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_6 
       (.I0(K12[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[5]),
        .O(\rdata[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_7 
       (.I0(K21[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[5]),
        .O(\rdata[5]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_8 
       (.I0(K11[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[5]),
        .O(\rdata[5]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_9 
       (.I0(K13[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[5]),
        .O(\rdata[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(\rdata[6]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[6]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[6]_i_5_n_5 ),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[6]_i_2 
       (.I0(K23[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[6]_i_6_n_5 ),
        .O(\rdata[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[6]_i_4 
       (.I0(K22[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[6]_i_8_n_5 ),
        .O(\rdata[6]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[6]_i_5 
       (.I0(\rdata[6]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K31[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[6]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_6 
       (.I0(K12[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[6]),
        .O(\rdata[6]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_7 
       (.I0(K21[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[6]),
        .O(\rdata[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_8 
       (.I0(K11[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[6]),
        .O(\rdata[6]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_9 
       (.I0(K13[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[6]),
        .O(\rdata[6]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_5 ),
        .I1(\rdata[7]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[7]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[7]_i_5_n_5 ),
        .O(\rdata[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[7]_i_2 
       (.I0(K23[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[7]_i_6_n_5 ),
        .O(\rdata[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[7]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[7]_i_4 
       (.I0(K22[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[7]_i_8_n_5 ),
        .O(\rdata[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[7]_i_5 
       (.I0(\rdata[7]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(p_18_in[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_6 
       (.I0(K12[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[7]),
        .O(\rdata[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_7 
       (.I0(K21[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[7]),
        .O(\rdata[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_8 
       (.I0(K11[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[7]),
        .O(\rdata[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_9 
       (.I0(K13[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[7]),
        .O(\rdata[7]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata_reg[8]_i_2_n_5 ),
        .I2(\rdata_reg[8]_i_3_n_5 ),
        .O(\rdata[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[8]_i_4 
       (.I0(\rdata[8]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K31[8]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[8]_i_5 
       (.I0(K22[8]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[8]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[8]),
        .O(\rdata[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[8]_i_6 
       (.I0(\rdata[8]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[8]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[8]_i_7 
       (.I0(K23[8]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K12[8]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(ROffset[8]),
        .O(\rdata[8]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_8 
       (.I0(K13[8]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[8]),
        .O(\rdata[8]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_9 
       (.I0(K21[8]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[8]),
        .O(\rdata[8]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata_reg[9]_i_2_n_5 ),
        .I2(\rdata_reg[9]_i_3_n_5 ),
        .O(\rdata[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[9]_i_4 
       (.I0(\rdata[9]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(interrupt),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[9]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[9]_i_5 
       (.I0(K22[9]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[9]),
        .O(\rdata[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[9]_i_6 
       (.I0(\rdata[9]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[9]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[9]_i_7 
       (.I0(K23[9]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K12[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(ROffset[9]),
        .O(\rdata[9]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_8 
       (.I0(K13[9]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[9]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[9]),
        .O(\rdata[9]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_9 
       (.I0(K21[9]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[9]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[9]),
        .O(\rdata[9]_i_9_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[10]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[10]_i_1 
       (.I0(\rdata_reg[10]_i_2_n_5 ),
        .I1(\rdata_reg[10]_i_3_n_5 ),
        .O(\rdata_reg[10]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[10]_i_2 
       (.I0(\rdata[10]_i_4_n_5 ),
        .I1(\rdata[10]_i_5_n_5 ),
        .O(\rdata_reg[10]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[10]_i_3 
       (.I0(\rdata[10]_i_6_n_5 ),
        .I1(\rdata[10]_i_7_n_5 ),
        .O(\rdata_reg[10]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[11]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[11]_i_1 
       (.I0(\rdata_reg[11]_i_2_n_5 ),
        .I1(\rdata_reg[11]_i_3_n_5 ),
        .O(\rdata_reg[11]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[11]_i_2 
       (.I0(\rdata[11]_i_4_n_5 ),
        .I1(\rdata[11]_i_5_n_5 ),
        .O(\rdata_reg[11]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[11]_i_3 
       (.I0(\rdata[11]_i_6_n_5 ),
        .I1(\rdata[11]_i_7_n_5 ),
        .O(\rdata_reg[11]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[12]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[12]_i_1 
       (.I0(\rdata_reg[12]_i_2_n_5 ),
        .I1(\rdata_reg[12]_i_3_n_5 ),
        .O(\rdata_reg[12]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[12]_i_2 
       (.I0(\rdata[12]_i_4_n_5 ),
        .I1(\rdata[12]_i_5_n_5 ),
        .O(\rdata_reg[12]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[12]_i_3 
       (.I0(\rdata[12]_i_6_n_5 ),
        .I1(\rdata[12]_i_7_n_5 ),
        .O(\rdata_reg[12]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[13]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[13]_i_1 
       (.I0(\rdata_reg[13]_i_2_n_5 ),
        .I1(\rdata_reg[13]_i_3_n_5 ),
        .O(\rdata_reg[13]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[13]_i_2 
       (.I0(\rdata[13]_i_4_n_5 ),
        .I1(\rdata[13]_i_5_n_5 ),
        .O(\rdata_reg[13]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[13]_i_3 
       (.I0(\rdata[13]_i_6_n_5 ),
        .I1(\rdata[13]_i_7_n_5 ),
        .O(\rdata_reg[13]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[14]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[14]_i_1 
       (.I0(\rdata_reg[14]_i_2_n_5 ),
        .I1(\rdata_reg[14]_i_3_n_5 ),
        .O(\rdata_reg[14]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[14]_i_2 
       (.I0(\rdata[14]_i_4_n_5 ),
        .I1(\rdata[14]_i_5_n_5 ),
        .O(\rdata_reg[14]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[14]_i_3 
       (.I0(\rdata[14]_i_6_n_5 ),
        .I1(\rdata[14]_i_7_n_5 ),
        .O(\rdata_reg[14]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[15]_i_3_n_5 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[15]_i_3 
       (.I0(\rdata_reg[15]_i_4_n_5 ),
        .I1(\rdata_reg[15]_i_5_n_5 ),
        .O(\rdata_reg[15]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[15]_i_4 
       (.I0(\rdata[15]_i_6_n_5 ),
        .I1(\rdata[15]_i_7_n_5 ),
        .O(\rdata_reg[15]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[15]_i_5 
       (.I0(\rdata[15]_i_8_n_5 ),
        .I1(\rdata[15]_i_9_n_5 ),
        .O(\rdata_reg[15]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[8]_i_2 
       (.I0(\rdata[8]_i_4_n_5 ),
        .I1(\rdata[8]_i_5_n_5 ),
        .O(\rdata_reg[8]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[8]_i_3 
       (.I0(\rdata[8]_i_6_n_5 ),
        .I1(\rdata[8]_i_7_n_5 ),
        .O(\rdata_reg[8]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[9]_i_2 
       (.I0(\rdata[9]_i_4_n_5 ),
        .I1(\rdata[9]_i_5_n_5 ),
        .O(\rdata_reg[9]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[9]_i_3 
       (.I0(\rdata[9]_i_6_n_5 ),
        .I1(\rdata[9]_i_7_n_5 ),
        .O(\rdata_reg[9]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_MultiPixStream2AXIvideo
   (\icmp_ln664_reg_380_reg[0] ,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TVALID,
    Q,
    MultiPixStream2AXIvideo_U0_ap_done,
    SR,
    \mOutPtr_reg[0] ,
    addr110_out,
    p_9_in,
    p_6_in,
    addr_reg_1_sp_1,
    ap_rst_n_0,
    p_9_in_0,
    ap_rst_n_1,
    addr_reg_0_sp_1,
    ack_in_t_reg,
    empty_n_reg,
    E,
    m_axis_video_TDATA,
    ap_clk,
    ap_rst_n_inv,
    stream_out_hresampled_empty_n,
    ap_rst_n,
    m_axis_video_TREADY,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_height_c_empty_n,
    HwReg_width_c_empty_n,
    \data_p1_reg[23] ,
    \mOutPtr_reg[0]_0 ,
    push,
    addr_reg,
    \mOutPtr_reg[4] ,
    empty_n_reg_0,
    D,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ,
    out,
    \d_read_reg_22_reg[10] );
  output \icmp_ln664_reg_380_reg[0] ;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output m_axis_video_TVALID;
  output [0:0]Q;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [0:0]SR;
  output \mOutPtr_reg[0] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output addr_reg_1_sp_1;
  output ap_rst_n_0;
  output p_9_in_0;
  output ap_rst_n_1;
  output addr_reg_0_sp_1;
  output ack_in_t_reg;
  output empty_n_reg;
  output [0:0]E;
  output [23:0]m_axis_video_TDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input stream_out_hresampled_empty_n;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_height_c_empty_n;
  input HwReg_width_c_empty_n;
  input \data_p1_reg[23] ;
  input \mOutPtr_reg[0]_0 ;
  input push;
  input [1:0]addr_reg;
  input \mOutPtr_reg[4] ;
  input empty_n_reg_0;
  input [10:0]D;
  input [7:0]\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ;
  input [23:0]out;
  input [10:0]\d_read_reg_22_reg[10] ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in_t_reg;
  wire addr110_out;
  wire [1:0]addr_reg;
  wire addr_reg_0_sn_1;
  wire addr_reg_1_sn_1;
  wire \ap_CS_fsm[5]_i_3__0_n_5 ;
  wire \ap_CS_fsm[5]_i_4__0_n_5 ;
  wire \ap_CS_fsm[5]_i_5__0_n_5 ;
  wire \ap_CS_fsm[5]_i_6__0_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_2__0_n_8 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire [23:16]ap_phi_mux_axi_data_11_phi_fu_200_p6;
  wire [15:8]ap_phi_mux_axi_data_7_phi_fu_189_p6;
  wire [7:0]\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire [10:0]cols_reg_203;
  wire [10:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[10] ;
  wire [15:0]data1;
  wire \data_p1_reg[23] ;
  wire data_p2;
  wire data_p2_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_60;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_61;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_62;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8;
  wire grp_reg_unsigned_short_s_fu_151_ap_ce;
  wire grp_reg_unsigned_short_s_fu_151_n_10;
  wire grp_reg_unsigned_short_s_fu_151_n_11;
  wire grp_reg_unsigned_short_s_fu_151_n_12;
  wire grp_reg_unsigned_short_s_fu_151_n_13;
  wire grp_reg_unsigned_short_s_fu_151_n_14;
  wire grp_reg_unsigned_short_s_fu_151_n_15;
  wire grp_reg_unsigned_short_s_fu_151_n_16;
  wire grp_reg_unsigned_short_s_fu_151_n_17;
  wire grp_reg_unsigned_short_s_fu_151_n_18;
  wire grp_reg_unsigned_short_s_fu_151_n_19;
  wire grp_reg_unsigned_short_s_fu_151_n_20;
  wire grp_reg_unsigned_short_s_fu_151_n_21;
  wire grp_reg_unsigned_short_s_fu_151_n_22;
  wire grp_reg_unsigned_short_s_fu_151_n_23;
  wire grp_reg_unsigned_short_s_fu_151_n_24;
  wire grp_reg_unsigned_short_s_fu_151_n_25;
  wire grp_reg_unsigned_short_s_fu_151_n_5;
  wire grp_reg_unsigned_short_s_fu_151_n_6;
  wire grp_reg_unsigned_short_s_fu_151_n_7;
  wire grp_reg_unsigned_short_s_fu_151_n_8;
  wire grp_reg_unsigned_short_s_fu_151_n_9;
  wire [10:0]i_2_fu_176_p2;
  wire [10:0]i_2_reg_216;
  wire \i_2_reg_216[10]_i_2_n_5 ;
  wire [10:0]i_fu_84;
  wire icmp_ln662_fu_171_p2;
  wire \icmp_ln664_reg_380_reg[0] ;
  wire load_p2;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[4] ;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [23:0]out;
  wire p_6_in;
  wire p_9_in;
  wire p_9_in_0;
  wire [7:0]pix_444_reg_400;
  wire [7:0]pix_rgb_reg_389;
  wire push;
  wire regslice_both_m_axis_video_V_last_V_U_n_5;
  wire regslice_both_m_axis_video_V_user_V_U_n_5;
  wire [10:0]rows_reg_198;
  wire sof_reg_106;
  wire \sof_reg_106[0]_i_1_n_5 ;
  wire stream_out_hresampled_empty_n;
  wire [0:0]sub_fu_162_p2;
  wire [10:0]sub_reg_208;
  wire \sub_reg_208[10]_i_2_n_5 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED ;

  assign addr_reg_0_sp_1 = addr_reg_0_sn_1;
  assign addr_reg_1_sp_1 = addr_reg_1_sn_1;
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Q),
        .I1(HwReg_width_c_empty_n),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_3__0 
       (.I0(i_fu_84[9]),
        .I1(rows_reg_198[9]),
        .I2(i_fu_84[10]),
        .I3(rows_reg_198[10]),
        .O(\ap_CS_fsm[5]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_4__0 
       (.I0(rows_reg_198[8]),
        .I1(i_fu_84[8]),
        .I2(rows_reg_198[7]),
        .I3(i_fu_84[7]),
        .I4(i_fu_84[6]),
        .I5(rows_reg_198[6]),
        .O(\ap_CS_fsm[5]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5__0 
       (.I0(rows_reg_198[5]),
        .I1(i_fu_84[5]),
        .I2(rows_reg_198[4]),
        .I3(i_fu_84[4]),
        .I4(i_fu_84[3]),
        .I5(rows_reg_198[3]),
        .O(\ap_CS_fsm[5]_i_5__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6__0 
       (.I0(rows_reg_198[2]),
        .I1(i_fu_84[2]),
        .I2(rows_reg_198[1]),
        .I3(i_fu_84[1]),
        .I4(i_fu_84[0]),
        .I5(rows_reg_198[0]),
        .O(\ap_CS_fsm[5]_i_6__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SR),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__0 
       (.CI(1'b0),
        .CO({icmp_ln662_fu_171_p2,\ap_CS_fsm_reg[5]_i_2__0_n_6 ,\ap_CS_fsm_reg[5]_i_2__0_n_7 ,\ap_CS_fsm_reg[5]_i_2__0_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_3__0_n_5 ,\ap_CS_fsm[5]_i_4__0_n_5 ,\ap_CS_fsm[5]_i_5__0_n_5 ,\ap_CS_fsm[5]_i_6__0_n_5 }));
  FDRE \cols_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_25),
        .Q(cols_reg_203[0]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_15),
        .Q(cols_reg_203[10]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_24),
        .Q(cols_reg_203[1]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_23),
        .Q(cols_reg_203[2]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_22),
        .Q(cols_reg_203[3]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_21),
        .Q(cols_reg_203[4]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_20),
        .Q(cols_reg_203[5]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_19),
        .Q(cols_reg_203[6]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_18),
        .Q(cols_reg_203[7]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_17),
        .Q(cols_reg_203[8]),
        .R(1'b0));
  FDRE \cols_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_16),
        .Q(cols_reg_203[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120
       (.CO(icmp_ln662_fu_171_p2),
        .D(ap_NS_fsm[4:3]),
        .E(load_p2),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ack_in_t_reg(p_9_in_0),
        .ack_in_t_reg_0(ack_in_t_reg),
        .addr_reg(addr_reg),
        .addr_reg_0_sp_1(addr_reg_0_sn_1),
        .addr_reg_1_sp_1(addr_reg_1_sn_1),
        .\ap_CS_fsm_reg[2] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_60),
        .\ap_CS_fsm_reg[3] (E),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 (\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_reg_384_pp0_iter1_reg_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_62),
        .\axi_last_reg_384_reg[0]_0 (sub_reg_208),
        .data_p2(data_p2_0),
        .data_p2_0(data_p2),
        .\data_p2_reg[0] (regslice_both_m_axis_video_V_user_V_U_n_5),
        .\data_p2_reg[0]_0 (regslice_both_m_axis_video_V_last_V_U_n_5),
        .\data_p2_reg[23] (\data_p1_reg[23] ),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER),
        .\icmp_ln664_reg_380_reg[0]_0 (\icmp_ln664_reg_380_reg[0] ),
        .\icmp_ln664_reg_380_reg[0]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8),
        .\icmp_ln664_reg_380_reg[0]_2 (cols_reg_203),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .\pix_444_1_reg_394_reg[7]_0 (data1[15:8]),
        .\pix_444_reg_400_reg[7]_0 ({ap_phi_mux_axi_data_11_phi_fu_200_p6,ap_phi_mux_axi_data_7_phi_fu_189_p6,data1[7:0]}),
        .\pix_444_reg_400_reg[7]_1 (pix_444_reg_400),
        .\pix_rgb_reg_389_reg[7]_0 (pix_rgb_reg_389),
        .\sof_2_reg_163_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_61),
        .sof_reg_106(sof_reg_106),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_60),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_145
       (.E(grp_reg_unsigned_short_s_fu_151_ap_ce),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2,Q}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (d_read_reg_22),
        .\d_read_reg_22_reg[10]_1 (\d_read_reg_22_reg[10] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_reg_unsigned_short_s_32 grp_reg_unsigned_short_s_fu_151
       (.D({grp_reg_unsigned_short_s_fu_151_n_5,grp_reg_unsigned_short_s_fu_151_n_6,grp_reg_unsigned_short_s_fu_151_n_7,grp_reg_unsigned_short_s_fu_151_n_8,grp_reg_unsigned_short_s_fu_151_n_9,grp_reg_unsigned_short_s_fu_151_n_10,grp_reg_unsigned_short_s_fu_151_n_11,grp_reg_unsigned_short_s_fu_151_n_12,grp_reg_unsigned_short_s_fu_151_n_13,grp_reg_unsigned_short_s_fu_151_n_14}),
        .E(grp_reg_unsigned_short_s_fu_151_ap_ce),
        .Q({grp_reg_unsigned_short_s_fu_151_n_15,grp_reg_unsigned_short_s_fu_151_n_16,grp_reg_unsigned_short_s_fu_151_n_17,grp_reg_unsigned_short_s_fu_151_n_18,grp_reg_unsigned_short_s_fu_151_n_19,grp_reg_unsigned_short_s_fu_151_n_20,grp_reg_unsigned_short_s_fu_151_n_21,grp_reg_unsigned_short_s_fu_151_n_22,grp_reg_unsigned_short_s_fu_151_n_23,grp_reg_unsigned_short_s_fu_151_n_24,grp_reg_unsigned_short_s_fu_151_n_25}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (D),
        .\sub_reg_208_reg[6] (\sub_reg_208[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_216[0]_i_1 
       (.I0(i_fu_84[0]),
        .O(i_2_fu_176_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_216[10]_i_1 
       (.I0(\i_2_reg_216[10]_i_2_n_5 ),
        .I1(i_fu_84[6]),
        .I2(i_fu_84[9]),
        .I3(i_fu_84[8]),
        .I4(i_fu_84[7]),
        .I5(i_fu_84[10]),
        .O(i_2_fu_176_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_216[10]_i_2 
       (.I0(i_fu_84[4]),
        .I1(i_fu_84[2]),
        .I2(i_fu_84[0]),
        .I3(i_fu_84[1]),
        .I4(i_fu_84[3]),
        .I5(i_fu_84[5]),
        .O(\i_2_reg_216[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_216[1]_i_1 
       (.I0(i_fu_84[0]),
        .I1(i_fu_84[1]),
        .O(i_2_fu_176_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_216[2]_i_1 
       (.I0(i_fu_84[1]),
        .I1(i_fu_84[0]),
        .I2(i_fu_84[2]),
        .O(i_2_fu_176_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_216[3]_i_1 
       (.I0(i_fu_84[2]),
        .I1(i_fu_84[0]),
        .I2(i_fu_84[1]),
        .I3(i_fu_84[3]),
        .O(i_2_fu_176_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_216[4]_i_1 
       (.I0(i_fu_84[3]),
        .I1(i_fu_84[1]),
        .I2(i_fu_84[0]),
        .I3(i_fu_84[2]),
        .I4(i_fu_84[4]),
        .O(i_2_fu_176_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_216[5]_i_1 
       (.I0(i_fu_84[4]),
        .I1(i_fu_84[2]),
        .I2(i_fu_84[0]),
        .I3(i_fu_84[1]),
        .I4(i_fu_84[3]),
        .I5(i_fu_84[5]),
        .O(i_2_fu_176_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_216[6]_i_1 
       (.I0(\i_2_reg_216[10]_i_2_n_5 ),
        .I1(i_fu_84[6]),
        .O(i_2_fu_176_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_216[7]_i_1 
       (.I0(\i_2_reg_216[10]_i_2_n_5 ),
        .I1(i_fu_84[6]),
        .I2(i_fu_84[7]),
        .O(i_2_fu_176_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_216[8]_i_1 
       (.I0(\i_2_reg_216[10]_i_2_n_5 ),
        .I1(i_fu_84[6]),
        .I2(i_fu_84[7]),
        .I3(i_fu_84[8]),
        .O(i_2_fu_176_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_216[9]_i_1 
       (.I0(\i_2_reg_216[10]_i_2_n_5 ),
        .I1(i_fu_84[6]),
        .I2(i_fu_84[7]),
        .I3(i_fu_84[8]),
        .I4(i_fu_84[9]),
        .O(i_2_fu_176_p2[9]));
  FDRE \i_2_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[0]),
        .Q(i_2_reg_216[0]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[10]),
        .Q(i_2_reg_216[10]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[1]),
        .Q(i_2_reg_216[1]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[2]),
        .Q(i_2_reg_216[2]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[3]),
        .Q(i_2_reg_216[3]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[4]),
        .Q(i_2_reg_216[4]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[5]),
        .Q(i_2_reg_216[5]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[6]),
        .Q(i_2_reg_216[6]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[7]),
        .Q(i_2_reg_216[7]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[8]),
        .Q(i_2_reg_216[8]),
        .R(1'b0));
  FDRE \i_2_reg_216_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_176_p2[9]),
        .Q(i_2_reg_216[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[0]),
        .Q(i_fu_84[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[10]),
        .Q(i_fu_84[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[1]),
        .Q(i_fu_84[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[2]),
        .Q(i_fu_84[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[3]),
        .Q(i_fu_84[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[4]),
        .Q(i_fu_84[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[5]),
        .Q(i_fu_84[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[6]),
        .Q(i_fu_84[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[7]),
        .Q(i_fu_84[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[8]),
        .Q(i_fu_84[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_216[9]),
        .Q(i_fu_84[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.CO(icmp_ln662_fu_171_p2),
        .D({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .E(load_p2),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state3,Q}),
        .ack_in_t_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8),
        .addr110_out(addr110_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[15]_0 (pix_444_reg_400),
        .\data_p1_reg[15]_1 (data1[15:8]),
        .\data_p1_reg[23]_0 (\data_p1_reg[23] ),
        .\data_p1_reg[23]_1 (pix_rgb_reg_389),
        .\data_p2_reg[23]_0 ({ap_phi_mux_axi_data_11_phi_fu_200_p6,ap_phi_mux_axi_data_7_phi_fu_189_p6,data1[7:0]}),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.ack_in_t_reg_0(regslice_both_m_axis_video_V_last_V_U_n_5),
        .ack_in_t_reg_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_62),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both__parameterized1_33 regslice_both_m_axis_video_V_user_V_U
       (.ack_in_t_reg_0(regslice_both_m_axis_video_V_user_V_U_n_5),
        .ack_in_t_reg_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2_0),
        .\data_p2_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_61),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \rows_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_198[0]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_198[10]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_198[1]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_198[2]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_198[3]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_198[4]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_198[5]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_198[6]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_198[7]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_198[8]),
        .R(1'b0));
  FDRE \rows_reg_198_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_198[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \sof_reg_106[0]_i_1 
       (.I0(sof_reg_106),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state5),
        .O(\sof_reg_106[0]_i_1_n_5 ));
  FDRE \sof_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_106[0]_i_1_n_5 ),
        .Q(sof_reg_106),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_208[0]_i_1 
       (.I0(grp_reg_unsigned_short_s_fu_151_n_25),
        .O(sub_fu_162_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_reg_208[10]_i_2 
       (.I0(grp_reg_unsigned_short_s_fu_151_n_21),
        .I1(grp_reg_unsigned_short_s_fu_151_n_23),
        .I2(grp_reg_unsigned_short_s_fu_151_n_25),
        .I3(grp_reg_unsigned_short_s_fu_151_n_24),
        .I4(grp_reg_unsigned_short_s_fu_151_n_22),
        .I5(grp_reg_unsigned_short_s_fu_151_n_20),
        .O(\sub_reg_208[10]_i_2_n_5 ));
  FDRE \sub_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2),
        .Q(sub_reg_208[0]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_5),
        .Q(sub_reg_208[10]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_14),
        .Q(sub_reg_208[1]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_13),
        .Q(sub_reg_208[2]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_12),
        .Q(sub_reg_208[3]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_11),
        .Q(sub_reg_208[4]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_10),
        .Q(sub_reg_208[5]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_9),
        .Q(sub_reg_208[6]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_8),
        .Q(sub_reg_208[7]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_7),
        .Q(sub_reg_208[8]),
        .R(1'b0));
  FDRE \sub_reg_208_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_n_6),
        .Q(sub_reg_208[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
   (\icmp_ln664_reg_380_reg[0]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER,
    \icmp_ln664_reg_380_reg[0]_1 ,
    D,
    E,
    \pix_444_reg_400_reg[7]_0 ,
    \pix_444_1_reg_394_reg[7]_0 ,
    \pix_444_reg_400_reg[7]_1 ,
    \pix_rgb_reg_389_reg[7]_0 ,
    \ap_CS_fsm_reg[2] ,
    \sof_2_reg_163_reg[0]_0 ,
    \axi_last_reg_384_pp0_iter1_reg_reg[0]_0 ,
    addr_reg_1_sp_1,
    ap_rst_n_0,
    ack_in_t_reg,
    ap_rst_n_1,
    addr_reg_0_sp_1,
    ack_in_t_reg_0,
    empty_n_reg,
    \ap_CS_fsm_reg[3] ,
    ap_clk,
    ap_rst_n_inv,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
    sof_reg_106,
    Q,
    m_axis_video_TREADY_int_regslice,
    stream_out_hresampled_empty_n,
    CO,
    ap_rst_n,
    \axi_last_reg_384_reg[0]_0 ,
    \icmp_ln664_reg_380_reg[0]_2 ,
    \data_p2_reg[23] ,
    \data_p2_reg[0] ,
    data_p2,
    \data_p2_reg[0]_0 ,
    data_p2_0,
    addr_reg,
    \mOutPtr_reg[4] ,
    empty_n_reg_0,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ,
    out);
  output \icmp_ln664_reg_380_reg[0]_0 ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER;
  output \icmp_ln664_reg_380_reg[0]_1 ;
  output [1:0]D;
  output [0:0]E;
  output [23:0]\pix_444_reg_400_reg[7]_0 ;
  output [7:0]\pix_444_1_reg_394_reg[7]_0 ;
  output [7:0]\pix_444_reg_400_reg[7]_1 ;
  output [7:0]\pix_rgb_reg_389_reg[7]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output \sof_2_reg_163_reg[0]_0 ;
  output \axi_last_reg_384_pp0_iter1_reg_reg[0]_0 ;
  output addr_reg_1_sp_1;
  output ap_rst_n_0;
  output ack_in_t_reg;
  output ap_rst_n_1;
  output addr_reg_0_sp_1;
  output ack_in_t_reg_0;
  output empty_n_reg;
  output [0:0]\ap_CS_fsm_reg[3] ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  input sof_reg_106;
  input [1:0]Q;
  input m_axis_video_TREADY_int_regslice;
  input stream_out_hresampled_empty_n;
  input [0:0]CO;
  input ap_rst_n;
  input [10:0]\axi_last_reg_384_reg[0]_0 ;
  input [10:0]\icmp_ln664_reg_380_reg[0]_2 ;
  input \data_p2_reg[23] ;
  input \data_p2_reg[0] ;
  input data_p2;
  input \data_p2_reg[0]_0 ;
  input data_p2_0;
  input [1:0]addr_reg;
  input \mOutPtr_reg[4] ;
  input empty_n_reg_0;
  input [7:0]\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ;
  input [23:0]out;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ack_in_t_reg;
  wire ack_in_t_reg_0;
  wire [1:0]addr_reg;
  wire addr_reg_0_sn_1;
  wire addr_reg_1_sn_1;
  wire \ap_CS_fsm[3]_i_2_n_5 ;
  wire \ap_CS_fsm[4]_i_3__0_n_5 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_148;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5;
  wire [7:0]\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire axi_last_fu_229_p2;
  wire axi_last_fu_229_p2_carry_n_6;
  wire axi_last_fu_229_p2_carry_n_7;
  wire axi_last_fu_229_p2_carry_n_8;
  wire axi_last_reg_384;
  wire \axi_last_reg_384_pp0_iter1_reg_reg[0]_0 ;
  wire [10:0]\axi_last_reg_384_reg[0]_0 ;
  wire data_p2;
  wire data_p2_0;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[23] ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER;
  wire icmp_ln664_fu_217_p2;
  wire icmp_ln664_fu_217_p2_carry_n_6;
  wire icmp_ln664_fu_217_p2_carry_n_7;
  wire icmp_ln664_fu_217_p2_carry_n_8;
  wire \icmp_ln664_reg_380_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln664_reg_380_reg[0]_0 ;
  wire \icmp_ln664_reg_380_reg[0]_1 ;
  wire [10:0]\icmp_ln664_reg_380_reg[0]_2 ;
  wire [10:0]j_2_fu_223_p2;
  wire j_fu_100;
  wire \j_fu_100_reg_n_5_[0] ;
  wire \j_fu_100_reg_n_5_[10] ;
  wire \j_fu_100_reg_n_5_[1] ;
  wire \j_fu_100_reg_n_5_[2] ;
  wire \j_fu_100_reg_n_5_[3] ;
  wire \j_fu_100_reg_n_5_[4] ;
  wire \j_fu_100_reg_n_5_[5] ;
  wire \j_fu_100_reg_n_5_[6] ;
  wire \j_fu_100_reg_n_5_[7] ;
  wire \j_fu_100_reg_n_5_[8] ;
  wire \j_fu_100_reg_n_5_[9] ;
  wire \mOutPtr_reg[4] ;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire [7:0]\pix_444_1_reg_394_reg[7]_0 ;
  wire [23:0]\pix_444_reg_400_reg[7]_0 ;
  wire [7:0]\pix_444_reg_400_reg[7]_1 ;
  wire [7:0]\pix_rgb_reg_389_reg[7]_0 ;
  wire \sof_2_reg_163_reg[0]_0 ;
  wire sof_reg_106;
  wire stream_out_hresampled_empty_n;
  wire [3:0]NLW_axi_last_fu_229_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln664_fu_217_p2_carry_O_UNCONNECTED;

  assign addr_reg_0_sp_1 = addr_reg_0_sn_1;
  assign addr_reg_1_sp_1 = addr_reg_1_sn_1;
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[0]_i_1__14 
       (.I0(ap_rst_n_0),
        .I1(addr_reg[0]),
        .I2(ap_rst_n_1),
        .O(addr_reg_0_sn_1));
  LUT6 #(
    .INIT(64'hBCCC8888CBBB8888)) 
    \addr[1]_i_1__5 
       (.I0(ap_rst_n_0),
        .I1(addr_reg[1]),
        .I2(ack_in_t_reg),
        .I3(stream_out_hresampled_empty_n),
        .I4(ap_rst_n_1),
        .I5(addr_reg[0]),
        .O(addr_reg_1_sn_1));
  LUT6 #(
    .INIT(64'h00D0D0D000F0F0F0)) 
    \addr[3]_i_2__2 
       (.I0(\mOutPtr_reg[4] ),
        .I1(ack_in_t_reg_0),
        .I2(ap_rst_n),
        .I3(ack_in_t_reg),
        .I4(stream_out_hresampled_empty_n),
        .I5(empty_n_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hF0202020F0000000)) 
    \addr[3]_i_4__2 
       (.I0(\mOutPtr_reg[4] ),
        .I1(ack_in_t_reg_0),
        .I2(ap_rst_n),
        .I3(ack_in_t_reg),
        .I4(stream_out_hresampled_empty_n),
        .I5(empty_n_reg_0),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h1F1F1FFF1F1F1F1F)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(\icmp_ln664_reg_380_reg[0]_0 ),
        .I4(stream_out_hresampled_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(\icmp_ln664_reg_380_reg[0]_0 ),
        .I1(stream_out_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[4]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFBFBFBFA0808080)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .I2(\ap_CS_fsm[4]_i_3__0_n_5 ),
        .I3(Q[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8000000)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_out_hresampled_empty_n),
        .I2(\icmp_ln664_reg_380_reg[0]_0 ),
        .I3(Q[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(ap_condition_148));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 [0]),
        .Q(\pix_444_reg_400_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 [1]),
        .Q(\pix_444_reg_400_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 [2]),
        .Q(\pix_444_reg_400_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 [3]),
        .Q(\pix_444_reg_400_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 [4]),
        .Q(\pix_444_reg_400_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 [5]),
        .Q(\pix_444_reg_400_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 [6]),
        .Q(\pix_444_reg_400_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 [7]),
        .Q(\pix_444_reg_400_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 axi_last_fu_229_p2_carry
       (.CI(1'b0),
        .CO({axi_last_fu_229_p2,axi_last_fu_229_p2_carry_n_6,axi_last_fu_229_p2_carry_n_7,axi_last_fu_229_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_fu_229_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  FDRE \axi_last_reg_384_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(axi_last_reg_384),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST),
        .R(1'b0));
  FDRE \axi_last_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(axi_last_fu_229_p2),
        .Q(axi_last_reg_384),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF10FFFFFF)) 
    \data_p1[23]_i_3 
       (.I0(\icmp_ln664_reg_380_reg[0]_0 ),
        .I1(stream_out_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(\icmp_ln664_reg_380_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[0]_i_1__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER),
        .I1(\data_p2_reg[0] ),
        .I2(\icmp_ln664_reg_380_reg[0]_1 ),
        .I3(data_p2),
        .O(\sof_2_reg_163_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[0]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\icmp_ln664_reg_380_reg[0]_1 ),
        .I3(data_p2_0),
        .O(\axi_last_reg_384_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\pix_444_1_reg_394_reg[7]_0 [2]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_444_reg_400_reg[7]_1 [2]),
        .O(\pix_444_reg_400_reg[7]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\pix_444_1_reg_394_reg[7]_0 [3]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_444_reg_400_reg[7]_1 [3]),
        .O(\pix_444_reg_400_reg[7]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\pix_444_1_reg_394_reg[7]_0 [4]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_444_reg_400_reg[7]_1 [4]),
        .O(\pix_444_reg_400_reg[7]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\pix_444_1_reg_394_reg[7]_0 [5]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_444_reg_400_reg[7]_1 [5]),
        .O(\pix_444_reg_400_reg[7]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\pix_444_1_reg_394_reg[7]_0 [6]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_444_reg_400_reg[7]_1 [6]),
        .O(\pix_444_reg_400_reg[7]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(\pix_444_1_reg_394_reg[7]_0 [7]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_444_reg_400_reg[7]_1 [7]),
        .O(\pix_444_reg_400_reg[7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\pix_444_reg_400_reg[7]_1 [0]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_rgb_reg_389_reg[7]_0 [0]),
        .O(\pix_444_reg_400_reg[7]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\pix_444_reg_400_reg[7]_1 [1]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_rgb_reg_389_reg[7]_0 [1]),
        .O(\pix_444_reg_400_reg[7]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\pix_444_reg_400_reg[7]_1 [2]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_rgb_reg_389_reg[7]_0 [2]),
        .O(\pix_444_reg_400_reg[7]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\pix_444_reg_400_reg[7]_1 [3]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_rgb_reg_389_reg[7]_0 [3]),
        .O(\pix_444_reg_400_reg[7]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\pix_444_reg_400_reg[7]_1 [4]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_rgb_reg_389_reg[7]_0 [4]),
        .O(\pix_444_reg_400_reg[7]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\pix_444_reg_400_reg[7]_1 [5]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_rgb_reg_389_reg[7]_0 [5]),
        .O(\pix_444_reg_400_reg[7]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\pix_444_reg_400_reg[7]_1 [6]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_rgb_reg_389_reg[7]_0 [6]),
        .O(\pix_444_reg_400_reg[7]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_p2[23]_i_1__0 
       (.I0(\icmp_ln664_reg_380_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_2 
       (.I0(\pix_444_reg_400_reg[7]_1 [7]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_rgb_reg_389_reg[7]_0 [7]),
        .O(\pix_444_reg_400_reg[7]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\pix_444_1_reg_394_reg[7]_0 [0]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_444_reg_400_reg[7]_1 [0]),
        .O(\pix_444_reg_400_reg[7]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\pix_444_1_reg_394_reg[7]_0 [1]),
        .I1(\data_p2_reg[23] ),
        .I2(\pix_444_reg_400_reg[7]_1 [1]),
        .O(\pix_444_reg_400_reg[7]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__30
       (.I0(\mOutPtr_reg[4] ),
        .I1(ack_in_t_reg_0),
        .I2(empty_n_reg_0),
        .I3(ack_in_t_reg),
        .I4(stream_out_hresampled_empty_n),
        .O(empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_34 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .E(j_fu_100),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[3]_i_2_n_5 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm[4]_i_3__0_n_5 ),
        .\ap_CS_fsm_reg[4]_0 (\icmp_ln664_reg_380_pp0_iter1_reg_reg_n_5_[0] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_reg_384_reg[0] (\axi_last_reg_384_reg[0]_0 ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(icmp_ln664_fu_217_p2),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER),
        .\icmp_ln664_reg_380_pp0_iter1_reg_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\icmp_ln664_reg_380_reg[0] (\icmp_ln664_reg_380_reg[0]_0 ),
        .\icmp_ln664_reg_380_reg[0]_0 (\icmp_ln664_reg_380_reg[0]_2 ),
        .\j_fu_100_reg[10] ({\j_fu_100_reg_n_5_[10] ,\j_fu_100_reg_n_5_[9] ,\j_fu_100_reg_n_5_[8] ,\j_fu_100_reg_n_5_[7] ,\j_fu_100_reg_n_5_[6] ,\j_fu_100_reg_n_5_[5] ,\j_fu_100_reg_n_5_[4] ,\j_fu_100_reg_n_5_[3] ,\j_fu_100_reg_n_5_[2] ,\j_fu_100_reg_n_5_[1] ,\j_fu_100_reg_n_5_[0] }),
        .\j_fu_100_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .\j_fu_100_reg[9]_0 ({j_2_fu_223_p2[10:2],flow_control_loop_pipe_sequential_init_U_n_29,j_2_fu_223_p2[0]}),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\sof_2_reg_163_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\sof_2_reg_163_reg[0]_0 (\icmp_ln664_reg_380_reg[0]_1 ),
        .sof_reg_106(sof_reg_106),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n));
  CARRY4 icmp_ln664_fu_217_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln664_fu_217_p2,icmp_ln664_fu_217_p2_carry_n_6,icmp_ln664_fu_217_p2_carry_n_7,icmp_ln664_fu_217_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln664_fu_217_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}));
  FDRE \icmp_ln664_reg_380_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln664_reg_380_reg[0]_0 ),
        .Q(\icmp_ln664_reg_380_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln664_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln664_fu_217_p2),
        .Q(\icmp_ln664_reg_380_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[0]),
        .Q(\j_fu_100_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[10]),
        .Q(\j_fu_100_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\j_fu_100_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[2]),
        .Q(\j_fu_100_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[3]),
        .Q(\j_fu_100_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[4]),
        .Q(\j_fu_100_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[5]),
        .Q(\j_fu_100_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[6]),
        .Q(\j_fu_100_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[7]),
        .Q(\j_fu_100_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[8]),
        .Q(\j_fu_100_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[9]),
        .Q(\j_fu_100_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg[4] ),
        .I1(ack_in_t_reg_0),
        .I2(ack_in_t_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hFF1FFFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_9),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(\icmp_ln664_reg_380_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(stream_out_hresampled_empty_n),
        .O(ack_in_t_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_4__2 
       (.I0(ack_in_t_reg_0),
        .I1(\mOutPtr_reg[4] ),
        .O(ack_in_t_reg));
  FDRE \pix_444_1_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[8]),
        .Q(\pix_444_1_reg_394_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pix_444_1_reg_394_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[9]),
        .Q(\pix_444_1_reg_394_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pix_444_1_reg_394_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[10]),
        .Q(\pix_444_1_reg_394_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pix_444_1_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[11]),
        .Q(\pix_444_1_reg_394_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pix_444_1_reg_394_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[12]),
        .Q(\pix_444_1_reg_394_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pix_444_1_reg_394_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[13]),
        .Q(\pix_444_1_reg_394_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pix_444_1_reg_394_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[14]),
        .Q(\pix_444_1_reg_394_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pix_444_1_reg_394_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[15]),
        .Q(\pix_444_1_reg_394_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pix_444_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[16]),
        .Q(\pix_444_reg_400_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \pix_444_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[17]),
        .Q(\pix_444_reg_400_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \pix_444_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[18]),
        .Q(\pix_444_reg_400_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \pix_444_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[19]),
        .Q(\pix_444_reg_400_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \pix_444_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[20]),
        .Q(\pix_444_reg_400_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \pix_444_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[21]),
        .Q(\pix_444_reg_400_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \pix_444_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[22]),
        .Q(\pix_444_reg_400_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \pix_444_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[23]),
        .Q(\pix_444_reg_400_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \pix_rgb_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[0]),
        .Q(\pix_rgb_reg_389_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pix_rgb_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[1]),
        .Q(\pix_rgb_reg_389_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pix_rgb_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[2]),
        .Q(\pix_rgb_reg_389_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pix_rgb_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[3]),
        .Q(\pix_rgb_reg_389_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pix_rgb_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[4]),
        .Q(\pix_rgb_reg_389_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pix_rgb_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[5]),
        .Q(\pix_rgb_reg_389_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pix_rgb_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[6]),
        .Q(\pix_rgb_reg_389_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pix_rgb_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[7]),
        .Q(\pix_rgb_reg_389_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \sof_2_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S
   (HwReg_BOffset_channel_empty_n,
    HwReg_BOffset_channel_full_n,
    ap_sync_channel_write_HwReg_BOffset_channel,
    v_csc_core_U0_ap_start,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    v_csc_core_U0_ap_ready,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    \thr_add3_reg_375_reg[21] ,
    \thr_add3_reg_375_reg[21]_0 ,
    \y_fu_92_reg[11] ,
    HwReg_K13_channel_empty_n,
    HwReg_K12_channel_empty_n,
    HwReg_K22_channel_empty_n,
    HwReg_K21_channel_empty_n,
    HwReg_ROffset_channel_empty_n,
    HwReg_GOffset_channel_empty_n,
    HwReg_K11_channel_empty_n,
    HwReg_ClampMin_channel_empty_n,
    HwReg_ClipMax_channel_empty_n,
    p_6_in,
    in);
  output HwReg_BOffset_channel_empty_n;
  output HwReg_BOffset_channel_full_n;
  output ap_sync_channel_write_HwReg_BOffset_channel;
  output v_csc_core_U0_ap_start;
  output [9:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel_reg;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input v_csc_core_U0_ap_ready;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input \thr_add3_reg_375_reg[21] ;
  input \thr_add3_reg_375_reg[21]_0 ;
  input \y_fu_92_reg[11] ;
  input HwReg_K13_channel_empty_n;
  input HwReg_K12_channel_empty_n;
  input HwReg_K22_channel_empty_n;
  input HwReg_K21_channel_empty_n;
  input HwReg_ROffset_channel_empty_n;
  input HwReg_GOffset_channel_empty_n;
  input HwReg_K11_channel_empty_n;
  input HwReg_ClampMin_channel_empty_n;
  input HwReg_ClipMax_channel_empty_n;
  input p_6_in;
  input [9:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_ROffset_channel_empty_n;
  wire [0:0]Q;
  wire \add_ln134_reg_380[11]_i_5_n_5 ;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__15_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0;
  wire empty_n1__11;
  wire empty_n_i_1__29_n_5;
  wire full_n_i_1__29_n_5;
  wire [9:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [9:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire \thr_add3_reg_375_reg[21] ;
  wire \thr_add3_reg_375_reg[21]_0 ;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire \y_fu_92_reg[11] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg_54 U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .in(in),
        .out(out),
        .push(push),
        .\thr_add3_reg_375_reg[21] (HwReg_BOffset_channel_full_n),
        .\thr_add3_reg_375_reg[21]_0 (\thr_add3_reg_375_reg[21] ),
        .\thr_add3_reg_375_reg[21]_1 (\thr_add3_reg_375_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \add_ln134_reg_380[11]_i_3 
       (.I0(\add_ln134_reg_380[11]_i_5_n_5 ),
        .I1(\y_fu_92_reg[11] ),
        .I2(HwReg_K13_channel_empty_n),
        .I3(HwReg_K12_channel_empty_n),
        .I4(HwReg_K22_channel_empty_n),
        .I5(HwReg_K21_channel_empty_n),
        .O(v_csc_core_U0_ap_start));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln134_reg_380[11]_i_5 
       (.I0(HwReg_BOffset_channel_empty_n),
        .I1(HwReg_ROffset_channel_empty_n),
        .I2(HwReg_GOffset_channel_empty_n),
        .I3(HwReg_K11_channel_empty_n),
        .I4(HwReg_ClampMin_channel_empty_n),
        .I5(HwReg_ClipMax_channel_empty_n),
        .O(\add_ln134_reg_380[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[0]_i_2__15_n_5 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00FF0000FD000000)) 
    \addr[0]_i_2__15 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_BOffset_channel_empty_n),
        .I5(push),
        .O(\addr[0]_i_2__15_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__11),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_BOffset_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__13 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__11));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1
       (.I0(HwReg_BOffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .O(ap_sync_channel_write_HwReg_BOffset_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__29
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_BOffset_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__29_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__29_n_5),
        .Q(HwReg_BOffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__29
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_BOffset_channel_full_n),
        .O(full_n_i_1__29_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__29
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I2(HwReg_BOffset_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_BOffset_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__29_n_5),
        .Q(HwReg_BOffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_BOffset_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_BOffset_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_BOffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w10_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_1
   (HwReg_GOffset_channel_empty_n,
    HwReg_GOffset_channel_full_n,
    ap_sync_channel_write_HwReg_GOffset_channel,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg,
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    v_csc_core_U0_ap_ready,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    \thr_add1_reg_370_reg[21] ,
    \thr_add1_reg_370_reg[21]_0 ,
    p_6_in,
    in);
  output HwReg_GOffset_channel_empty_n;
  output HwReg_GOffset_channel_full_n;
  output ap_sync_channel_write_HwReg_GOffset_channel;
  output [9:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel_reg;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input v_csc_core_U0_ap_ready;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input \thr_add1_reg_370_reg[21] ;
  input \thr_add1_reg_370_reg[21]_0 ;
  input p_6_in;
  input [9:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__12_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0;
  wire empty_n1__8;
  wire empty_n_i_1__17_n_5;
  wire full_n_i_1__17_n_5;
  wire [9:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [9:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire \thr_add1_reg_370_reg[21] ;
  wire \thr_add1_reg_370_reg[21]_0 ;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg_52 U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .in(in),
        .out(out),
        .push(push),
        .\thr_add1_reg_370_reg[21] (HwReg_GOffset_channel_full_n),
        .\thr_add1_reg_370_reg[21]_0 (\thr_add1_reg_370_reg[21] ),
        .\thr_add1_reg_370_reg[21]_1 (\thr_add1_reg_370_reg[21]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[0]_i_2__12_n_5 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00FF0000FD000000)) 
    \addr[0]_i_2__12 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_GOffset_channel_empty_n),
        .I5(push),
        .O(\addr[0]_i_2__12_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__8),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_GOffset_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__10 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__8));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1
       (.I0(HwReg_GOffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .O(ap_sync_channel_write_HwReg_GOffset_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_GOffset_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__17_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_5),
        .Q(HwReg_GOffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__17
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_GOffset_channel_full_n),
        .O(full_n_i_1__17_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__17
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I2(HwReg_GOffset_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_GOffset_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_5),
        .Q(HwReg_GOffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_GOffset_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_GOffset_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_GOffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w10_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_10
   (HwReg_ROffset_channel_empty_n,
    HwReg_ROffset_channel_full_n,
    ap_sync_channel_write_HwReg_ROffset_channel,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg,
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    v_csc_core_U0_ap_ready,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    HwReg_K33_channel_empty_n,
    HwReg_BOffset_channel_empty_n,
    HwReg_GOffset_channel_empty_n,
    p_6_in,
    in);
  output HwReg_ROffset_channel_empty_n;
  output HwReg_ROffset_channel_full_n;
  output ap_sync_channel_write_HwReg_ROffset_channel;
  output empty_n_reg_0;
  output [9:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel_reg;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input v_csc_core_U0_ap_ready;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input HwReg_K33_channel_empty_n;
  input HwReg_BOffset_channel_empty_n;
  input HwReg_GOffset_channel_empty_n;
  input p_6_in;
  input [9:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__13_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel_reg_0;
  wire empty_n1__12;
  wire empty_n_i_1__23_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__23_n_5;
  wire [9:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [9:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .in(in),
        .out(out),
        .push(push),
        .\thr_add_reg_365_reg[21] (HwReg_ROffset_channel_full_n),
        .\thr_add_reg_365_reg[21]_0 (ap_sync_reg_channel_write_HwReg_ROffset_channel_reg_0),
        .\thr_add_reg_365_reg[21]_1 (ap_sync_reg_channel_write_HwReg_ROffset_channel_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[0]_i_2__13_n_5 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00FF0000FD000000)) 
    \addr[0]_i_2__13 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ROffset_channel_empty_n),
        .I5(push),
        .O(\addr[0]_i_2__13_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__12),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_ROffset_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__14 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__12));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1
       (.I0(HwReg_ROffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .O(ap_sync_channel_write_HwReg_ROffset_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__23
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ROffset_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__23_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__23_n_5),
        .Q(HwReg_ROffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__23
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_ROffset_channel_full_n),
        .O(full_n_i_1__23_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__23
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I2(HwReg_ROffset_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_ROffset_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_5),
        .Q(HwReg_ROffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_8
       (.I0(HwReg_ROffset_channel_empty_n),
        .I1(HwReg_K33_channel_empty_n),
        .I2(HwReg_BOffset_channel_empty_n),
        .I3(HwReg_GOffset_channel_empty_n),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_ROffset_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ROffset_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_ROffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg
   (push,
    out,
    \thr_add_reg_365_reg[21] ,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    \thr_add_reg_365_reg[21]_0 ,
    \thr_add_reg_365_reg[21]_1 ,
    in,
    addr,
    ap_clk);
  output push;
  output [9:0]out;
  input \thr_add_reg_365_reg[21] ;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input \thr_add_reg_365_reg[21]_0 ;
  input \thr_add_reg_365_reg[21]_1 ;
  input [9:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire [9:0]in;
  wire [9:0]out;
  wire push;
  wire \thr_add_reg_365_reg[21] ;
  wire \thr_add_reg_365_reg[21]_0 ;
  wire \thr_add_reg_365_reg[21]_1 ;

  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__6 
       (.I0(\thr_add_reg_365_reg[21] ),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I2(\thr_add_reg_365_reg[21]_0 ),
        .I3(\thr_add_reg_365_reg[21]_1 ),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w10_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg_52
   (push,
    out,
    \thr_add1_reg_370_reg[21] ,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    \thr_add1_reg_370_reg[21]_0 ,
    \thr_add1_reg_370_reg[21]_1 ,
    in,
    addr,
    ap_clk);
  output push;
  output [9:0]out;
  input \thr_add1_reg_370_reg[21] ;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input \thr_add1_reg_370_reg[21]_0 ;
  input \thr_add1_reg_370_reg[21]_1 ;
  input [9:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire [9:0]in;
  wire [9:0]out;
  wire push;
  wire \thr_add1_reg_370_reg[21] ;
  wire \thr_add1_reg_370_reg[21]_0 ;
  wire \thr_add1_reg_370_reg[21]_1 ;

  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\thr_add1_reg_370_reg[21] ),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I2(\thr_add1_reg_370_reg[21]_0 ),
        .I3(\thr_add1_reg_370_reg[21]_1 ),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w10_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg_54
   (push,
    out,
    \thr_add3_reg_375_reg[21] ,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    \thr_add3_reg_375_reg[21]_0 ,
    \thr_add3_reg_375_reg[21]_1 ,
    in,
    addr,
    ap_clk);
  output push;
  output [9:0]out;
  input \thr_add3_reg_375_reg[21] ;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input \thr_add3_reg_375_reg[21]_0 ;
  input \thr_add3_reg_375_reg[21]_1 ;
  input [9:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire [9:0]in;
  wire [9:0]out;
  wire push;
  wire \thr_add3_reg_375_reg[21] ;
  wire \thr_add3_reg_375_reg[21]_0 ;
  wire \thr_add3_reg_375_reg[21]_1 ;

  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__12 
       (.I0(\thr_add3_reg_375_reg[21] ),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I2(\thr_add3_reg_375_reg[21]_0 ),
        .I3(\thr_add3_reg_375_reg[21]_1 ),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d868_csc_0_fifo_w10_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S
   (HwReg_height_c10_channel_empty_n,
    push,
    full_n_reg_0,
    ap_sync_channel_write_HwReg_height_c10_channel,
    \SRL_SIG_reg[1][10] ,
    ap_rst_n_inv,
    ap_clk,
    CO,
    Q,
    ap_sync_reg_channel_write_HwReg_height_c10_channel,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    p_6_in,
    AXIvideo2MultiPixStream_U0_ap_ready,
    Block_entry_split_proc_U0_ap_done,
    HwReg_ROffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    ap_done_reg_i_2,
    D);
  output HwReg_height_c10_channel_empty_n;
  output push;
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_height_c10_channel;
  output [10:0]\SRL_SIG_reg[1][10] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input ap_sync_reg_channel_write_HwReg_height_c10_channel;
  input \SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input p_6_in;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input Block_entry_split_proc_U0_ap_done;
  input HwReg_ROffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input ap_done_reg_i_2;
  input [10:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire [10:0]D;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_height_c10_channel_empty_n;
  wire HwReg_height_c10_channel_full_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire addr15_in;
  wire \addr[0]_i_1__4_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_done_reg_i_2;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_height_c10_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c10_channel;
  wire empty_n_i_1__4_n_5;
  wire full_n_i_1__4_n_5;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_43 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.D(D),
        .E(push),
        .HwReg_height_c10_channel_full_n(HwReg_height_c10_channel_full_n),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_5_[0] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_height_c10_channel(ap_sync_reg_channel_write_HwReg_height_c10_channel));
  LUT6 #(
    .INIT(64'hB777F77748880888)) 
    \addr[0]_i_1__4 
       (.I0(push),
        .I1(HwReg_height_c10_channel_empty_n),
        .I2(Q),
        .I3(CO),
        .I4(addr15_in),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__4_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__4_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_6
       (.I0(HwReg_height_c10_channel_full_n),
        .I1(Block_entry_split_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_height_c10_channel),
        .I3(HwReg_ROffset_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I5(ap_done_reg_i_2),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_height_c10_channel_i_1
       (.I0(HwReg_height_c10_channel_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(ap_sync_reg_channel_write_HwReg_height_c10_channel),
        .O(ap_sync_channel_write_HwReg_height_c10_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_height_c10_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(HwReg_height_c10_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__4
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_height_c10_channel_full_n),
        .O(full_n_i_1__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    full_n_i_2__3
       (.I0(push),
        .I1(CO),
        .I2(Q),
        .I3(HwReg_height_c10_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(HwReg_height_c10_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__4 
       (.I0(CO),
        .I1(Q),
        .I2(HwReg_height_c10_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_height_c10_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_height_c10_channel_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_11
   (HwReg_height_c7_empty_n,
    HwReg_height_c7_full_n,
    D,
    v_hcresampler_core_U0_HwReg_height_read,
    \SRL_SIG_reg[0][10] ,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output HwReg_height_c7_empty_n;
  output HwReg_height_c7_full_n;
  output [10:0]D;
  input v_hcresampler_core_U0_HwReg_height_read;
  input \SRL_SIG_reg[0][10] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;

  wire [10:0]D;
  wire HwReg_height_c7_empty_n;
  wire HwReg_height_c7_full_n;
  wire \SRL_SIG_reg[0][10] ;
  wire addr15_in;
  wire \addr[0]_i_1__13_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__13_n_5;
  wire full_n_i_1__13_n_5;
  wire [10:0]if_din;
  wire \mOutPtr[0]_i_1__13_n_5 ;
  wire \mOutPtr[1]_i_1__13_n_5 ;
  wire \mOutPtr[2]_i_1__13_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_hcresampler_core_U0_HwReg_height_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_42 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.D(D),
        .E(push),
        .\SRL_SIG_reg[0][10]_0 (HwReg_height_c7_full_n),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .\loopHeight_reg_513_reg[0] (\addr_reg_n_5_[0] ));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1__13 
       (.I0(HwReg_height_c7_full_n),
        .I1(\SRL_SIG_reg[0][10] ),
        .I2(HwReg_height_c7_empty_n),
        .I3(v_hcresampler_core_U0_HwReg_height_read),
        .I4(addr15_in),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__13_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__8 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__13_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_hcresampler_core_U0_HwReg_height_read),
        .I4(HwReg_height_c7_empty_n),
        .I5(push),
        .O(empty_n_i_1__13_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_5),
        .Q(HwReg_height_c7_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__13
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_height_c7_full_n),
        .O(full_n_i_1__13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__12
       (.I0(\SRL_SIG_reg[0][10] ),
        .I1(HwReg_height_c7_full_n),
        .I2(v_hcresampler_core_U0_HwReg_height_read),
        .I3(HwReg_height_c7_empty_n),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__9
       (.I0(v_hcresampler_core_U0_HwReg_height_read),
        .I1(HwReg_height_c7_empty_n),
        .I2(\SRL_SIG_reg[0][10] ),
        .I3(HwReg_height_c7_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_5),
        .Q(HwReg_height_c7_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__13 
       (.I0(v_hcresampler_core_U0_HwReg_height_read),
        .I1(HwReg_height_c7_empty_n),
        .I2(\SRL_SIG_reg[0][10] ),
        .I3(HwReg_height_c7_full_n),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(HwReg_height_c7_full_n),
        .I2(\SRL_SIG_reg[0][10] ),
        .I3(HwReg_height_c7_empty_n),
        .I4(v_hcresampler_core_U0_HwReg_height_read),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_height_c7_empty_n),
        .I4(v_hcresampler_core_U0_HwReg_height_read),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__13_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__13_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_12
   (HwReg_height_c8_empty_n,
    HwReg_height_c8_full_n,
    \addr_reg[0]_0 ,
    Q,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][10]_0 ,
    E,
    \mOutPtr_reg[2]_0 ,
    v_hcresampler_core_1_U0_HwReg_width_c4_write,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output HwReg_height_c8_empty_n;
  output HwReg_height_c8_full_n;
  output \addr_reg[0]_0 ;
  output [10:0]Q;
  output [10:0]\SRL_SIG_reg[1][10] ;
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input [0:0]E;
  input \mOutPtr_reg[2]_0 ;
  input v_hcresampler_core_1_U0_HwReg_width_c4_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;

  wire [0:0]E;
  wire HwReg_height_c8_empty_n;
  wire HwReg_height_c8_full_n;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire addr15_in;
  wire \addr[0]_i_1__10_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__10_n_5;
  wire full_n_i_1__10_n_5;
  wire [10:0]if_din;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__10_n_5 ;
  wire \mOutPtr[2]_i_1__10_n_5 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire v_hcresampler_core_1_U0_HwReg_width_c4_write;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_41 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\addr_reg[0]_0 ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][10]_1 (\SRL_SIG_reg[1][10]_0 ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1__10 
       (.I0(HwReg_height_c8_full_n),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I2(HwReg_height_c8_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(addr15_in),
        .I5(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__10_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__10_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_height_c8_empty_n),
        .I5(E),
        .O(empty_n_i_1__10_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_5),
        .Q(HwReg_height_c8_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__10
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_height_c8_full_n),
        .O(full_n_i_1__10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__9
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I1(HwReg_height_c8_full_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(HwReg_height_c8_empty_n),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__6
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_height_c8_empty_n),
        .I2(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I3(HwReg_height_c8_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(HwReg_height_c8_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_height_c8_empty_n),
        .I2(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I3(HwReg_height_c8_full_n),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(HwReg_height_c8_full_n),
        .I2(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I3(HwReg_height_c8_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(E),
        .I3(HwReg_height_c8_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__10_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_13
   (HwReg_height_c9_empty_n,
    HwReg_height_c9_full_n,
    \SRL_SIG_reg[1][10] ,
    ap_rst_n_inv,
    ap_clk,
    p_9_in,
    p_6_in,
    v_hcresampler_core_1_U0_HwReg_width_c4_write,
    E,
    D);
  output HwReg_height_c9_empty_n;
  output HwReg_height_c9_full_n;
  output [10:0]\SRL_SIG_reg[1][10] ;
  input ap_rst_n_inv;
  input ap_clk;
  input p_9_in;
  input p_6_in;
  input v_hcresampler_core_1_U0_HwReg_width_c4_write;
  input [0:0]E;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c9_empty_n;
  wire HwReg_height_c9_full_n;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire addr15_in;
  wire \addr[0]_i_1__7_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__7_n_5;
  wire full_n_i_1__7_n_5;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_1__7_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire v_hcresampler_core_1_U0_HwReg_width_c4_write;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_40 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .\loopHeight_reg_423_reg[0] (\addr_reg_n_5_[0] ));
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__7 
       (.I0(E),
        .I1(HwReg_height_c9_empty_n),
        .I2(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I3(addr15_in),
        .I4(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__7_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__7_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I4(HwReg_height_c9_empty_n),
        .I5(E),
        .O(empty_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_5),
        .Q(HwReg_height_c9_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__7
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_height_c9_full_n),
        .O(full_n_i_1__7_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(HwReg_height_c9_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__7 
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I1(HwReg_height_c9_empty_n),
        .I2(E),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(E),
        .I2(HwReg_height_c9_empty_n),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(E),
        .I3(HwReg_height_c9_empty_n),
        .I4(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_14
   (HwReg_height_c_empty_n,
    HwReg_height_c_full_n,
    D,
    E,
    MultiPixStream2AXIvideo_U0_Height_read,
    v_hcresampler_core_U0_HwReg_height_read,
    Q,
    HwReg_width_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output HwReg_height_c_empty_n;
  output HwReg_height_c_full_n;
  output [10:0]D;
  input [0:0]E;
  input MultiPixStream2AXIvideo_U0_Height_read;
  input v_hcresampler_core_U0_HwReg_height_read;
  input [0:0]Q;
  input HwReg_width_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire addr15_in;
  wire \addr[0]_i_1__16_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__15_n_5;
  wire full_n_i_1__15_n_5;
  wire [10:0]if_din;
  wire \mOutPtr[0]_i_1__16_n_5 ;
  wire \mOutPtr[1]_i_1__16_n_5 ;
  wire \mOutPtr[2]_i_1__16_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire v_hcresampler_core_U0_HwReg_height_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_39 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[0] (\addr_reg_n_5_[0] ),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1__16 
       (.I0(HwReg_height_c_full_n),
        .I1(v_hcresampler_core_U0_HwReg_height_read),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_Height_read),
        .I4(addr15_in),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__16_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__10 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__16_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(MultiPixStream2AXIvideo_U0_Height_read),
        .I4(HwReg_height_c_empty_n),
        .I5(E),
        .O(empty_n_i_1__15_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_5),
        .Q(HwReg_height_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__15
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_height_c_full_n),
        .O(full_n_i_1__15_n_5));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    full_n_i_2__15
       (.I0(v_hcresampler_core_U0_HwReg_height_read),
        .I1(HwReg_height_c_full_n),
        .I2(Q),
        .I3(HwReg_width_c_empty_n),
        .I4(HwReg_height_c_empty_n),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    full_n_i_3__11
       (.I0(Q),
        .I1(HwReg_width_c_empty_n),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(v_hcresampler_core_U0_HwReg_height_read),
        .I5(HwReg_height_c_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_5),
        .Q(HwReg_height_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__16 
       (.I0(Q),
        .I1(HwReg_width_c_empty_n),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(E),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(HwReg_height_c_full_n),
        .I2(v_hcresampler_core_U0_HwReg_height_read),
        .I3(HwReg_height_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__16 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(E),
        .I3(HwReg_height_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__16_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__16_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_15
   (v_hcresampler_core_U0_HwReg_height_read,
    HwReg_width_c3_empty_n,
    D,
    \SRL_SIG_reg[1][10] ,
    CO,
    HwReg_width_c3_full_n,
    HwReg_width_c_full_n,
    HwReg_height_c7_empty_n,
    HwReg_height_c_full_n,
    Q,
    v_hcresampler_core_U0_ap_start,
    if_dout,
    \SRL_SIG_reg[0][10] ,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output v_hcresampler_core_U0_HwReg_height_read;
  output HwReg_width_c3_empty_n;
  output [10:0]D;
  output [11:0]\SRL_SIG_reg[1][10] ;
  output [0:0]CO;
  output HwReg_width_c3_full_n;
  input HwReg_width_c_full_n;
  input HwReg_height_c7_empty_n;
  input HwReg_height_c_full_n;
  input [0:0]Q;
  input v_hcresampler_core_U0_ap_start;
  input [0:0]if_dout;
  input \SRL_SIG_reg[0][10] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;

  wire [0:0]CO;
  wire [10:0]D;
  wire HwReg_height_c7_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c3_empty_n;
  wire HwReg_width_c3_full_n;
  wire HwReg_width_c_full_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][10] ;
  wire [11:0]\SRL_SIG_reg[1][10] ;
  wire addr15_in;
  wire \addr[0]_i_1__12_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__12_n_5;
  wire full_n_i_1__12_n_5;
  wire [10:0]if_din;
  wire [0:0]if_dout;
  wire \mOutPtr[0]_i_1__12_n_5 ;
  wire \mOutPtr[1]_i_1__12_n_5 ;
  wire \mOutPtr[2]_i_1__12_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_hcresampler_core_U0_HwReg_height_read;
  wire v_hcresampler_core_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_38 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.CO(CO),
        .D(D),
        .E(push),
        .\HwReg_width_read_reg_518_reg[0] (\addr_reg_n_5_[0] ),
        .\SRL_SIG_reg[0][10]_0 (HwReg_width_c3_full_n),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .if_dout(if_dout));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln767_reg_535[11]_i_1 
       (.I0(HwReg_width_c3_empty_n),
        .I1(HwReg_width_c_full_n),
        .I2(HwReg_height_c7_empty_n),
        .I3(HwReg_height_c_full_n),
        .I4(Q),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(v_hcresampler_core_U0_HwReg_height_read));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1__12 
       (.I0(HwReg_width_c3_full_n),
        .I1(\SRL_SIG_reg[0][10] ),
        .I2(HwReg_width_c3_empty_n),
        .I3(v_hcresampler_core_U0_HwReg_height_read),
        .I4(addr15_in),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__12_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__12_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_hcresampler_core_U0_HwReg_height_read),
        .I4(HwReg_width_c3_empty_n),
        .I5(push),
        .O(empty_n_i_1__12_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_5),
        .Q(HwReg_width_c3_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__12
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_width_c3_full_n),
        .O(full_n_i_1__12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__11
       (.I0(\SRL_SIG_reg[0][10] ),
        .I1(HwReg_width_c3_full_n),
        .I2(v_hcresampler_core_U0_HwReg_height_read),
        .I3(HwReg_width_c3_empty_n),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__8
       (.I0(v_hcresampler_core_U0_HwReg_height_read),
        .I1(HwReg_width_c3_empty_n),
        .I2(\SRL_SIG_reg[0][10] ),
        .I3(HwReg_width_c3_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_5),
        .Q(HwReg_width_c3_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__12 
       (.I0(v_hcresampler_core_U0_HwReg_height_read),
        .I1(HwReg_width_c3_empty_n),
        .I2(\SRL_SIG_reg[0][10] ),
        .I3(HwReg_width_c3_full_n),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(HwReg_width_c3_full_n),
        .I2(\SRL_SIG_reg[0][10] ),
        .I3(HwReg_width_c3_empty_n),
        .I4(v_hcresampler_core_U0_HwReg_height_read),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_width_c3_empty_n),
        .I4(v_hcresampler_core_U0_HwReg_height_read),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__12_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__12_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_16
   (HwReg_width_c4_empty_n,
    HwReg_width_c4_full_n,
    \addr_reg[0]_0 ,
    Q,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][10]_0 ,
    E,
    \mOutPtr_reg[2]_0 ,
    v_hcresampler_core_1_U0_HwReg_width_c4_write,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output HwReg_width_c4_empty_n;
  output HwReg_width_c4_full_n;
  output \addr_reg[0]_0 ;
  output [10:0]Q;
  output [10:0]\SRL_SIG_reg[1][10] ;
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input [0:0]E;
  input \mOutPtr_reg[2]_0 ;
  input v_hcresampler_core_1_U0_HwReg_width_c4_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;

  wire [0:0]E;
  wire HwReg_width_c4_empty_n;
  wire HwReg_width_c4_full_n;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire addr15_in;
  wire \addr[0]_i_1__9_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__9_n_5;
  wire full_n_i_1__9_n_5;
  wire [10:0]if_din;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_1__9_n_5 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire v_hcresampler_core_1_U0_HwReg_width_c4_write;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_37 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\addr_reg[0]_0 ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][10]_1 (\SRL_SIG_reg[1][10]_0 ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1__9 
       (.I0(HwReg_width_c4_full_n),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I2(HwReg_width_c4_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(addr15_in),
        .I5(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__9_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__9_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_width_c4_empty_n),
        .I5(E),
        .O(empty_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_5),
        .Q(HwReg_width_c4_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__9
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_width_c4_full_n),
        .O(full_n_i_1__9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__8
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I1(HwReg_width_c4_full_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(HwReg_width_c4_empty_n),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__5
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_width_c4_empty_n),
        .I2(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I3(HwReg_width_c4_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(HwReg_width_c4_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_width_c4_empty_n),
        .I2(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I3(HwReg_width_c4_full_n),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(HwReg_width_c4_full_n),
        .I2(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I3(HwReg_width_c4_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(E),
        .I3(HwReg_width_c4_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_17
   (HwReg_width_c5_empty_n,
    HwReg_width_c5_full_n,
    empty_n_reg_0,
    D,
    \SRL_SIG_reg[1][10] ,
    CO,
    empty_n_reg_1,
    ap_rst_n_inv,
    ap_clk,
    HwReg_height_c8_full_n,
    v_hcresampler_core_1_U0_ap_start,
    HwReg_height_c9_empty_n,
    HwReg_width_c4_full_n,
    if_dout,
    p_9_in,
    p_6_in,
    v_hcresampler_core_1_U0_HwReg_width_c4_write,
    E,
    Q,
    \SRL_SIG_reg[0][10] );
  output HwReg_width_c5_empty_n;
  output HwReg_width_c5_full_n;
  output empty_n_reg_0;
  output [10:0]D;
  output [11:0]\SRL_SIG_reg[1][10] ;
  output [0:0]CO;
  output [0:0]empty_n_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input HwReg_height_c8_full_n;
  input v_hcresampler_core_1_U0_ap_start;
  input HwReg_height_c9_empty_n;
  input HwReg_width_c4_full_n;
  input [0:0]if_dout;
  input p_9_in;
  input p_6_in;
  input v_hcresampler_core_1_U0_HwReg_width_c4_write;
  input [0:0]E;
  input [0:0]Q;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c8_full_n;
  wire HwReg_height_c9_empty_n;
  wire HwReg_width_c4_full_n;
  wire HwReg_width_c5_empty_n;
  wire HwReg_width_c5_full_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [11:0]\SRL_SIG_reg[1][10] ;
  wire addr15_in;
  wire \addr[0]_i_1__6_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__6_n_5;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire full_n_i_1__6_n_5;
  wire [0:0]if_dout;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_1__6_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire v_hcresampler_core_1_U0_HwReg_width_c4_write;
  wire v_hcresampler_core_1_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_36 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.CO(CO),
        .D(D),
        .E(E),
        .HwReg_height_c8_full_n(HwReg_height_c8_full_n),
        .HwReg_height_c9_empty_n(HwReg_height_c9_empty_n),
        .HwReg_width_c4_full_n(HwReg_width_c4_full_n),
        .\HwReg_width_read_reg_428_reg[0] (\addr_reg_n_5_[0] ),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c5_empty_n),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .empty_n_reg(empty_n_reg_1),
        .if_dout(if_dout),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__6 
       (.I0(E),
        .I1(HwReg_width_c5_empty_n),
        .I2(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I3(addr15_in),
        .I4(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__6_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__6_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(HwReg_width_c5_empty_n),
        .I1(HwReg_height_c8_full_n),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(HwReg_height_c9_empty_n),
        .I4(HwReg_width_c4_full_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I4(HwReg_width_c5_empty_n),
        .I5(E),
        .O(empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_5),
        .Q(HwReg_width_c5_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__6
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_width_c5_full_n),
        .O(full_n_i_1__6_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(HwReg_width_c5_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__6 
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I1(HwReg_width_c5_empty_n),
        .I2(E),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(E),
        .I2(HwReg_width_c5_empty_n),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(E),
        .I3(HwReg_width_c5_empty_n),
        .I4(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_18
   (HwReg_width_c6_channel_empty_n,
    empty_n_reg_0,
    push,
    p_9_in,
    E,
    p_9_in_0,
    ap_sync_reg_channel_write_HwReg_width_c6_channel_reg,
    ap_sync_channel_write_HwReg_width_c6_channel,
    \SRL_SIG_reg[1][10] ,
    ap_rst_n_inv,
    ap_clk,
    HwReg_height_c10_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c9_full_n,
    HwReg_width_c5_full_n,
    CO,
    Q,
    ap_sync_reg_channel_write_HwReg_width_c6_channel,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    p_6_in,
    AXIvideo2MultiPixStream_U0_ap_ready,
    v_hcresampler_core_1_U0_HwReg_width_c4_write,
    HwReg_width_c5_empty_n,
    HwReg_height_c9_empty_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    bPassThru_422_or_420_In_loc_channel_full_n,
    D);
  output HwReg_width_c6_channel_empty_n;
  output empty_n_reg_0;
  output push;
  output p_9_in;
  output [0:0]E;
  output p_9_in_0;
  output ap_sync_reg_channel_write_HwReg_width_c6_channel_reg;
  output ap_sync_channel_write_HwReg_width_c6_channel;
  output [10:0]\SRL_SIG_reg[1][10] ;
  input ap_rst_n_inv;
  input ap_clk;
  input HwReg_height_c10_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c9_full_n;
  input HwReg_width_c5_full_n;
  input [0:0]CO;
  input [1:0]Q;
  input ap_sync_reg_channel_write_HwReg_width_c6_channel;
  input \SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input p_6_in;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input v_hcresampler_core_1_U0_HwReg_width_c4_write;
  input HwReg_width_c5_empty_n;
  input HwReg_height_c9_empty_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input [10:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c10_channel_empty_n;
  wire HwReg_height_c9_empty_n;
  wire HwReg_height_c9_full_n;
  wire HwReg_width_c5_empty_n;
  wire HwReg_width_c5_full_n;
  wire HwReg_width_c6_channel_empty_n;
  wire HwReg_width_c6_channel_full_n;
  wire [1:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire addr15_in;
  wire \addr[0]_i_1__3_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_width_c6_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c6_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c6_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire empty_n_i_1__3_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__3_n_5;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__3_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire p_9_in_0;
  wire p_9_in_1;
  wire push;
  wire v_hcresampler_core_1_U0_HwReg_width_c4_write;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_35 U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.D(D),
        .E(push),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c10_channel_empty_n(HwReg_height_c10_channel_empty_n),
        .HwReg_height_c9_full_n(HwReg_height_c9_full_n),
        .HwReg_width_c5_full_n(HwReg_width_c5_full_n),
        .HwReg_width_c6_channel_full_n(HwReg_width_c6_channel_full_n),
        .Q(Q[0]),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_5_[0] ),
        .\SRL_SIG_reg[0][10]_0 (HwReg_width_c6_channel_empty_n),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_width_c6_channel(ap_sync_reg_channel_write_HwReg_width_c6_channel),
        .empty_n_reg(E));
  LUT6 #(
    .INIT(64'hB777F77748880888)) 
    \addr[0]_i_1__3 
       (.I0(push),
        .I1(HwReg_width_c6_channel_empty_n),
        .I2(Q[1]),
        .I3(CO),
        .I4(addr15_in),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__3_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__3_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(HwReg_width_c6_channel_empty_n),
        .I1(HwReg_height_c10_channel_empty_n),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(HwReg_height_c9_full_n),
        .I4(HwReg_width_c5_full_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_10
       (.I0(ap_sync_reg_channel_write_HwReg_width_c6_channel),
        .I1(HwReg_width_c6_channel_full_n),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I3(bPassThru_422_or_420_In_loc_channel_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(\SRL_SIG_reg[1][0]_0 ),
        .O(ap_sync_reg_channel_write_HwReg_width_c6_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_width_c6_channel_i_1
       (.I0(HwReg_width_c6_channel_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(ap_sync_reg_channel_write_HwReg_width_c6_channel),
        .O(ap_sync_channel_write_HwReg_width_c6_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_width_c6_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(HwReg_width_c6_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__3
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in_1),
        .I4(p_6_in),
        .I5(HwReg_width_c6_channel_full_n),
        .O(full_n_i_1__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    full_n_i_2__2
       (.I0(push),
        .I1(CO),
        .I2(Q[1]),
        .I3(HwReg_width_c6_channel_empty_n),
        .O(p_9_in_1));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__5
       (.I0(E),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I2(HwReg_width_c5_empty_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__6
       (.I0(E),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I2(HwReg_height_c9_empty_n),
        .O(p_9_in_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(HwReg_width_c6_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_width_c6_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_width_c6_channel_empty_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_width_c6_channel_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_19
   (HwReg_width_c_empty_n,
    HwReg_width_c_full_n,
    D,
    E,
    MultiPixStream2AXIvideo_U0_Height_read,
    v_hcresampler_core_U0_HwReg_height_read,
    Q,
    HwReg_height_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output HwReg_width_c_empty_n;
  output HwReg_width_c_full_n;
  output [10:0]D;
  input [0:0]E;
  input MultiPixStream2AXIvideo_U0_Height_read;
  input v_hcresampler_core_U0_HwReg_height_read;
  input [0:0]Q;
  input HwReg_height_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire addr15_in;
  wire \addr[0]_i_1__15_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__14_n_5;
  wire full_n_i_1__14_n_5;
  wire [10:0]if_din;
  wire \mOutPtr[0]_i_1__15_n_5 ;
  wire \mOutPtr[1]_i_1__15_n_5 ;
  wire \mOutPtr[2]_i_1__15_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire v_hcresampler_core_U0_HwReg_height_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg U_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[0] (\addr_reg_n_5_[0] ),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1__15 
       (.I0(HwReg_width_c_full_n),
        .I1(v_hcresampler_core_U0_HwReg_height_read),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_Height_read),
        .I4(addr15_in),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__15_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__15_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(MultiPixStream2AXIvideo_U0_Height_read),
        .I4(HwReg_width_c_empty_n),
        .I5(E),
        .O(empty_n_i_1__14_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_5),
        .Q(HwReg_width_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__14
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_width_c_full_n),
        .O(full_n_i_1__14_n_5));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    full_n_i_2__14
       (.I0(v_hcresampler_core_U0_HwReg_height_read),
        .I1(HwReg_width_c_full_n),
        .I2(Q),
        .I3(HwReg_width_c_empty_n),
        .I4(HwReg_height_c_empty_n),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    full_n_i_3__10
       (.I0(Q),
        .I1(HwReg_width_c_empty_n),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(v_hcresampler_core_U0_HwReg_height_read),
        .I5(HwReg_width_c_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_5),
        .Q(HwReg_width_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__15 
       (.I0(Q),
        .I1(HwReg_width_c_empty_n),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(E),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(HwReg_width_c_full_n),
        .I2(v_hcresampler_core_U0_HwReg_height_read),
        .I3(HwReg_width_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__15 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(E),
        .I3(HwReg_width_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__15_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__15_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg
   (D,
    E,
    if_din,
    ap_clk,
    \d_read_reg_22_reg[0] );
  output [10:0]D;
  input [0:0]E;
  input [10:0]if_din;
  input ap_clk;
  input \d_read_reg_22_reg[0] ;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \d_read_reg_22_reg[0] ;
  wire [10:0]if_din;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[10]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_35
   (E,
    empty_n_reg,
    \SRL_SIG_reg[1][10]_0 ,
    HwReg_width_c6_channel_full_n,
    ap_sync_reg_channel_write_HwReg_width_c6_channel,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][10]_0 ,
    HwReg_height_c10_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c9_full_n,
    HwReg_width_c5_full_n,
    Q,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input HwReg_width_c6_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_width_c6_channel;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][10]_0 ;
  input HwReg_height_c10_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c9_full_n;
  input HwReg_width_c5_full_n;
  input [0:0]Q;
  input [10:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c10_channel_empty_n;
  wire HwReg_height_c9_full_n;
  wire HwReg_width_c5_full_n;
  wire HwReg_width_c6_channel_full_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_2 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_width_c6_channel;
  wire [0:0]empty_n_reg;

  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(HwReg_width_c6_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_width_c6_channel),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(\SRL_SIG_reg[1][0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(\SRL_SIG_reg[0][10]_0 ),
        .I1(HwReg_height_c10_channel_empty_n),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(HwReg_height_c9_full_n),
        .I4(HwReg_width_c5_full_n),
        .I5(Q),
        .O(empty_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(\SRL_SIG_reg[0]_2 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[10]_i_2 
       (.I0(\SRL_SIG_reg[1]_3 [10]),
        .I1(\SRL_SIG_reg[0]_2 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\SRL_SIG_reg[0]_2 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(\SRL_SIG_reg[0]_2 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(\SRL_SIG_reg[0]_2 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\SRL_SIG_reg[0]_2 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(\SRL_SIG_reg[0]_2 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(\SRL_SIG_reg[0]_2 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(\SRL_SIG_reg[0]_2 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(\SRL_SIG_reg[0]_2 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(\SRL_SIG_reg[0]_2 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_36
   (D,
    \SRL_SIG_reg[1][10]_0 ,
    CO,
    empty_n_reg,
    if_dout,
    \HwReg_width_read_reg_428_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_height_c8_full_n,
    v_hcresampler_core_1_U0_ap_start,
    HwReg_height_c9_empty_n,
    HwReg_width_c4_full_n,
    Q,
    E,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  output [11:0]\SRL_SIG_reg[1][10]_0 ;
  output [0:0]CO;
  output [0:0]empty_n_reg;
  input [0:0]if_dout;
  input \HwReg_width_read_reg_428_reg[0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_height_c8_full_n;
  input v_hcresampler_core_1_U0_ap_start;
  input HwReg_height_c9_empty_n;
  input HwReg_width_c4_full_n;
  input [0:0]Q;
  input [0:0]E;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c8_full_n;
  wire HwReg_height_c9_empty_n;
  wire HwReg_width_c4_full_n;
  wire \HwReg_width_read_reg_428_reg[0] ;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln767_reg_443[11]_i_2_n_5 ;
  wire \add_ln767_reg_443[11]_i_3_n_5 ;
  wire \add_ln767_reg_443[11]_i_4_n_5 ;
  wire \add_ln767_reg_443[3]_i_2_n_5 ;
  wire \add_ln767_reg_443[3]_i_3_n_5 ;
  wire \add_ln767_reg_443[3]_i_4_n_5 ;
  wire \add_ln767_reg_443[3]_i_5_n_5 ;
  wire \add_ln767_reg_443[3]_i_6_n_5 ;
  wire \add_ln767_reg_443[3]_i_7_n_5 ;
  wire \add_ln767_reg_443[7]_i_2_n_5 ;
  wire \add_ln767_reg_443[7]_i_3_n_5 ;
  wire \add_ln767_reg_443[7]_i_4_n_5 ;
  wire \add_ln767_reg_443[7]_i_5_n_5 ;
  wire \add_ln767_reg_443_reg[11]_i_1_n_7 ;
  wire \add_ln767_reg_443_reg[11]_i_1_n_8 ;
  wire \add_ln767_reg_443_reg[3]_i_1_n_5 ;
  wire \add_ln767_reg_443_reg[3]_i_1_n_6 ;
  wire \add_ln767_reg_443_reg[3]_i_1_n_7 ;
  wire \add_ln767_reg_443_reg[3]_i_1_n_8 ;
  wire \add_ln767_reg_443_reg[7]_i_1_n_5 ;
  wire \add_ln767_reg_443_reg[7]_i_1_n_6 ;
  wire \add_ln767_reg_443_reg[7]_i_1_n_7 ;
  wire \add_ln767_reg_443_reg[7]_i_1_n_8 ;
  wire ap_clk;
  wire \cmp36676_i_reg_438[0]_i_2_n_5 ;
  wire \cmp36676_i_reg_438[0]_i_3_n_5 ;
  wire \cmp36676_i_reg_438[0]_i_4_n_5 ;
  wire \cmp36676_i_reg_438[0]_i_5_n_5 ;
  wire \cmp36676_i_reg_438_reg[0]_i_1_n_6 ;
  wire \cmp36676_i_reg_438_reg[0]_i_1_n_7 ;
  wire \cmp36676_i_reg_438_reg[0]_i_1_n_8 ;
  wire [0:0]empty_n_reg;
  wire [0:0]if_dout;
  wire v_hcresampler_core_1_U0_ap_start;
  wire [2:2]\NLW_add_ln767_reg_443_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln767_reg_443_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp36676_i_reg_438_reg[0]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_428[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1__5 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_height_c8_full_n),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(HwReg_height_c9_empty_n),
        .I4(HwReg_width_c4_full_n),
        .I5(Q),
        .O(empty_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[11]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[11]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[11]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[11]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[3]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[3]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[3]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[3]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[3]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \add_ln767_reg_443[3]_i_5 
       (.I0(if_dout),
        .I1(\HwReg_width_read_reg_428_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\add_ln767_reg_443[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[3]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \add_ln767_reg_443[3]_i_7 
       (.I0(if_dout),
        .I1(\HwReg_width_read_reg_428_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\add_ln767_reg_443[3]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_443[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .O(\add_ln767_reg_443[7]_i_5_n_5 ));
  CARRY4 \add_ln767_reg_443_reg[11]_i_1 
       (.CI(\add_ln767_reg_443_reg[7]_i_1_n_5 ),
        .CO({\SRL_SIG_reg[1][10]_0 [11],\NLW_add_ln767_reg_443_reg[11]_i_1_CO_UNCONNECTED [2],\add_ln767_reg_443_reg[11]_i_1_n_7 ,\add_ln767_reg_443_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln767_reg_443_reg[11]_i_1_O_UNCONNECTED [3],\SRL_SIG_reg[1][10]_0 [10:8]}),
        .S({1'b1,\add_ln767_reg_443[11]_i_2_n_5 ,\add_ln767_reg_443[11]_i_3_n_5 ,\add_ln767_reg_443[11]_i_4_n_5 }));
  CARRY4 \add_ln767_reg_443_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln767_reg_443_reg[3]_i_1_n_5 ,\add_ln767_reg_443_reg[3]_i_1_n_6 ,\add_ln767_reg_443_reg[3]_i_1_n_7 ,\add_ln767_reg_443_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln767_reg_443[3]_i_2_n_5 ,1'b0,\add_ln767_reg_443[3]_i_3_n_5 }),
        .O(\SRL_SIG_reg[1][10]_0 [3:0]),
        .S({\add_ln767_reg_443[3]_i_4_n_5 ,\add_ln767_reg_443[3]_i_5_n_5 ,\add_ln767_reg_443[3]_i_6_n_5 ,\add_ln767_reg_443[3]_i_7_n_5 }));
  CARRY4 \add_ln767_reg_443_reg[7]_i_1 
       (.CI(\add_ln767_reg_443_reg[3]_i_1_n_5 ),
        .CO({\add_ln767_reg_443_reg[7]_i_1_n_5 ,\add_ln767_reg_443_reg[7]_i_1_n_6 ,\add_ln767_reg_443_reg[7]_i_1_n_7 ,\add_ln767_reg_443_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][10]_0 [7:4]),
        .S({\add_ln767_reg_443[7]_i_2_n_5 ,\add_ln767_reg_443[7]_i_3_n_5 ,\add_ln767_reg_443[7]_i_4_n_5 ,\add_ln767_reg_443[7]_i_5_n_5 }));
  LUT6 #(
    .INIT(64'h0000003050005030)) 
    \cmp36676_i_reg_438[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(if_dout),
        .I3(\HwReg_width_read_reg_428_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\cmp36676_i_reg_438[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4440040000022022)) 
    \cmp36676_i_reg_438[0]_i_3 
       (.I0(if_dout),
        .I1(D[8]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .I5(D[7]),
        .O(\cmp36676_i_reg_438[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h4440040000022022)) 
    \cmp36676_i_reg_438[0]_i_4 
       (.I0(if_dout),
        .I1(D[5]),
        .I2(\HwReg_width_read_reg_428_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .I5(D[4]),
        .O(\cmp36676_i_reg_438[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h1010100202100202)) 
    \cmp36676_i_reg_438[0]_i_5 
       (.I0(if_dout),
        .I1(D[2]),
        .I2(D[0]),
        .I3(\HwReg_width_read_reg_428_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\cmp36676_i_reg_438[0]_i_5_n_5 ));
  CARRY4 \cmp36676_i_reg_438_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\cmp36676_i_reg_438_reg[0]_i_1_n_6 ,\cmp36676_i_reg_438_reg[0]_i_1_n_7 ,\cmp36676_i_reg_438_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp36676_i_reg_438_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cmp36676_i_reg_438[0]_i_2_n_5 ,\cmp36676_i_reg_438[0]_i_3_n_5 ,\cmp36676_i_reg_438[0]_i_4_n_5 ,\cmp36676_i_reg_438[0]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_37
   (Q,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][10]_1 ,
    E,
    if_din,
    ap_clk,
    \SRL_SIG_reg[0][10]_0 );
  output [10:0]Q;
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  output [10:0]\SRL_SIG_reg[1][10]_1 ;
  input [0:0]E;
  input [10:0]if_din;
  input ap_clk;
  input \SRL_SIG_reg[0][10]_0 ;

  wire [0:0]E;
  wire [10:0]Q;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_1 ;
  wire ap_clk;
  wire [10:0]if_din;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [0]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_2 
       (.I0(\SRL_SIG_reg[1][10]_0 [10]),
        .I1(Q[10]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [1]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [2]),
        .I1(Q[2]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [3]),
        .I1(Q[3]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [4]),
        .I1(Q[4]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [5]),
        .I1(Q[5]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [6]),
        .I1(Q[6]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [7]),
        .I1(Q[7]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [8]),
        .I1(Q[8]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1][10]_0 [9]),
        .I1(Q[9]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][10]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][10]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][10]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][10]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][10]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][10]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][10]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][10]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][10]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][10]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][10]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_38
   (D,
    \SRL_SIG_reg[1][10]_0 ,
    CO,
    E,
    if_dout,
    \HwReg_width_read_reg_518_reg[0] ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][10]_1 ,
    if_din,
    ap_clk);
  output [10:0]D;
  output [11:0]\SRL_SIG_reg[1][10]_0 ;
  output [0:0]CO;
  output [0:0]E;
  input [0:0]if_dout;
  input \HwReg_width_read_reg_518_reg[0] ;
  input \SRL_SIG_reg[0][10]_0 ;
  input \SRL_SIG_reg[0][10]_1 ;
  input [10:0]if_din;
  input ap_clk;

  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire \HwReg_width_read_reg_518_reg[0] ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][10]_1 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln767_reg_535[11]_i_3_n_5 ;
  wire \add_ln767_reg_535[11]_i_4_n_5 ;
  wire \add_ln767_reg_535[11]_i_5_n_5 ;
  wire \add_ln767_reg_535[3]_i_2_n_5 ;
  wire \add_ln767_reg_535[3]_i_3_n_5 ;
  wire \add_ln767_reg_535[3]_i_4_n_5 ;
  wire \add_ln767_reg_535[3]_i_5_n_5 ;
  wire \add_ln767_reg_535[3]_i_6_n_5 ;
  wire \add_ln767_reg_535[7]_i_2_n_5 ;
  wire \add_ln767_reg_535[7]_i_3_n_5 ;
  wire \add_ln767_reg_535[7]_i_4_n_5 ;
  wire \add_ln767_reg_535[7]_i_5_n_5 ;
  wire \add_ln767_reg_535_reg[11]_i_2_n_7 ;
  wire \add_ln767_reg_535_reg[11]_i_2_n_8 ;
  wire \add_ln767_reg_535_reg[3]_i_1_n_5 ;
  wire \add_ln767_reg_535_reg[3]_i_1_n_6 ;
  wire \add_ln767_reg_535_reg[3]_i_1_n_7 ;
  wire \add_ln767_reg_535_reg[3]_i_1_n_8 ;
  wire \add_ln767_reg_535_reg[7]_i_1_n_5 ;
  wire \add_ln767_reg_535_reg[7]_i_1_n_6 ;
  wire \add_ln767_reg_535_reg[7]_i_1_n_7 ;
  wire \add_ln767_reg_535_reg[7]_i_1_n_8 ;
  wire ap_clk;
  wire \cmp36676_i_reg_528[0]_i_2_n_5 ;
  wire \cmp36676_i_reg_528[0]_i_3_n_5 ;
  wire \cmp36676_i_reg_528[0]_i_4_n_5 ;
  wire \cmp36676_i_reg_528[0]_i_5_n_5 ;
  wire \cmp36676_i_reg_528_reg[0]_i_1_n_6 ;
  wire \cmp36676_i_reg_528_reg[0]_i_1_n_7 ;
  wire \cmp36676_i_reg_528_reg[0]_i_1_n_8 ;
  wire [10:0]if_din;
  wire [0:0]if_dout;
  wire [2:2]\NLW_add_ln767_reg_535_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln767_reg_535_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp36676_i_reg_528_reg[0]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \HwReg_width_read_reg_518[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[0][10]_0 ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[11]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[11]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[11]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[11]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[3]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[3]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[3]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[3]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[3]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \add_ln767_reg_535[3]_i_5 
       (.I0(if_dout),
        .I1(\HwReg_width_read_reg_518_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\add_ln767_reg_535[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[3]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[3]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \add_ln767_reg_535[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .O(\add_ln767_reg_535[7]_i_5_n_5 ));
  CARRY4 \add_ln767_reg_535_reg[11]_i_2 
       (.CI(\add_ln767_reg_535_reg[7]_i_1_n_5 ),
        .CO({\SRL_SIG_reg[1][10]_0 [11],\NLW_add_ln767_reg_535_reg[11]_i_2_CO_UNCONNECTED [2],\add_ln767_reg_535_reg[11]_i_2_n_7 ,\add_ln767_reg_535_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln767_reg_535_reg[11]_i_2_O_UNCONNECTED [3],\SRL_SIG_reg[1][10]_0 [10:8]}),
        .S({1'b1,\add_ln767_reg_535[11]_i_3_n_5 ,\add_ln767_reg_535[11]_i_4_n_5 ,\add_ln767_reg_535[11]_i_5_n_5 }));
  CARRY4 \add_ln767_reg_535_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln767_reg_535_reg[3]_i_1_n_5 ,\add_ln767_reg_535_reg[3]_i_1_n_6 ,\add_ln767_reg_535_reg[3]_i_1_n_7 ,\add_ln767_reg_535_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln767_reg_535[3]_i_2_n_5 ,1'b0}),
        .O(\SRL_SIG_reg[1][10]_0 [3:0]),
        .S({\add_ln767_reg_535[3]_i_3_n_5 ,\add_ln767_reg_535[3]_i_4_n_5 ,\add_ln767_reg_535[3]_i_5_n_5 ,\add_ln767_reg_535[3]_i_6_n_5 }));
  CARRY4 \add_ln767_reg_535_reg[7]_i_1 
       (.CI(\add_ln767_reg_535_reg[3]_i_1_n_5 ),
        .CO({\add_ln767_reg_535_reg[7]_i_1_n_5 ,\add_ln767_reg_535_reg[7]_i_1_n_6 ,\add_ln767_reg_535_reg[7]_i_1_n_7 ,\add_ln767_reg_535_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][10]_0 [7:4]),
        .S({\add_ln767_reg_535[7]_i_2_n_5 ,\add_ln767_reg_535[7]_i_3_n_5 ,\add_ln767_reg_535[7]_i_4_n_5 ,\add_ln767_reg_535[7]_i_5_n_5 }));
  LUT6 #(
    .INIT(64'h0000003050005030)) 
    \cmp36676_i_reg_528[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(if_dout),
        .I3(\HwReg_width_read_reg_518_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\cmp36676_i_reg_528[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4440040000022022)) 
    \cmp36676_i_reg_528[0]_i_3 
       (.I0(if_dout),
        .I1(D[8]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .I5(D[7]),
        .O(\cmp36676_i_reg_528[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h4440040000022022)) 
    \cmp36676_i_reg_528[0]_i_4 
       (.I0(if_dout),
        .I1(D[5]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .I5(D[4]),
        .O(\cmp36676_i_reg_528[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0004404400022022)) 
    \cmp36676_i_reg_528[0]_i_5 
       (.I0(if_dout),
        .I1(D[2]),
        .I2(\HwReg_width_read_reg_518_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .I5(D[1]),
        .O(\cmp36676_i_reg_528[0]_i_5_n_5 ));
  CARRY4 \cmp36676_i_reg_528_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\cmp36676_i_reg_528_reg[0]_i_1_n_6 ,\cmp36676_i_reg_528_reg[0]_i_1_n_7 ,\cmp36676_i_reg_528_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp36676_i_reg_528_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cmp36676_i_reg_528[0]_i_2_n_5 ,\cmp36676_i_reg_528[0]_i_3_n_5 ,\cmp36676_i_reg_528[0]_i_4_n_5 ,\cmp36676_i_reg_528[0]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_39
   (D,
    E,
    if_din,
    ap_clk,
    \d_read_reg_22_reg[0] );
  output [10:0]D;
  input [0:0]E;
  input [10:0]if_din;
  input ap_clk;
  input \d_read_reg_22_reg[0] ;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \d_read_reg_22_reg[0] ;
  wire [10:0]if_din;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_40
   (\SRL_SIG_reg[1][10]_0 ,
    E,
    D,
    ap_clk,
    \loopHeight_reg_423_reg[0] );
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input [0:0]E;
  input [10:0]D;
  input ap_clk;
  input \loopHeight_reg_423_reg[0] ;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \loopHeight_reg_423_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_423[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\loopHeight_reg_423_reg[0] ),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_41
   (Q,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][10]_1 ,
    E,
    if_din,
    ap_clk,
    \SRL_SIG_reg[0][10]_0 );
  output [10:0]Q;
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  output [10:0]\SRL_SIG_reg[1][10]_1 ;
  input [0:0]E;
  input [10:0]if_din;
  input ap_clk;
  input \SRL_SIG_reg[0][10]_0 ;

  wire [0:0]E;
  wire [10:0]Q;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_1 ;
  wire ap_clk;
  wire [10:0]if_din;

  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [0]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_2__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [10]),
        .I1(Q[10]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [1]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [2]),
        .I1(Q[2]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [3]),
        .I1(Q[3]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [4]),
        .I1(Q[4]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [5]),
        .I1(Q[5]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [6]),
        .I1(Q[6]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [7]),
        .I1(Q[7]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [8]),
        .I1(Q[8]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1][10]_0 [9]),
        .I1(Q[9]),
        .I2(\SRL_SIG_reg[0][10]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][10]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][10]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][10]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][10]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][10]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][10]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][10]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][10]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][10]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][10]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][10]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_42
   (E,
    D,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][10]_1 ,
    if_din,
    ap_clk,
    \loopHeight_reg_513_reg[0] );
  output [0:0]E;
  output [10:0]D;
  input \SRL_SIG_reg[0][10]_0 ;
  input \SRL_SIG_reg[0][10]_1 ;
  input [10:0]if_din;
  input ap_clk;
  input \loopHeight_reg_513_reg[0] ;

  wire [10:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][10]_1 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [10:0]if_din;
  wire \loopHeight_reg_513_reg[0] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[0][10]_0 ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \loopHeight_reg_513[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\loopHeight_reg_513_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w11_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_ShiftReg_43
   (E,
    \SRL_SIG_reg[1][10]_0 ,
    HwReg_height_c10_channel_full_n,
    ap_sync_reg_channel_write_HwReg_height_c10_channel,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [0:0]E;
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input HwReg_height_c10_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_height_c10_channel;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input [10:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c10_channel_full_n;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_height_c10_channel;

  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(HwReg_height_c10_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_height_c10_channel),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(\SRL_SIG_reg[1][0]_1 ),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S
   (HwReg_K11_channel_empty_n,
    HwReg_K11_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K11_channel_reg,
    ap_sync_channel_write_HwReg_K11_channel,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    ap_sync_reg_channel_write_HwReg_K11_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_K11_channel_reg_1,
    HwReg_K12_channel_full_n,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    mul_ln192_2_reg_776_reg,
    mul_ln192_2_reg_776_reg_0,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K11_channel_empty_n;
  output HwReg_K11_channel_full_n;
  output ap_sync_reg_channel_write_HwReg_K11_channel_reg;
  output ap_sync_channel_write_HwReg_K11_channel;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input ap_sync_reg_channel_write_HwReg_K11_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_K11_channel_reg_1;
  input HwReg_K12_channel_full_n;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input mul_ln192_2_reg_776_reg;
  input mul_ln192_2_reg_776_reg_0;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K11_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_K11_channel_reg_1;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire empty_n1__7;
  wire empty_n_i_1__18_n_5;
  wire full_n_i_1__18_n_5;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire mul_ln192_2_reg_776_reg;
  wire mul_ln192_2_reg_776_reg_0;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_51 U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .in(in),
        .mul_ln192_2_reg_776_reg(HwReg_K11_channel_full_n),
        .mul_ln192_2_reg_776_reg_0(mul_ln192_2_reg_776_reg),
        .mul_ln192_2_reg_776_reg_1(mul_ln192_2_reg_776_reg_0),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K11_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1__7),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__7),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K11_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__7));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_11
       (.I0(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I1(HwReg_K11_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel_reg_0),
        .I4(ap_sync_reg_channel_write_HwReg_K11_channel_reg_1),
        .I5(HwReg_K12_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K11_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_i_1
       (.I0(HwReg_K11_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K11_channel_reg_1),
        .I2(ap_sync_reg_channel_write_HwReg_K11_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .O(ap_sync_channel_write_HwReg_K11_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K11_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__18_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_5),
        .Q(HwReg_K11_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__18
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K11_channel_full_n),
        .O(full_n_i_1__18_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__18
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I2(HwReg_K11_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K11_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_5),
        .Q(HwReg_K11_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K11_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K11_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K11_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_2
   (HwReg_K12_channel_empty_n,
    HwReg_K12_channel_full_n,
    ap_sync_channel_write_HwReg_K12_channel,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K12_channel_reg,
    ap_sync_reg_channel_write_HwReg_K12_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    p_reg_reg,
    p_reg_reg_0,
    HwReg_K11_channel_empty_n,
    HwReg_K21_channel_empty_n,
    HwReg_K13_channel_empty_n,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K12_channel_empty_n;
  output HwReg_K12_channel_full_n;
  output ap_sync_channel_write_HwReg_K12_channel;
  output empty_n_reg_0;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K12_channel_reg;
  input ap_sync_reg_channel_write_HwReg_K12_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input p_reg_reg;
  input p_reg_reg_0;
  input HwReg_K11_channel_empty_n;
  input HwReg_K21_channel_empty_n;
  input HwReg_K13_channel_empty_n;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K21_channel_empty_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K12_channel_reg_0;
  wire empty_n1__6;
  wire empty_n_i_1__27_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__27_n_5;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_50 U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .in(in),
        .out(out),
        .p_reg_reg(HwReg_K12_channel_full_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .push(push));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K12_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1__6),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__6),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K12_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__8 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__6));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_i_1
       (.I0(HwReg_K12_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K12_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .O(ap_sync_channel_write_HwReg_K12_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__27
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K12_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__27_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__27_n_5),
        .Q(HwReg_K12_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__27
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K12_channel_full_n),
        .O(full_n_i_1__27_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__27
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I2(HwReg_K12_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K12_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__27_n_5),
        .Q(HwReg_K12_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_6
       (.I0(HwReg_K12_channel_empty_n),
        .I1(HwReg_K11_channel_empty_n),
        .I2(HwReg_K21_channel_empty_n),
        .I3(HwReg_K13_channel_empty_n),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K12_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K12_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K12_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_3
   (HwReg_K13_channel_empty_n,
    HwReg_K13_channel_full_n,
    ap_sync_channel_write_HwReg_K13_channel,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K13_channel_reg,
    ap_sync_reg_channel_write_HwReg_K13_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    mul_ln192_1_reg_770_reg,
    mul_ln192_1_reg_770_reg_0,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K13_channel_empty_n;
  output HwReg_K13_channel_full_n;
  output ap_sync_channel_write_HwReg_K13_channel;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K13_channel_reg;
  input ap_sync_reg_channel_write_HwReg_K13_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input mul_ln192_1_reg_770_reg;
  input mul_ln192_1_reg_770_reg_0;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K13_channel_reg_0;
  wire empty_n1__5;
  wire empty_n_i_1__19_n_5;
  wire full_n_i_1__19_n_5;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire mul_ln192_1_reg_770_reg;
  wire mul_ln192_1_reg_770_reg_0;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_49 U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .in(in),
        .mul_ln192_1_reg_770_reg(HwReg_K13_channel_full_n),
        .mul_ln192_1_reg_770_reg_0(mul_ln192_1_reg_770_reg),
        .mul_ln192_1_reg_770_reg_1(mul_ln192_1_reg_770_reg_0),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K13_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1__5),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__5),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K13_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__5));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_i_1
       (.I0(HwReg_K13_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K13_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K13_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .O(ap_sync_channel_write_HwReg_K13_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K13_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__19_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_5),
        .Q(HwReg_K13_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__19
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K13_channel_full_n),
        .O(full_n_i_1__19_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__19
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I2(HwReg_K13_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K13_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_5),
        .Q(HwReg_K13_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K13_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K13_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K13_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_4
   (HwReg_K21_channel_empty_n,
    HwReg_K21_channel_full_n,
    full_n_reg_0,
    ap_sync_channel_write_HwReg_K21_channel,
    out,
    ap_rst_n_inv,
    ap_clk,
    Block_entry_split_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    HwReg_K13_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    ap_done_reg_i_2,
    ap_sync_reg_channel_write_HwReg_K21_channel_reg,
    ap_sync_reg_channel_write_HwReg_K21_channel_reg_0,
    Q,
    CO,
    mul_ln194_2_reg_788_reg,
    mul_ln194_2_reg_788_reg_0,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K21_channel_empty_n;
  output HwReg_K21_channel_full_n;
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_K21_channel;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input Block_entry_split_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input HwReg_K13_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input ap_done_reg_i_2;
  input ap_sync_reg_channel_write_HwReg_K21_channel_reg;
  input ap_sync_reg_channel_write_HwReg_K21_channel_reg_0;
  input [0:0]Q;
  input [0:0]CO;
  input mul_ln194_2_reg_788_reg;
  input mul_ln194_2_reg_788_reg_0;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K13_channel_full_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_done_reg_i_2;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K21_channel_reg_0;
  wire empty_n1__4;
  wire empty_n_i_1__26_n_5;
  wire full_n_i_1__26_n_5;
  wire full_n_reg_0;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire mul_ln194_2_reg_788_reg;
  wire mul_ln194_2_reg_788_reg_0;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_48 U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .in(in),
        .mul_ln194_2_reg_788_reg(HwReg_K21_channel_full_n),
        .mul_ln194_2_reg_788_reg_0(mul_ln194_2_reg_788_reg),
        .mul_ln194_2_reg_788_reg_1(mul_ln194_2_reg_788_reg_0),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K21_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1__4),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__4),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K21_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__4));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_8
       (.I0(HwReg_K21_channel_full_n),
        .I1(Block_entry_split_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(HwReg_K13_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I5(ap_done_reg_i_2),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_i_1
       (.I0(HwReg_K21_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K21_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .O(ap_sync_channel_write_HwReg_K21_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__26
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K21_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__26_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__26_n_5),
        .Q(HwReg_K21_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__26
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K21_channel_full_n),
        .O(full_n_i_1__26_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__26
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I2(HwReg_K21_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K21_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__26_n_5),
        .Q(HwReg_K21_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K21_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K21_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K21_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_5
   (HwReg_K22_channel_empty_n,
    HwReg_K22_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_channel_reg,
    ap_sync_channel_write_HwReg_K22_channel,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    ap_sync_reg_channel_write_HwReg_K22_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_K22_channel_reg_1,
    HwReg_K23_channel_full_n,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    p_reg_reg,
    p_reg_reg_0,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K22_channel_empty_n;
  output HwReg_K22_channel_full_n;
  output ap_sync_reg_channel_write_HwReg_K22_channel_reg;
  output ap_sync_channel_write_HwReg_K22_channel;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input ap_sync_reg_channel_write_HwReg_K22_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_K22_channel_reg_1;
  input HwReg_K23_channel_full_n;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K22_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_K22_channel_reg_1;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire empty_n1__3;
  wire empty_n_i_1__20_n_5;
  wire full_n_i_1__20_n_5;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_47 U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .in(in),
        .out(out),
        .p_reg_reg(HwReg_K22_channel_full_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .push(push));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K22_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1__3),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__3),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K22_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__3));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_12
       (.I0(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I1(HwReg_K22_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel_reg_0),
        .I4(ap_sync_reg_channel_write_HwReg_K22_channel_reg_1),
        .I5(HwReg_K23_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K22_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_i_1
       (.I0(HwReg_K22_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K22_channel_reg_1),
        .I2(ap_sync_reg_channel_write_HwReg_K22_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .O(ap_sync_channel_write_HwReg_K22_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K22_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__20_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__20_n_5),
        .Q(HwReg_K22_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__20
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K22_channel_full_n),
        .O(full_n_i_1__20_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__20
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I2(HwReg_K22_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K22_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_5),
        .Q(HwReg_K22_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K22_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K22_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K22_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_6
   (HwReg_K23_channel_empty_n,
    HwReg_K23_channel_full_n,
    ap_sync_channel_write_HwReg_K23_channel,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K23_channel_reg,
    ap_sync_reg_channel_write_HwReg_K23_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    mul_ln194_1_reg_782_reg,
    mul_ln194_1_reg_782_reg_0,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K23_channel_empty_n;
  output HwReg_K23_channel_full_n;
  output ap_sync_channel_write_HwReg_K23_channel;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K23_channel_reg;
  input ap_sync_reg_channel_write_HwReg_K23_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input mul_ln194_1_reg_782_reg;
  input mul_ln194_1_reg_782_reg_0;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K23_channel_reg_0;
  wire empty_n1__2;
  wire empty_n_i_1__25_n_5;
  wire full_n_i_1__25_n_5;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire mul_ln194_1_reg_782_reg;
  wire mul_ln194_1_reg_782_reg_0;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_46 U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .in(in),
        .mul_ln194_1_reg_782_reg(HwReg_K23_channel_full_n),
        .mul_ln194_1_reg_782_reg_0(mul_ln194_1_reg_782_reg),
        .mul_ln194_1_reg_782_reg_1(mul_ln194_1_reg_782_reg_0),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K23_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1__2),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__2),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K23_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__2));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_i_1
       (.I0(HwReg_K23_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K23_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K23_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .O(ap_sync_channel_write_HwReg_K23_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__25
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K23_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__25_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__25_n_5),
        .Q(HwReg_K23_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__25
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K23_channel_full_n),
        .O(full_n_i_1__25_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__25
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I2(HwReg_K23_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K23_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__25_n_5),
        .Q(HwReg_K23_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K23_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K23_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K23_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_7
   (HwReg_K31_channel_empty_n,
    HwReg_K31_channel_full_n,
    ap_sync_channel_write_HwReg_K31_channel,
    empty_n_reg_0,
    empty_n_reg_1,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K31_channel_reg,
    ap_sync_reg_channel_write_HwReg_K31_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    mul_ln196_2_reg_800_reg,
    mul_ln196_2_reg_800_reg_0,
    HwReg_K32_channel_empty_n,
    HwReg_K22_channel_empty_n,
    HwReg_K23_channel_empty_n,
    int_ap_idle_reg,
    HwReg_K33_channel_empty_n,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K31_channel_empty_n;
  output HwReg_K31_channel_full_n;
  output ap_sync_channel_write_HwReg_K31_channel;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K31_channel_reg;
  input ap_sync_reg_channel_write_HwReg_K31_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input mul_ln196_2_reg_800_reg;
  input mul_ln196_2_reg_800_reg_0;
  input HwReg_K32_channel_empty_n;
  input HwReg_K22_channel_empty_n;
  input HwReg_K23_channel_empty_n;
  input int_ap_idle_reg;
  input HwReg_K33_channel_empty_n;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K33_channel_empty_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K31_channel_reg_0;
  wire empty_n1__1;
  wire empty_n_i_1__21_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__21_n_5;
  wire [15:0]in;
  wire int_ap_idle_reg;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire mul_ln196_2_reg_800_reg;
  wire mul_ln196_2_reg_800_reg_0;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_45 U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .in(in),
        .mul_ln196_2_reg_800_reg(HwReg_K31_channel_full_n),
        .mul_ln196_2_reg_800_reg_0(mul_ln196_2_reg_800_reg),
        .mul_ln196_2_reg_800_reg_1(mul_ln196_2_reg_800_reg_0),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln134_reg_380[11]_i_6 
       (.I0(HwReg_K31_channel_empty_n),
        .I1(HwReg_K23_channel_empty_n),
        .I2(HwReg_K33_channel_empty_n),
        .I3(HwReg_K32_channel_empty_n),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K31_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1__1),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__1),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K31_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_i_1
       (.I0(HwReg_K31_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K31_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K31_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .O(ap_sync_channel_write_HwReg_K31_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K31_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__21_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__21_n_5),
        .Q(HwReg_K31_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__21
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K31_channel_full_n),
        .O(full_n_i_1__21_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__21
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I2(HwReg_K31_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K31_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_5),
        .Q(HwReg_K31_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_4
       (.I0(HwReg_K31_channel_empty_n),
        .I1(HwReg_K32_channel_empty_n),
        .I2(HwReg_K22_channel_empty_n),
        .I3(HwReg_K23_channel_empty_n),
        .I4(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K31_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K31_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K31_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_8
   (HwReg_K32_channel_empty_n,
    HwReg_K32_channel_full_n,
    full_n_reg_0,
    ap_sync_channel_write_HwReg_K32_channel,
    out,
    ap_rst_n_inv,
    ap_clk,
    Block_entry_split_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    HwReg_K31_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    ap_done_reg_i_2,
    ap_sync_reg_channel_write_HwReg_K32_channel_reg,
    ap_sync_reg_channel_write_HwReg_K32_channel_reg_0,
    Q,
    CO,
    p_reg_reg,
    p_reg_reg_0,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K32_channel_empty_n;
  output HwReg_K32_channel_full_n;
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_K32_channel;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input Block_entry_split_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input HwReg_K31_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input ap_done_reg_i_2;
  input ap_sync_reg_channel_write_HwReg_K32_channel_reg;
  input ap_sync_reg_channel_write_HwReg_K32_channel_reg_0;
  input [0:0]Q;
  input [0:0]CO;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_done_reg_i_2;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K32_channel_reg_0;
  wire empty_n1__0;
  wire empty_n_i_1__24_n_5;
  wire full_n_i_1__24_n_5;
  wire full_n_reg_0;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_44 U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .in(in),
        .out(out),
        .p_reg_reg(HwReg_K32_channel_full_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .push(push));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K32_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1__0),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__0),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K32_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__0));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_5
       (.I0(HwReg_K32_channel_full_n),
        .I1(Block_entry_split_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I3(HwReg_K31_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I5(ap_done_reg_i_2),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_i_1
       (.I0(HwReg_K32_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .O(ap_sync_channel_write_HwReg_K32_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__24
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K32_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__24_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__24_n_5),
        .Q(HwReg_K32_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__24
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K32_channel_full_n),
        .O(full_n_i_1__24_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__24
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I2(HwReg_K32_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K32_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_5),
        .Q(HwReg_K32_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K32_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K32_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K32_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_9
   (HwReg_K33_channel_empty_n,
    HwReg_K33_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_channel_reg,
    ap_sync_channel_write_HwReg_K33_channel,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    ap_sync_reg_channel_write_HwReg_K33_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_K33_channel_reg_1,
    HwReg_OutVideoFormat_channel_full_n,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    p_6_in,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K33_channel_empty_n;
  output HwReg_K33_channel_full_n;
  output ap_sync_reg_channel_write_HwReg_K33_channel_reg;
  output ap_sync_channel_write_HwReg_K33_channel;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input ap_sync_reg_channel_write_HwReg_K33_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_K33_channel_reg_1;
  input HwReg_OutVideoFormat_channel_full_n;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input p_6_in;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K33_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_K33_channel_reg_1;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire empty_n1;
  wire empty_n_i_1__22_n_5;
  wire full_n_i_1__22_n_5;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .in(in),
        .mul_ln196_1_reg_794_reg(HwReg_K33_channel_full_n),
        .mul_ln196_1_reg_794_reg_0(ap_sync_reg_channel_write_HwReg_K33_channel_reg_0),
        .mul_ln196_1_reg_794_reg_1(ap_sync_reg_channel_write_HwReg_K33_channel_reg_1),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hF777B77708884888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_K33_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(empty_n1),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_K33_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_9
       (.I0(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I1(HwReg_K33_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel_reg_0),
        .I4(ap_sync_reg_channel_write_HwReg_K33_channel_reg_1),
        .I5(HwReg_OutVideoFormat_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K33_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_i_1
       (.I0(HwReg_K33_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K33_channel_reg_1),
        .I2(ap_sync_reg_channel_write_HwReg_K33_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .O(ap_sync_channel_write_HwReg_K33_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__22
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K33_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__22_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__22_n_5),
        .Q(HwReg_K33_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__22
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_K33_channel_full_n),
        .O(full_n_i_1__22_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__22
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I2(HwReg_K33_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_K33_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_5),
        .Q(HwReg_K33_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_K33_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K33_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_K33_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg
   (push,
    out,
    mul_ln196_1_reg_794_reg,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    mul_ln196_1_reg_794_reg_0,
    mul_ln196_1_reg_794_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input mul_ln196_1_reg_794_reg;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input mul_ln196_1_reg_794_reg_0;
  input mul_ln196_1_reg_794_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire [15:0]in;
  wire mul_ln196_1_reg_794_reg;
  wire mul_ln196_1_reg_794_reg_0;
  wire mul_ln196_1_reg_794_reg_1;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__5 
       (.I0(mul_ln196_1_reg_794_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I2(mul_ln196_1_reg_794_reg_0),
        .I3(mul_ln196_1_reg_794_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_44
   (push,
    out,
    p_reg_reg,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    p_reg_reg_0,
    p_reg_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input p_reg_reg;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire [15:0]in;
  wire [15:0]out;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__7 
       (.I0(p_reg_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_45
   (push,
    out,
    mul_ln196_2_reg_800_reg,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    mul_ln196_2_reg_800_reg_0,
    mul_ln196_2_reg_800_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input mul_ln196_2_reg_800_reg;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input mul_ln196_2_reg_800_reg_0;
  input mul_ln196_2_reg_800_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire [15:0]in;
  wire mul_ln196_2_reg_800_reg;
  wire mul_ln196_2_reg_800_reg_0;
  wire mul_ln196_2_reg_800_reg_1;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__4 
       (.I0(mul_ln196_2_reg_800_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I2(mul_ln196_2_reg_800_reg_0),
        .I3(mul_ln196_2_reg_800_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_46
   (push,
    out,
    mul_ln194_1_reg_782_reg,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    mul_ln194_1_reg_782_reg_0,
    mul_ln194_1_reg_782_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input mul_ln194_1_reg_782_reg;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input mul_ln194_1_reg_782_reg_0;
  input mul_ln194_1_reg_782_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire [15:0]in;
  wire mul_ln194_1_reg_782_reg;
  wire mul_ln194_1_reg_782_reg_0;
  wire mul_ln194_1_reg_782_reg_1;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__8 
       (.I0(mul_ln194_1_reg_782_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I2(mul_ln194_1_reg_782_reg_0),
        .I3(mul_ln194_1_reg_782_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_47
   (push,
    out,
    p_reg_reg,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    p_reg_reg_0,
    p_reg_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input p_reg_reg;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire [15:0]in;
  wire [15:0]out;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__3 
       (.I0(p_reg_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_48
   (push,
    out,
    mul_ln194_2_reg_788_reg,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    mul_ln194_2_reg_788_reg_0,
    mul_ln194_2_reg_788_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input mul_ln194_2_reg_788_reg;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input mul_ln194_2_reg_788_reg_0;
  input mul_ln194_2_reg_788_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire [15:0]in;
  wire mul_ln194_2_reg_788_reg;
  wire mul_ln194_2_reg_788_reg_0;
  wire mul_ln194_2_reg_788_reg_1;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__9 
       (.I0(mul_ln194_2_reg_788_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I2(mul_ln194_2_reg_788_reg_0),
        .I3(mul_ln194_2_reg_788_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_49
   (push,
    out,
    mul_ln192_1_reg_770_reg,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    mul_ln192_1_reg_770_reg_0,
    mul_ln192_1_reg_770_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input mul_ln192_1_reg_770_reg;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input mul_ln192_1_reg_770_reg_0;
  input mul_ln192_1_reg_770_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire [15:0]in;
  wire mul_ln192_1_reg_770_reg;
  wire mul_ln192_1_reg_770_reg_0;
  wire mul_ln192_1_reg_770_reg_1;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(mul_ln192_1_reg_770_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I2(mul_ln192_1_reg_770_reg_0),
        .I3(mul_ln192_1_reg_770_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_50
   (push,
    out,
    p_reg_reg,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    p_reg_reg_0,
    p_reg_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input p_reg_reg;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire [15:0]in;
  wire [15:0]out;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__10 
       (.I0(p_reg_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w16_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg_51
   (push,
    out,
    mul_ln192_2_reg_776_reg,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    mul_ln192_2_reg_776_reg_0,
    mul_ln192_2_reg_776_reg_1,
    in,
    addr,
    ap_clk);
  output push;
  output [15:0]out;
  input mul_ln192_2_reg_776_reg;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input mul_ln192_2_reg_776_reg_0;
  input mul_ln192_2_reg_776_reg_1;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire [15:0]in;
  wire mul_ln192_2_reg_776_reg;
  wire mul_ln192_2_reg_776_reg_0;
  wire mul_ln192_2_reg_776_reg_1;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(mul_ln192_2_reg_776_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I2(mul_ln192_2_reg_776_reg_0),
        .I3(mul_ln192_2_reg_776_reg_1),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d868_csc_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w1_d3_S
   (if_dout,
    v_hcresampler_core_1_U0_ap_start,
    bPassThru_422_or_420_In_loc_channel_full_n,
    \addr_reg[0]_0 ,
    if_din,
    ap_clk,
    ap_rst_n_inv,
    p_6_in,
    Block_entry_split_proc_U0_ap_done,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    CO,
    Q,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 );
  output [0:0]if_dout;
  output v_hcresampler_core_1_U0_ap_start;
  output bPassThru_422_or_420_In_loc_channel_full_n;
  output \addr_reg[0]_0 ;
  input [0:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;
  input p_6_in;
  input Block_entry_split_proc_U0_ap_done;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input [0:0]CO;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1__1_n_5 ;
  wire \addr[1]_i_1__0_n_5 ;
  wire \addr[1]_i_2_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire empty_n_i_1__1_n_5;
  wire full_n_i_1__1_n_5;
  wire [0:0]if_din;
  wire [0:0]if_dout;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire v_hcresampler_core_1_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w1_d3_S_ShiftReg U_bd_d868_csc_0_fifo_w1_d3_S_ShiftReg
       (.addr(addr),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .if_din(if_din),
        .if_dout(if_dout),
        .\mOutPtr_reg[1] (bPassThru_422_or_420_In_loc_channel_full_n),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1__1 
       (.I0(\addr[1]_i_2_n_5 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1__0 
       (.I0(v_hcresampler_core_1_U0_ap_start),
        .I1(p_9_in),
        .I2(addr[0]),
        .I3(\addr[1]_i_2_n_5 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \addr[1]_i_2 
       (.I0(v_hcresampler_core_1_U0_ap_start),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(p_6_in),
        .O(\addr[1]_i_2_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1__0_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFFAAAAAAAA)) 
    empty_n_i_1__1
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(p_6_in),
        .I5(v_hcresampler_core_1_U0_ap_start),
        .O(empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(v_hcresampler_core_1_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__1
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(bPassThru_422_or_420_In_loc_channel_full_n),
        .O(full_n_i_1__1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(bPassThru_422_or_420_In_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__1 
       (.I0(CO),
        .I1(Q),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    \mOutPtr[2]_i_2__1 
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I2(bPassThru_422_or_420_In_loc_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(v_hcresampler_core_1_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w1_d3_S_ShiftReg
   (if_dout,
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0,
    \addr_reg[0] ,
    if_din,
    addr,
    ap_clk,
    \mOutPtr_reg[1] ,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 );
  output [0:0]if_dout;
  output ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0;
  output \addr_reg[0] ;
  input [0:0]if_din;
  input [1:0]addr;
  input ap_clk;
  input \mOutPtr_reg[1] ;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;

  wire [1:0]addr;
  wire \addr_reg[0] ;
  wire ap_clk;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire [0:0]if_din;
  wire [0:0]if_dout;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;

  (* srl_bus_name = "inst/\\bPassThru_422_or_420_In_loc_channel_U/U_bd_d868_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\bPassThru_422_or_420_In_loc_channel_U/U_bd_d868_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0),
        .CLK(ap_clk),
        .D(if_din),
        .Q(if_dout));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\mOutPtr_reg[1] ),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .O(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln765_reg_433[2]_i_2 
       (.I0(if_dout),
        .O(\addr_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w1_d5_S
   (if_dout,
    v_hcresampler_core_U0_ap_start,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    \select_ln765_reg_523_reg[1] ,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
    ap_idle,
    E,
    \select_ln765_reg_523_reg[1]_0 ,
    ap_clk,
    ap_rst_n_inv,
    v_hcresampler_core_U0_HwReg_height_read,
    \select_ln765_reg_523_reg[1]_1 ,
    addr110_out,
    p_6_in,
    CO,
    Q,
    Block_entry_split_proc_U0_ap_done,
    \mOutPtr_reg[1]_0 ,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    ap_done_reg_i_2,
    ap_done_reg_i_2_0,
    HwReg_BOffset_channel_full_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    Block_entry_split_proc_U0_ap_start,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_width_c6_channel_empty_n,
    HwReg_height_c10_channel_empty_n,
    int_ap_idle_i_2_0,
    \mOutPtr_reg[1]_1 ,
    ap_done_reg,
    HwReg_height_c_full_n,
    HwReg_height_c7_empty_n,
    HwReg_width_c_full_n,
    HwReg_width_c3_empty_n);
  output [0:0]if_dout;
  output v_hcresampler_core_U0_ap_start;
  output bPassThru_422_or_420_Out_loc_channel_full_n;
  output \select_ln765_reg_523_reg[1] ;
  output ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  output ap_idle;
  output [0:0]E;
  input [0:0]\select_ln765_reg_523_reg[1]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input v_hcresampler_core_U0_HwReg_height_read;
  input \select_ln765_reg_523_reg[1]_1 ;
  input addr110_out;
  input p_6_in;
  input [0:0]CO;
  input [1:0]Q;
  input Block_entry_split_proc_U0_ap_done;
  input \mOutPtr_reg[1]_0 ;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input ap_done_reg_i_2;
  input ap_done_reg_i_2_0;
  input HwReg_BOffset_channel_full_n;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input [0:0]int_ap_idle_reg_2;
  input Block_entry_split_proc_U0_ap_start;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_width_c6_channel_empty_n;
  input HwReg_height_c10_channel_empty_n;
  input [0:0]int_ap_idle_i_2_0;
  input \mOutPtr_reg[1]_1 ;
  input ap_done_reg;
  input HwReg_height_c_full_n;
  input HwReg_height_c7_empty_n;
  input HwReg_width_c_full_n;
  input HwReg_width_c3_empty_n;

  wire Block_entry_split_proc_U0_ap_done;
  wire Block_entry_split_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]E;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c10_channel_empty_n;
  wire HwReg_height_c7_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c3_empty_n;
  wire HwReg_width_c6_channel_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [2:0]addr;
  wire addr110_out;
  wire \addr[0]_i_1__2_n_5 ;
  wire \addr[1]_i_1__1_n_5 ;
  wire \addr[2]_i_1__0_n_5 ;
  wire \addr[2]_i_3__0_n_5 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_done_reg_i_2_0;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire empty_n_i_1__2_n_5;
  wire empty_n_i_2__2_n_5;
  wire full_n1;
  wire full_n_i_1__2_n_5;
  wire [0:0]if_dout;
  wire [0:0]int_ap_idle_i_2_0;
  wire int_ap_idle_i_2_n_5;
  wire int_ap_idle_i_5_n_5;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_1__2_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire p_6_in;
  wire p_9_in;
  wire \select_ln765_reg_523_reg[1] ;
  wire [0:0]\select_ln765_reg_523_reg[1]_0 ;
  wire \select_ln765_reg_523_reg[1]_1 ;
  wire v_hcresampler_core_U0_HwReg_height_read;
  wire v_hcresampler_core_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q[0]),
        .I2(HwReg_height_c_full_n),
        .I3(HwReg_height_c7_empty_n),
        .I4(HwReg_width_c_full_n),
        .I5(HwReg_width_c3_empty_n),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w1_d5_S_ShiftReg U_bd_d868_csc_0_fifo_w1_d5_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0),
        .if_dout(if_dout),
        .\mOutPtr_reg[1] (bPassThru_422_or_420_Out_loc_channel_full_n),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_1 ),
        .\select_ln765_reg_523_reg[1] (\select_ln765_reg_523_reg[1] ),
        .\select_ln765_reg_523_reg[1]_0 (\select_ln765_reg_523_reg[1]_0 ),
        .\select_ln765_reg_523_reg[1]_1 (\select_ln765_reg_523_reg[1]_1 ),
        .v_hcresampler_core_U0_HwReg_height_read(v_hcresampler_core_U0_HwReg_height_read));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1__2 
       (.I0(\addr[2]_i_3__0_n_5 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1__1 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(p_9_in),
        .I2(addr[0]),
        .I3(\addr[2]_i_3__0_n_5 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h7FF8FFFF80070000)) 
    \addr[2]_i_1__0 
       (.I0(p_9_in),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(addr[1]),
        .I3(addr[0]),
        .I4(\addr[2]_i_3__0_n_5 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    \addr[2]_i_2__0 
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \addr[2]_i_3__0 
       (.I0(addr110_out),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(p_6_in),
        .O(\addr[2]_i_3__0_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__2_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1__1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1__0_n_5 ),
        .Q(addr[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_4
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I3(ap_done_reg_i_2),
        .I4(ap_done_reg_i_2_0),
        .I5(HwReg_BOffset_channel_full_n),
        .O(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__2
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(empty_n_i_2__2_n_5),
        .I4(p_6_in),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(empty_n_i_1__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .O(empty_n_i_2__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(v_hcresampler_core_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__2
       (.I0(full_n1),
        .I1(p_6_in),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .O(full_n_i_1__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    full_n_i_2__1
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(bPassThru_422_or_420_Out_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h01)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_5_n_5),
        .I1(int_ap_idle_reg_1),
        .I2(int_ap_idle_reg_2),
        .I3(Block_entry_split_proc_U0_ap_start),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(HwReg_InVideoFormat_channel_empty_n),
        .O(int_ap_idle_i_2_n_5));
  LUT6 #(
    .INIT(64'hFBBBBBBBFFFFFFFF)) 
    int_ap_idle_i_5
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q[0]),
        .I2(HwReg_width_c6_channel_empty_n),
        .I3(HwReg_height_c10_channel_empty_n),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .I5(int_ap_idle_i_2_0),
        .O(int_ap_idle_i_5_n_5));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(Q[1]),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFE7FFF80018000)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w1_d5_S_ShiftReg
   (if_dout,
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0,
    \select_ln765_reg_523_reg[1] ,
    \select_ln765_reg_523_reg[1]_0 ,
    addr,
    ap_clk,
    v_hcresampler_core_U0_HwReg_height_read,
    \select_ln765_reg_523_reg[1]_1 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_done_reg);
  output [0:0]if_dout;
  output ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0;
  output \select_ln765_reg_523_reg[1] ;
  input [0:0]\select_ln765_reg_523_reg[1]_0 ;
  input [2:0]addr;
  input ap_clk;
  input v_hcresampler_core_U0_HwReg_height_read;
  input \select_ln765_reg_523_reg[1]_1 ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_done_reg;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0;
  wire [0:0]if_dout;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \select_ln765_reg_523_reg[1] ;
  wire [0:0]\select_ln765_reg_523_reg[1]_0 ;
  wire \select_ln765_reg_523_reg[1]_1 ;
  wire v_hcresampler_core_U0_HwReg_height_read;

  (* srl_bus_name = "inst/\\bPassThru_422_or_420_Out_loc_channel_U/U_bd_d868_csc_0_fifo_w1_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\bPassThru_422_or_420_Out_loc_channel_U/U_bd_d868_csc_0_fifo_w1_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0),
        .CLK(ap_clk),
        .D(\select_ln765_reg_523_reg[1]_0 ),
        .Q(if_dout));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0));
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln765_reg_523[1]_i_1 
       (.I0(if_dout),
        .I1(v_hcresampler_core_U0_HwReg_height_read),
        .I2(\select_ln765_reg_523_reg[1]_1 ),
        .O(\select_ln765_reg_523_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S
   (stream_csc_empty_n,
    stream_csc_full_n,
    out,
    ap_clk,
    ap_rst_n_inv,
    p_9_in,
    p_6_in,
    empty_n_reg_0,
    v_hcresampler_core_U0_stream_csc_read,
    ap_rst_n,
    push,
    in,
    E);
  output stream_csc_empty_n;
  output stream_csc_full_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n_inv;
  input p_9_in;
  input p_6_in;
  input empty_n_reg_0;
  input v_hcresampler_core_U0_stream_csc_read;
  input ap_rst_n;
  input push;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire \addr[0]_i_1__11_n_5 ;
  wire \addr[1]_i_1__4_n_5 ;
  wire \addr[2]_i_1__3_n_5 ;
  wire \addr[3]_i_1__1_n_5 ;
  wire \addr[3]_i_2__1_n_5 ;
  wire \addr[3]_i_3__1_n_5 ;
  wire \addr[3]_i_4__1_n_5 ;
  wire [3:0]addr_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_i_1__11_n_5;
  wire empty_n_i_2__0_n_5;
  wire empty_n_reg_0;
  wire full_n1;
  wire full_n_i_1__11_n_5;
  wire [23:0]in;
  wire \mOutPtr[0]_i_1__11_n_5 ;
  wire \mOutPtr[1]_i_1__11_n_5 ;
  wire \mOutPtr[2]_i_1__11_n_5 ;
  wire \mOutPtr[3]_i_1__3_n_5 ;
  wire \mOutPtr[4]_i_2__1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire [23:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire v_hcresampler_core_U0_stream_csc_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg_31 U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg
       (.addr_reg(addr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[0]_i_1__11 
       (.I0(\addr[3]_i_2__1_n_5 ),
        .I1(addr_reg[0]),
        .I2(\addr[3]_i_4__1_n_5 ),
        .O(\addr[0]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'hBCCC8888CBBB8888)) 
    \addr[1]_i_1__4 
       (.I0(\addr[3]_i_2__1_n_5 ),
        .I1(addr_reg[1]),
        .I2(p_9_in),
        .I3(stream_csc_empty_n),
        .I4(\addr[3]_i_4__1_n_5 ),
        .I5(addr_reg[0]),
        .O(\addr[1]_i_1__4_n_5 ));
  LUT5 #(
    .INIT(32'hBAC0EA30)) 
    \addr[2]_i_1__3 
       (.I0(\addr[3]_i_2__1_n_5 ),
        .I1(\addr[3]_i_3__1_n_5 ),
        .I2(\addr[3]_i_4__1_n_5 ),
        .I3(addr_reg[2]),
        .I4(addr_reg[1]),
        .O(\addr[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hBFFEAAAAC0030000)) 
    \addr[3]_i_1__1 
       (.I0(\addr[3]_i_2__1_n_5 ),
        .I1(addr_reg[2]),
        .I2(\addr[3]_i_3__1_n_5 ),
        .I3(addr_reg[1]),
        .I4(\addr[3]_i_4__1_n_5 ),
        .I5(addr_reg[3]),
        .O(\addr[3]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h28AAA8AA)) 
    \addr[3]_i_2__1 
       (.I0(ap_rst_n),
        .I1(empty_n_reg_0),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .I3(stream_csc_empty_n),
        .I4(empty_n_i_2__0_n_5),
        .O(\addr[3]_i_2__1_n_5 ));
  LUT4 #(
    .INIT(16'h80EA)) 
    \addr[3]_i_3__1 
       (.I0(addr_reg[0]),
        .I1(stream_csc_empty_n),
        .I2(p_9_in),
        .I3(addr_reg[1]),
        .O(\addr[3]_i_3__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h82000200)) 
    \addr[3]_i_4__1 
       (.I0(ap_rst_n),
        .I1(empty_n_reg_0),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .I3(stream_csc_empty_n),
        .I4(empty_n_i_2__0_n_5),
        .O(\addr[3]_i_4__1_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__11_n_5 ),
        .Q(addr_reg[0]),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1__4_n_5 ),
        .Q(addr_reg[1]),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1__3_n_5 ),
        .Q(addr_reg[2]),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[3]_i_1__1_n_5 ),
        .Q(addr_reg[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB3F3)) 
    empty_n_i_1__11
       (.I0(empty_n_i_2__0_n_5),
        .I1(empty_n_reg_0),
        .I2(stream_csc_empty_n),
        .I3(v_hcresampler_core_U0_stream_csc_read),
        .O(empty_n_i_1__11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n_i_2__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_5),
        .Q(stream_csc_empty_n),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__11
       (.I0(full_n1),
        .I1(p_6_in),
        .I2(stream_csc_full_n),
        .O(full_n_i_1__11_n_5));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(p_9_in),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_5),
        .Q(stream_csc_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_1__11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[3]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[4]_i_2__1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__11_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_20
   (stream_in_empty_n,
    stream_in_full_n,
    out,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    \addr_reg[2]_0 ,
    p_6_in,
    \addr_reg[0]_0 ,
    v_hcresampler_core_1_U0_stream_in_read,
    \addr_reg[2]_1 ,
    ap_block_pp0_stage0_11001__0,
    p_9_in,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    push,
    in,
    E);
  output stream_in_empty_n;
  output stream_in_full_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \addr_reg[2]_0 ;
  input p_6_in;
  input \addr_reg[0]_0 ;
  input v_hcresampler_core_1_U0_stream_in_read;
  input \addr_reg[2]_1 ;
  input ap_block_pp0_stage0_11001__0;
  input p_9_in;
  input AXIvideo2MultiPixStream_U0_stream_in_write;
  input push;
  input [23:0]in;
  input [0:0]E;

  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire [0:0]E;
  wire \addr[0]_i_1__5_n_5 ;
  wire \addr[1]_i_1__2_n_5 ;
  wire \addr[1]_i_3_n_5 ;
  wire \addr[2]_i_1__1_n_5 ;
  wire \addr[3]_i_1_n_5 ;
  wire \addr[3]_i_2_n_5 ;
  wire \addr[3]_i_3_n_5 ;
  wire [3:0]addr_reg;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[2]_0 ;
  wire \addr_reg[2]_1 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_i_1__5_n_5;
  wire full_n_i_1__5_n_5;
  wire full_n_i_2__4_n_5;
  wire [23:0]in;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire \mOutPtr[3]_i_1__1_n_5 ;
  wire \mOutPtr[4]_i_2_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire [23:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_1_U0_stream_in_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg_30 U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg
       (.addr_reg(addr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h4884888888848888)) 
    \addr[0]_i_1__5 
       (.I0(addr_reg[0]),
        .I1(ap_rst_n),
        .I2(\addr_reg[0]_0 ),
        .I3(v_hcresampler_core_1_U0_stream_in_read),
        .I4(stream_in_empty_n),
        .I5(\addr[1]_i_3_n_5 ),
        .O(\addr[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h999900006AAA0000)) 
    \addr[1]_i_1__2 
       (.I0(addr_reg[1]),
        .I1(\addr_reg[2]_0 ),
        .I2(p_6_in),
        .I3(\addr[1]_i_3_n_5 ),
        .I4(ap_rst_n),
        .I5(addr_reg[0]),
        .O(\addr[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \addr[1]_i_3 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\addr[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hDBFF000024000000)) 
    \addr[2]_i_1__1 
       (.I0(addr_reg[0]),
        .I1(\addr_reg[2]_0 ),
        .I2(addr_reg[1]),
        .I3(\addr[3]_i_3_n_5 ),
        .I4(ap_rst_n),
        .I5(addr_reg[2]),
        .O(\addr[2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF000081000000)) 
    \addr[3]_i_1 
       (.I0(addr_reg[2]),
        .I1(\addr[3]_i_2_n_5 ),
        .I2(addr_reg[1]),
        .I3(\addr[3]_i_3_n_5 ),
        .I4(ap_rst_n),
        .I5(addr_reg[3]),
        .O(\addr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h08000000AEAAAAAA)) 
    \addr[3]_i_2 
       (.I0(addr_reg[0]),
        .I1(stream_in_empty_n),
        .I2(v_hcresampler_core_1_U0_stream_in_read),
        .I3(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I4(stream_in_full_n),
        .I5(addr_reg[1]),
        .O(\addr[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h80800C8080808080)) 
    \addr[3]_i_3 
       (.I0(\addr[1]_i_3_n_5 ),
        .I1(stream_in_empty_n),
        .I2(v_hcresampler_core_1_U0_stream_in_read),
        .I3(\addr_reg[2]_1 ),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(stream_in_full_n),
        .O(\addr[3]_i_3_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__5_n_5 ),
        .Q(addr_reg[0]),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1__2_n_5 ),
        .Q(addr_reg[1]),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1__1_n_5 ),
        .Q(addr_reg[2]),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[3]_i_1_n_5 ),
        .Q(addr_reg[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB3F3)) 
    empty_n_i_1__5
       (.I0(\addr[1]_i_3_n_5 ),
        .I1(\addr_reg[0]_0 ),
        .I2(stream_in_empty_n),
        .I3(v_hcresampler_core_1_U0_stream_in_read),
        .O(empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(stream_in_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFD5C000)) 
    full_n_i_1__5
       (.I0(full_n_i_2__4_n_5),
        .I1(stream_in_empty_n),
        .I2(v_hcresampler_core_1_U0_stream_in_read),
        .I3(\addr_reg[0]_0 ),
        .I4(stream_in_full_n),
        .O(full_n_i_1__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .O(full_n_i_2__4_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(stream_in_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[4]_i_2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_21
   (\addr_reg[1]_0 ,
    stream_in_hresampled_empty_n,
    stream_in_hresampled_full_n,
    \mOutPtr_reg[2]_0 ,
    out,
    ap_clk,
    \addr_reg[1]_1 ,
    \addr_reg[0]_0 ,
    ap_rst_n_inv,
    empty_n_reg_0,
    \addr_reg[3]_0 ,
    \addr_reg[3]_1 ,
    p_9_in,
    p_6_in,
    push,
    in,
    E);
  output [1:0]\addr_reg[1]_0 ;
  output stream_in_hresampled_empty_n;
  output stream_in_hresampled_full_n;
  output \mOutPtr_reg[2]_0 ;
  output [23:0]out;
  input ap_clk;
  input \addr_reg[1]_1 ;
  input \addr_reg[0]_0 ;
  input ap_rst_n_inv;
  input empty_n_reg_0;
  input \addr_reg[3]_0 ;
  input \addr_reg[3]_1 ;
  input p_9_in;
  input p_6_in;
  input push;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire \addr[2]_i_1__2_n_5 ;
  wire \addr[3]_i_1__0_n_5 ;
  wire \addr[3]_i_3__0_n_5 ;
  wire [3:2]addr_reg;
  wire \addr_reg[0]_0 ;
  wire [1:0]\addr_reg[1]_0 ;
  wire \addr_reg[1]_1 ;
  wire \addr_reg[3]_0 ;
  wire \addr_reg[3]_1 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_reg_0;
  wire full_n1;
  wire full_n_i_1__8_n_5;
  wire [23:0]in;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_1__8_n_5 ;
  wire \mOutPtr[3]_i_1__2_n_5 ;
  wire \mOutPtr[4]_i_2__0_n_5 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire [23:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg_29 U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg
       (.addr({addr_reg,\addr_reg[1]_0 }),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'hBAC0EA30)) 
    \addr[2]_i_1__2 
       (.I0(\addr_reg[3]_0 ),
        .I1(\addr[3]_i_3__0_n_5 ),
        .I2(\addr_reg[3]_1 ),
        .I3(addr_reg[2]),
        .I4(\addr_reg[1]_0 [1]),
        .O(\addr[2]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hBFFEAAAAC0030000)) 
    \addr[3]_i_1__0 
       (.I0(\addr_reg[3]_0 ),
        .I1(addr_reg[2]),
        .I2(\addr[3]_i_3__0_n_5 ),
        .I3(\addr_reg[1]_0 [1]),
        .I4(\addr_reg[3]_1 ),
        .I5(addr_reg[3]),
        .O(\addr[3]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h80EA)) 
    \addr[3]_i_3__0 
       (.I0(\addr_reg[1]_0 [0]),
        .I1(stream_in_hresampled_empty_n),
        .I2(p_9_in),
        .I3(\addr_reg[1]_0 [1]),
        .O(\addr[3]_i_3__0_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr_reg[0]_0 ),
        .Q(\addr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr_reg[1]_1 ),
        .Q(\addr_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1__2_n_5 ),
        .Q(addr_reg[2]),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[3]_i_1__0_n_5 ),
        .Q(addr_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(stream_in_hresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__8
       (.I0(full_n1),
        .I1(p_6_in),
        .I2(stream_in_hresampled_full_n),
        .O(full_n_i_1__8_n_5));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(p_9_in),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(stream_in_hresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[3]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[4]_i_2__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_22
   (\addr_reg[1]_0 ,
    stream_out_hresampled_empty_n,
    stream_out_hresampled_full_n,
    \icmp_ln664_reg_380_reg[0] ,
    out,
    \mOutPtr_reg[2]_0 ,
    ap_clk,
    \addr_reg[1]_1 ,
    \addr_reg[0]_0 ,
    reset,
    empty_n_reg_0,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ,
    \addr_reg[3]_0 ,
    \addr_reg[3]_1 ,
    p_9_in,
    full_n_reg_0,
    full_n_reg_1,
    push,
    in,
    E);
  output [1:0]\addr_reg[1]_0 ;
  output stream_out_hresampled_empty_n;
  output stream_out_hresampled_full_n;
  output [7:0]\icmp_ln664_reg_380_reg[0] ;
  output [23:0]out;
  output \mOutPtr_reg[2]_0 ;
  input ap_clk;
  input \addr_reg[1]_1 ;
  input \addr_reg[0]_0 ;
  input reset;
  input empty_n_reg_0;
  input \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ;
  input \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ;
  input \addr_reg[3]_0 ;
  input \addr_reg[3]_1 ;
  input p_9_in;
  input full_n_reg_0;
  input full_n_reg_1;
  input push;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire \addr[2]_i_1__4_n_5 ;
  wire \addr[3]_i_1__2_n_5 ;
  wire \addr[3]_i_3__2_n_5 ;
  wire [3:2]addr_reg;
  wire \addr_reg[0]_0 ;
  wire [1:0]\addr_reg[1]_0 ;
  wire \addr_reg[1]_1 ;
  wire \addr_reg[3]_0 ;
  wire \addr_reg[3]_1 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ;
  wire empty_n_reg_0;
  wire full_n1;
  wire full_n_i_1__30_n_5;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [7:0]\icmp_ln664_reg_380_reg[0] ;
  wire [23:0]in;
  wire \mOutPtr[0]_i_1__14_n_5 ;
  wire \mOutPtr[1]_i_1__14_n_5 ;
  wire \mOutPtr[2]_i_1__14_n_5 ;
  wire \mOutPtr[3]_i_1__4_n_5 ;
  wire \mOutPtr[4]_i_2__2_n_5 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire [23:0]out;
  wire p_9_in;
  wire push;
  wire reset;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg
       (.addr({addr_reg,\addr_reg[1]_0 }),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] (\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 (\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .\icmp_ln664_reg_380_reg[0] (\icmp_ln664_reg_380_reg[0] ),
        .in(in),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'hBAC0EA30)) 
    \addr[2]_i_1__4 
       (.I0(\addr_reg[3]_0 ),
        .I1(\addr[3]_i_3__2_n_5 ),
        .I2(\addr_reg[3]_1 ),
        .I3(addr_reg[2]),
        .I4(\addr_reg[1]_0 [1]),
        .O(\addr[2]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hBFFEAAAAC0030000)) 
    \addr[3]_i_1__2 
       (.I0(\addr_reg[3]_0 ),
        .I1(addr_reg[2]),
        .I2(\addr[3]_i_3__2_n_5 ),
        .I3(\addr_reg[1]_0 [1]),
        .I4(\addr_reg[3]_1 ),
        .I5(addr_reg[3]),
        .O(\addr[3]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'h80EA)) 
    \addr[3]_i_3__2 
       (.I0(\addr_reg[1]_0 [0]),
        .I1(stream_out_hresampled_empty_n),
        .I2(p_9_in),
        .I3(\addr_reg[1]_0 [1]),
        .O(\addr[3]_i_3__2_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr_reg[0]_0 ),
        .Q(\addr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr_reg[1]_1 ),
        .Q(\addr_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1__4_n_5 ),
        .Q(addr_reg[2]),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[3]_i_1__2_n_5 ),
        .Q(addr_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(stream_out_hresampled_empty_n),
        .R(reset));
  LUT4 #(
    .INIT(16'h0F02)) 
    full_n_i_1__30
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(full_n1),
        .I3(stream_out_hresampled_full_n),
        .O(full_n_i_1__30_n_5));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(p_9_in),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__30_n_5),
        .Q(stream_out_hresampled_full_n),
        .S(reset));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__14 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_1__14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[4]_i_2__2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(reset));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(reset));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__14_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(reset));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(reset));
  FDRE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg
   (\icmp_ln664_reg_380_reg[0] ,
    out,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ,
    push,
    in,
    addr,
    ap_clk);
  output [7:0]\icmp_ln664_reg_380_reg[0] ;
  output [23:0]out;
  input \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ;
  input \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ;
  input push;
  input [23:0]in;
  input [3:0]addr;
  input ap_clk;

  wire [3:0]addr;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ;
  wire [7:0]\icmp_ln664_reg_380_reg[0] ;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[0]_i_1 
       (.I0(out[0]),
        .I1(out[8]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .O(\icmp_ln664_reg_380_reg[0] [0]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[1]_i_1 
       (.I0(out[1]),
        .I1(out[9]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .O(\icmp_ln664_reg_380_reg[0] [1]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[2]_i_1 
       (.I0(out[2]),
        .I1(out[10]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .O(\icmp_ln664_reg_380_reg[0] [2]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[3]_i_1 
       (.I0(out[3]),
        .I1(out[11]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .O(\icmp_ln664_reg_380_reg[0] [3]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[4]_i_1 
       (.I0(out[4]),
        .I1(out[12]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .O(\icmp_ln664_reg_380_reg[0] [4]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[5]_i_1 
       (.I0(out[5]),
        .I1(out[13]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .O(\icmp_ln664_reg_380_reg[0] [5]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[6]_i_1 
       (.I0(out[6]),
        .I1(out[14]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .O(\icmp_ln664_reg_380_reg[0] [6]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[7]_i_2 
       (.I0(out[7]),
        .I1(out[15]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 ),
        .O(\icmp_ln664_reg_380_reg[0] [7]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w24_d16_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg_29
   (out,
    push,
    in,
    addr,
    ap_clk);
  output [23:0]out;
  input push;
  input [23:0]in;
  input [3:0]addr;
  input ap_clk;

  wire [3:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w24_d16_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg_30
   (out,
    push,
    in,
    addr_reg,
    ap_clk);
  output [23:0]out;
  input push;
  input [23:0]in;
  input [3:0]addr_reg;
  input ap_clk;

  wire [3:0]addr_reg;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w24_d16_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg_31
   (out,
    push,
    in,
    addr_reg,
    ap_clk);
  output [23:0]out;
  input push;
  input [23:0]in;
  input [3:0]addr_reg;
  input ap_clk;

  wire [3:0]addr_reg;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d868_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr_reg[0]),
        .A1(addr_reg[1]),
        .A2(addr_reg[2]),
        .A3(addr_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d2_S
   (HwReg_InVideoFormat_channel_empty_n,
    HwReg_InVideoFormat_channel_full_n,
    \ap_CS_fsm_reg[0] ,
    full_n_reg_0,
    ap_sync_channel_write_HwReg_InVideoFormat_channel,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \cond_reg_342_reg[0] ,
    \cond_reg_342_reg[0]_0 ,
    Block_entry_split_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    CO,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    p_6_in,
    AXIvideo2MultiPixStream_U0_ap_ready,
    HwReg_GOffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    ap_done_reg_i_2,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg_0,
    D);
  output HwReg_InVideoFormat_channel_empty_n;
  output HwReg_InVideoFormat_channel_full_n;
  output \ap_CS_fsm_reg[0] ;
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_InVideoFormat_channel;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input \cond_reg_342_reg[0] ;
  input \cond_reg_342_reg[0]_0 ;
  input Block_entry_split_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input [0:0]CO;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][7]_0 ;
  input p_6_in;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input HwReg_GOffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input ap_done_reg_i_2;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg_0;
  input [7:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire [7:0]D;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]addr;
  wire addr15_in;
  wire \addr[0]_i_1_n_5 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg_i_2;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg_0;
  wire \cond_reg_342_reg[0] ;
  wire \cond_reg_342_reg[0]_0 ;
  wire empty_n_i_1_n_5;
  wire full_n_i_1_n_5;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d2_S_ShiftReg U_bd_d868_csc_0_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .Q(Q[0]),
        .\SRL_SIG_reg[0][7]_0 (HwReg_InVideoFormat_channel_full_n),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_2 (\SRL_SIG_reg[0][7]_0 ),
        .addr(addr),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .\cond_reg_342_reg[0] (\cond_reg_342_reg[0] ),
        .\cond_reg_342_reg[0]_0 (\cond_reg_342_reg[0]_0 ),
        .push(push));
  LUT6 #(
    .INIT(64'hB777F77748880888)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(HwReg_InVideoFormat_channel_empty_n),
        .I2(Q[1]),
        .I3(CO),
        .I4(addr15_in),
        .I5(addr),
        .O(\addr[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_7
       (.I0(HwReg_InVideoFormat_channel_full_n),
        .I1(Block_entry_split_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I3(HwReg_GOffset_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I5(ap_done_reg_i_2),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1
       (.I0(HwReg_InVideoFormat_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_InVideoFormat_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(HwReg_InVideoFormat_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(full_n_i_1_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I2(HwReg_InVideoFormat_channel_full_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(HwReg_InVideoFormat_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(HwReg_InVideoFormat_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_InVideoFormat_channel_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d2_S_ShiftReg
   (\ap_CS_fsm_reg[0] ,
    push,
    Q,
    \cond_reg_342_reg[0] ,
    \cond_reg_342_reg[0]_0 ,
    addr,
    \SRL_SIG_reg[0][7]_0 ,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[0][7]_2 ,
    D,
    ap_clk);
  output \ap_CS_fsm_reg[0] ;
  output push;
  input [0:0]Q;
  input \cond_reg_342_reg[0] ;
  input \cond_reg_342_reg[0]_0 ;
  input [0:0]addr;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input \SRL_SIG_reg[0][7]_1 ;
  input \SRL_SIG_reg[0][7]_2 ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[0][7]_2 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]addr;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire \cond_reg_342[0]_i_2_n_5 ;
  wire \cond_reg_342[0]_i_3_n_5 ;
  wire \cond_reg_342[0]_i_4_n_5 ;
  wire \cond_reg_342[0]_i_5_n_5 ;
  wire \cond_reg_342[0]_i_6_n_5 ;
  wire \cond_reg_342_reg[0] ;
  wire \cond_reg_342_reg[0]_0 ;
  wire push;

  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I2(\SRL_SIG_reg[0][7]_1 ),
        .I3(\SRL_SIG_reg[0][7]_2 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8F0088)) 
    \cond_reg_342[0]_i_1 
       (.I0(\cond_reg_342[0]_i_2_n_5 ),
        .I1(\cond_reg_342[0]_i_3_n_5 ),
        .I2(Q),
        .I3(\cond_reg_342_reg[0] ),
        .I4(\cond_reg_342_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0808008800000000)) 
    \cond_reg_342[0]_i_2 
       (.I0(\cond_reg_342[0]_i_4_n_5 ),
        .I1(\cond_reg_342[0]_i_5_n_5 ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(addr),
        .I5(Q),
        .O(\cond_reg_342[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \cond_reg_342[0]_i_3 
       (.I0(\cond_reg_342[0]_i_6_n_5 ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\cond_reg_342[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \cond_reg_342[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(addr),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\cond_reg_342[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \cond_reg_342[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(addr),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(\cond_reg_342[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \cond_reg_342[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(addr),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(\cond_reg_342[0]_i_6_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d4_S
   (HwReg_ClampMin_channel_empty_n,
    HwReg_ClampMin_channel_full_n,
    Block_entry_split_proc_U0_ap_continue,
    ap_sync_channel_write_HwReg_ClampMin_channel,
    int_ap_start_reg_rep,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_5,
    HwReg_ClipMax_channel_full_n,
    v_csc_core_U0_ap_ready,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    \p_read12_cast_cast_reg_668_reg[7] ,
    \p_read12_cast_cast_reg_668_reg[7]_0 ,
    ap_rst_n,
    p_6_in,
    in);
  output HwReg_ClampMin_channel_empty_n;
  output HwReg_ClampMin_channel_full_n;
  output Block_entry_split_proc_U0_ap_continue;
  output ap_sync_channel_write_HwReg_ClampMin_channel;
  output int_ap_start_reg_rep;
  output [7:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_5;
  input HwReg_ClipMax_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input Block_entry_split_proc_U0_ap_done;
  input [0:0]Q;
  input [0:0]CO;
  input \p_read12_cast_cast_reg_668_reg[7] ;
  input \p_read12_cast_cast_reg_668_reg[7]_0 ;
  input ap_rst_n;
  input p_6_in;
  input [7:0]in;

  wire Block_entry_split_proc_U0_ap_continue;
  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_channel_full_n;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__11_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire ap_clk;
  wire ap_done_reg_i_3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_5;
  wire empty_n1__10;
  wire empty_n_i_1__16_n_5;
  wire full_n_i_1__16_n_5;
  wire [7:0]in;
  wire int_ap_start_reg_rep;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [7:0]out;
  wire p_6_in;
  wire p_9_in;
  wire \p_read12_cast_cast_reg_668_reg[7] ;
  wire \p_read12_cast_cast_reg_668_reg[7]_0 ;
  wire push;
  wire v_csc_core_U0_ap_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg_53 U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .in(in),
        .out(out),
        .\p_read12_cast_cast_reg_668_reg[7] (HwReg_ClampMin_channel_full_n),
        .\p_read12_cast_cast_reg_668_reg[7]_0 (\p_read12_cast_cast_reg_668_reg[7] ),
        .\p_read12_cast_cast_reg_668_reg[7]_1 (\p_read12_cast_cast_reg_668_reg[7]_0 ),
        .push(push));
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[0]_i_2__11_n_5 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00FF0000FD000000)) 
    \addr[0]_i_2__11 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ClampMin_channel_empty_n),
        .I5(push),
        .O(\addr[0]_i_2__11_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__10),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_ClampMin_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__12 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__10));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg_i_3_n_5),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1),
        .I4(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2),
        .I5(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3),
        .O(Block_entry_split_proc_U0_ap_continue));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_3
       (.I0(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I1(HwReg_ClampMin_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4),
        .I4(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_5),
        .I5(HwReg_ClipMax_channel_full_n),
        .O(ap_done_reg_i_3_n_5));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1
       (.I0(HwReg_ClampMin_channel_full_n),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_5),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .O(ap_sync_channel_write_HwReg_ClampMin_channel));
  LUT4 #(
    .INIT(16'hA8FF)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1
       (.I0(Block_entry_split_proc_U0_ap_continue),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_5),
        .I3(ap_rst_n),
        .O(int_ap_start_reg_rep));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ClampMin_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__16_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_5),
        .Q(HwReg_ClampMin_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__16
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_ClampMin_channel_full_n),
        .O(full_n_i_1__16_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__16
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I2(HwReg_ClampMin_channel_full_n),
        .I3(Q),
        .I4(CO),
        .I5(HwReg_ClampMin_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_5),
        .Q(HwReg_ClampMin_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(HwReg_ClampMin_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ClampMin_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_ClampMin_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w8_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d4_S_0
   (HwReg_ClipMax_channel_empty_n,
    HwReg_ClipMax_channel_full_n,
    ap_sync_channel_write_HwReg_ClipMax_channel,
    \ap_CS_fsm_reg[0] ,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    v_csc_core_U0_ap_ready,
    Block_entry_split_proc_U0_ap_done,
    Q,
    CO,
    \p_read13_cast_cast_reg_661_reg[7] ,
    \p_read13_cast_cast_reg_661_reg[7]_0 ,
    v_csc_core_U0_ap_start,
    v_hcresampler_core_1_U0_ap_start,
    int_ap_idle_reg,
    v_hcresampler_core_U0_ap_start,
    HwReg_ClampMin_channel_empty_n,
    HwReg_height_c10_channel_empty_n,
    HwReg_width_c6_channel_empty_n,
    p_6_in,
    in);
  output HwReg_ClipMax_channel_empty_n;
  output HwReg_ClipMax_channel_full_n;
  output ap_sync_channel_write_HwReg_ClipMax_channel;
  output \ap_CS_fsm_reg[0] ;
  output [7:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input v_csc_core_U0_ap_ready;
  input Block_entry_split_proc_U0_ap_done;
  input [1:0]Q;
  input [0:0]CO;
  input \p_read13_cast_cast_reg_661_reg[7] ;
  input \p_read13_cast_cast_reg_661_reg[7]_0 ;
  input v_csc_core_U0_ap_start;
  input v_hcresampler_core_1_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_ClampMin_channel_empty_n;
  input HwReg_height_c10_channel_empty_n;
  input HwReg_width_c6_channel_empty_n;
  input p_6_in;
  input [7:0]in;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire HwReg_height_c10_channel_empty_n;
  wire HwReg_width_c6_channel_empty_n;
  wire [1:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__14_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0;
  wire empty_n1__9;
  wire empty_n_i_1__28_n_5;
  wire full_n_i_1__28_n_5;
  wire [7:0]in;
  wire int_ap_idle_i_7_n_5;
  wire [0:0]int_ap_idle_reg;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [7:0]out;
  wire p_6_in;
  wire p_9_in;
  wire \p_read13_cast_cast_reg_661_reg[7] ;
  wire \p_read13_cast_cast_reg_661_reg[7]_0 ;
  wire push;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core_1_U0_ap_start;
  wire v_hcresampler_core_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .in(in),
        .out(out),
        .\p_read13_cast_cast_reg_661_reg[7] (HwReg_ClipMax_channel_full_n),
        .\p_read13_cast_cast_reg_661_reg[7]_0 (\p_read13_cast_cast_reg_661_reg[7] ),
        .\p_read13_cast_cast_reg_661_reg[7]_1 (\p_read13_cast_cast_reg_661_reg[7]_0 ),
        .push(push));
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[0]_i_2__14_n_5 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00FF0000FD000000)) 
    \addr[0]_i_2__14 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ClipMax_channel_empty_n),
        .I5(push),
        .O(\addr[0]_i_2__14_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFEFFF0A001000)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(empty_n1__9),
        .I2(v_csc_core_U0_ap_ready),
        .I3(HwReg_ClipMax_channel_empty_n),
        .I4(push),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \addr[1]_i_2__11 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n1__9));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1
       (.I0(HwReg_ClipMax_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .O(ap_sync_channel_write_HwReg_ClipMax_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__28
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ClipMax_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__28_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__28_n_5),
        .Q(HwReg_ClipMax_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    full_n_i_1__28
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_ClipMax_channel_full_n),
        .O(full_n_i_1__28_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__28
       (.I0(Block_entry_split_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I2(HwReg_ClipMax_channel_full_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(HwReg_ClipMax_channel_empty_n),
        .O(p_9_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__28_n_5),
        .Q(HwReg_ClipMax_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    int_ap_idle_i_3
       (.I0(int_ap_idle_i_7_n_5),
        .I1(v_csc_core_U0_ap_start),
        .I2(Q[0]),
        .I3(v_hcresampler_core_1_U0_ap_start),
        .I4(int_ap_idle_reg),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_7
       (.I0(HwReg_ClipMax_channel_empty_n),
        .I1(HwReg_ClampMin_channel_empty_n),
        .I2(HwReg_height_c10_channel_empty_n),
        .I3(HwReg_width_c6_channel_empty_n),
        .O(int_ap_idle_i_7_n_5));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_ClipMax_channel_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ClipMax_channel_empty_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(HwReg_ClipMax_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg
   (push,
    out,
    \p_read13_cast_cast_reg_661_reg[7] ,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    \p_read13_cast_cast_reg_661_reg[7]_0 ,
    \p_read13_cast_cast_reg_661_reg[7]_1 ,
    in,
    addr,
    ap_clk);
  output push;
  output [7:0]out;
  input \p_read13_cast_cast_reg_661_reg[7] ;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input \p_read13_cast_cast_reg_661_reg[7]_0 ;
  input \p_read13_cast_cast_reg_661_reg[7]_1 ;
  input [7:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire [7:0]in;
  wire [7:0]out;
  wire \p_read13_cast_cast_reg_661_reg[7] ;
  wire \p_read13_cast_cast_reg_661_reg[7]_0 ;
  wire \p_read13_cast_cast_reg_661_reg[7]_1 ;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__11 
       (.I0(\p_read13_cast_cast_reg_661_reg[7] ),
        .I1(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 ),
        .I3(\p_read13_cast_cast_reg_661_reg[7]_1 ),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_fifo_w8_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg_53
   (push,
    out,
    \p_read12_cast_cast_reg_668_reg[7] ,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    \p_read12_cast_cast_reg_668_reg[7]_0 ,
    \p_read12_cast_cast_reg_668_reg[7]_1 ,
    in,
    addr,
    ap_clk);
  output push;
  output [7:0]out;
  input \p_read12_cast_cast_reg_668_reg[7] ;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input \p_read12_cast_cast_reg_668_reg[7]_0 ;
  input \p_read12_cast_cast_reg_668_reg[7]_1 ;
  input [7:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire [7:0]in;
  wire [7:0]out;
  wire \p_read12_cast_cast_reg_668_reg[7] ;
  wire \p_read12_cast_cast_reg_668_reg[7]_0 ;
  wire \p_read12_cast_cast_reg_668_reg[7]_1 ;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7] ),
        .I1(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I2(\p_read12_cast_cast_reg_668_reg[7]_0 ),
        .I3(\p_read12_cast_cast_reg_668_reg[7]_1 ),
        .O(push));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d868_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d6_S
   (\mOutPtr_reg[0]_0 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_OutVideoFormat_channel_full_n,
    \addr_reg[0]_0 ,
    push,
    ap_sync_channel_write_HwReg_OutVideoFormat_channel,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    MultiPixStream2AXIvideo_U0_ap_done,
    addr110_out,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0,
    in);
  output \mOutPtr_reg[0]_0 ;
  output MultiPixStream2AXIvideo_U0_ap_start;
  output HwReg_OutVideoFormat_channel_full_n;
  output \addr_reg[0]_0 ;
  output push;
  output ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input addr110_out;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0;
  input [7:0]in;

  wire HwReg_OutVideoFormat_channel_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:0]addr;
  wire addr110_out;
  wire \addr[0]_i_1__0_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire \addr[2]_i_1_n_5 ;
  wire \addr[2]_i_3_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0;
  wire empty_n_i_1__0_n_5;
  wire empty_n_i_2__3_n_5;
  wire full_n1;
  wire full_n_i_1__0_n_5;
  wire [7:0]in;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg
       (.addr(addr),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .in(in),
        .\mOutPtr_reg[2] (HwReg_OutVideoFormat_channel_full_n),
        .\mOutPtr_reg[2]_0 (ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg),
        .\mOutPtr_reg[2]_1 (ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0),
        .sel(push));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1__0 
       (.I0(\addr[2]_i_3_n_5 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(p_9_in),
        .I2(addr[0]),
        .I3(\addr[2]_i_3_n_5 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FF8FFFF80070000)) 
    \addr[2]_i_1 
       (.I0(p_9_in),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(addr[1]),
        .I3(addr[0]),
        .I4(\addr[2]_i_3_n_5 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \addr[2]_i_3 
       (.I0(addr110_out),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(p_6_in),
        .O(\addr[2]_i_3_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__0_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_5 ),
        .Q(addr[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1
       (.I0(HwReg_OutVideoFormat_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0),
        .I2(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg),
        .I3(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_OutVideoFormat_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(empty_n_i_2__3_n_5),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(push),
        .O(empty_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(empty_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__0
       (.I0(full_n1),
        .I1(p_6_in),
        .I2(HwReg_OutVideoFormat_channel_full_n),
        .O(full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    full_n_i_2__0
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(HwReg_OutVideoFormat_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h7FFE7FFF80018000)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg
   (\addr_reg[0] ,
    sel,
    \mOutPtr_reg[2] ,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    in,
    addr,
    ap_clk);
  output \addr_reg[0] ;
  output sel;
  input \mOutPtr_reg[2] ;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[2]_1 ;
  input [7:0]in;
  input [2:0]addr;
  input ap_clk;

  wire [7:0]HwReg_OutVideoFormat_channel_dout;
  wire [2:0]addr;
  wire \addr_reg[0] ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire \data_p1[23]_i_5_n_5 ;
  wire [7:0]in;
  wire \mOutPtr_reg[2] ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire sel;

  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_OutVideoFormat_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(\mOutPtr_reg[2] ),
        .I1(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(\mOutPtr_reg[2]_1 ),
        .O(sel));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_OutVideoFormat_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_OutVideoFormat_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_OutVideoFormat_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_OutVideoFormat_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_OutVideoFormat_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_OutVideoFormat_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d868_csc_0_fifo_w8_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_OutVideoFormat_channel_dout[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_p1[23]_i_4 
       (.I0(HwReg_OutVideoFormat_channel_dout[2]),
        .I1(HwReg_OutVideoFormat_channel_dout[3]),
        .I2(HwReg_OutVideoFormat_channel_dout[0]),
        .I3(HwReg_OutVideoFormat_channel_dout[1]),
        .I4(\data_p1[23]_i_5_n_5 ),
        .O(\addr_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_p1[23]_i_5 
       (.I0(HwReg_OutVideoFormat_channel_dout[5]),
        .I1(HwReg_OutVideoFormat_channel_dout[4]),
        .I2(HwReg_OutVideoFormat_channel_dout[7]),
        .I3(HwReg_OutVideoFormat_channel_dout[6]),
        .O(\data_p1[23]_i_5_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init
   (E,
    ap_block_pp0_stage0_01001,
    \cmp148_i_reg_886_reg[0] ,
    DI,
    \x_fu_142_reg[3] ,
    SR,
    ap_loop_init_int_reg_0,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg,
    D,
    ap_enable_reg_pp0_iter2_reg,
    \pixbuf_y_11_load_reg_543_reg[7] ,
    \pixbuf_y_12_load_reg_548_reg[7] ,
    \pixbuf_y_13_load_reg_553_reg[7] ,
    \pixbuf_y_14_fu_144_reg[7] ,
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] ,
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] ,
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] ,
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] ,
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] ,
    S,
    \x_fu_142_reg[10] ,
    ap_loop_init_int_reg_1,
    \x_fu_142_reg[11] ,
    ap_loop_init_int_reg_2,
    \HwReg_width_read_reg_518_reg[7] ,
    \HwReg_width_read_reg_518_reg[6] ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_0,
    \x_fu_142_reg[11]_0 ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_ready,
    \x_fu_142_reg[7] ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg,
    \p_0_0_0_0_0502691_i_fu_146_reg[0] ,
    icmp_ln777_reg_882,
    ap_enable_reg_pp0_iter1,
    \cmp148_i_reg_886_reg[0]_0 ,
    CO,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter3_reg,
    ap_enable_reg_pp0_iter2,
    icmp_ln769_reg_872_pp0_iter1_reg,
    Q,
    stream_out_hresampled_full_n,
    stream_csc_empty_n,
    tmp_reg_896_pp0_iter1_reg,
    if_dout,
    ap_enable_reg_pp0_iter4,
    tmp_reg_896_pp0_iter3_reg,
    \pixbuf_y_fu_158_reg[7] ,
    \pixbuf_y_fu_158_reg[7]_0 ,
    \pixbuf_y_1_fu_162_reg[7] ,
    \pixbuf_y_1_fu_162_reg[7]_0 ,
    \pixbuf_y_2_fu_166_reg[7] ,
    \pixbuf_y_2_fu_166_reg[7]_0 ,
    \pixbuf_y_3_fu_170_reg[7] ,
    \pixbuf_y_3_fu_170_reg[7]_0 ,
    \p_0_0_0_0_0502691_i_fu_146_reg[7] ,
    out,
    \p_0_2_0_0_0699721_i_fu_138_reg[7] ,
    \p_0_2_0_0_0699721_i_fu_138_reg[7]_0 ,
    \p_0_2_0_0_0698_i_fu_154_reg[7] ,
    \p_0_1_0_0_0695717_i_fu_134_reg[7] ,
    \p_0_1_0_0_0695717_i_fu_134_reg[7]_0 ,
    \p_0_1_0_0_0694_i_fu_150_reg[7] ,
    \icmp_ln769_reg_872_reg[0] ,
    \icmp_ln777_reg_882_reg[0] ,
    \icmp_ln777_reg_882_reg[0]_0 ,
    \odd_col_reg_876_reg[0] );
  output [0:0]E;
  output ap_block_pp0_stage0_01001;
  output \cmp148_i_reg_886_reg[0] ;
  output [3:0]DI;
  output [3:0]\x_fu_142_reg[3] ;
  output [0:0]SR;
  output [0:0]ap_loop_init_int_reg_0;
  output [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg;
  output [1:0]D;
  output ap_enable_reg_pp0_iter2_reg;
  output [7:0]\pixbuf_y_11_load_reg_543_reg[7] ;
  output [7:0]\pixbuf_y_12_load_reg_548_reg[7] ;
  output [7:0]\pixbuf_y_13_load_reg_553_reg[7] ;
  output [7:0]\pixbuf_y_14_fu_144_reg[7] ;
  output [7:0]\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] ;
  output [7:0]\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] ;
  output [7:0]\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] ;
  output [7:0]\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] ;
  output [7:0]\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] ;
  output [3:0]S;
  output [1:0]\x_fu_142_reg[10] ;
  output [3:0]ap_loop_init_int_reg_1;
  output [1:0]\x_fu_142_reg[11] ;
  output [3:0]ap_loop_init_int_reg_2;
  output [3:0]\HwReg_width_read_reg_518_reg[7] ;
  output [3:0]\HwReg_width_read_reg_518_reg[6] ;
  output [3:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_0;
  output [11:0]\x_fu_142_reg[11]_0 ;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_ready;
  output [3:0]\x_fu_142_reg[7] ;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg;
  input \p_0_0_0_0_0502691_i_fu_146_reg[0] ;
  input icmp_ln777_reg_882;
  input ap_enable_reg_pp0_iter1;
  input \cmp148_i_reg_886_reg[0]_0 ;
  input [0:0]CO;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln769_reg_872_pp0_iter1_reg;
  input [1:0]Q;
  input stream_out_hresampled_full_n;
  input stream_csc_empty_n;
  input tmp_reg_896_pp0_iter1_reg;
  input [0:0]if_dout;
  input ap_enable_reg_pp0_iter4;
  input tmp_reg_896_pp0_iter3_reg;
  input [7:0]\pixbuf_y_fu_158_reg[7] ;
  input [7:0]\pixbuf_y_fu_158_reg[7]_0 ;
  input [7:0]\pixbuf_y_1_fu_162_reg[7] ;
  input [7:0]\pixbuf_y_1_fu_162_reg[7]_0 ;
  input [7:0]\pixbuf_y_2_fu_166_reg[7] ;
  input [7:0]\pixbuf_y_2_fu_166_reg[7]_0 ;
  input [7:0]\pixbuf_y_3_fu_170_reg[7] ;
  input [7:0]\pixbuf_y_3_fu_170_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0502691_i_fu_146_reg[7] ;
  input [23:0]out;
  input [7:0]\p_0_2_0_0_0699721_i_fu_138_reg[7] ;
  input [7:0]\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 ;
  input [7:0]\p_0_2_0_0_0698_i_fu_154_reg[7] ;
  input [7:0]\p_0_1_0_0_0695717_i_fu_134_reg[7] ;
  input [7:0]\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 ;
  input [7:0]\p_0_1_0_0_0694_i_fu_150_reg[7] ;
  input [11:0]\icmp_ln769_reg_872_reg[0] ;
  input [11:0]\icmp_ln777_reg_882_reg[0] ;
  input [10:0]\icmp_ln777_reg_882_reg[0]_0 ;
  input \odd_col_reg_876_reg[0] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]\HwReg_width_read_reg_518_reg[6] ;
  wire [3:0]\HwReg_width_read_reg_518_reg[7] ;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire [3:0]ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_x_1;
  wire \cmp148_i_reg_886[0]_i_2_n_5 ;
  wire \cmp148_i_reg_886[0]_i_3_n_5 ;
  wire \cmp148_i_reg_886[0]_i_4_n_5 ;
  wire \cmp148_i_reg_886_reg[0] ;
  wire \cmp148_i_reg_886_reg[0]_0 ;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg;
  wire [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg;
  wire [3:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_0;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_1;
  wire icmp_ln769_fu_347_p2_carry_i_11_n_5;
  wire icmp_ln769_fu_347_p2_carry_i_5_n_5;
  wire icmp_ln769_reg_872_pp0_iter1_reg;
  wire [11:0]\icmp_ln769_reg_872_reg[0] ;
  wire icmp_ln777_reg_882;
  wire [11:0]\icmp_ln777_reg_882_reg[0] ;
  wire [10:0]\icmp_ln777_reg_882_reg[0]_0 ;
  wire [0:0]if_dout;
  wire \odd_col_reg_876_reg[0] ;
  wire [23:0]out;
  wire \p_0_0_0_0_0502691_i_fu_146_reg[0] ;
  wire [7:0]\p_0_0_0_0_0502691_i_fu_146_reg[7] ;
  wire [7:0]\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] ;
  wire [7:0]\p_0_1_0_0_0694_i_fu_150_reg[7] ;
  wire [7:0]\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] ;
  wire [7:0]\p_0_1_0_0_0695717_i_fu_134_reg[7] ;
  wire [7:0]\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] ;
  wire [7:0]\p_0_2_0_0_0698_i_fu_154_reg[7] ;
  wire [7:0]\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] ;
  wire [7:0]\p_0_2_0_0_0699721_i_fu_138_reg[7] ;
  wire [7:0]\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] ;
  wire [7:0]\pixbuf_y_11_load_reg_543_reg[7] ;
  wire [7:0]\pixbuf_y_12_load_reg_548_reg[7] ;
  wire [7:0]\pixbuf_y_13_load_reg_553_reg[7] ;
  wire [7:0]\pixbuf_y_14_fu_144_reg[7] ;
  wire [7:0]\pixbuf_y_1_fu_162_reg[7] ;
  wire [7:0]\pixbuf_y_1_fu_162_reg[7]_0 ;
  wire [7:0]\pixbuf_y_2_fu_166_reg[7] ;
  wire [7:0]\pixbuf_y_2_fu_166_reg[7]_0 ;
  wire [7:0]\pixbuf_y_3_fu_170_reg[7] ;
  wire [7:0]\pixbuf_y_3_fu_170_reg[7]_0 ;
  wire [7:0]\pixbuf_y_fu_158_reg[7] ;
  wire [7:0]\pixbuf_y_fu_158_reg[7]_0 ;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_full_n;
  wire tmp_reg_896_pp0_iter1_reg;
  wire tmp_reg_896_pp0_iter3_reg;
  wire \x_fu_142[11]_i_4_n_5 ;
  wire \x_fu_142[11]_i_5_n_5 ;
  wire \x_fu_142[11]_i_6_n_5 ;
  wire \x_fu_142[4]_i_3_n_5 ;
  wire \x_fu_142[4]_i_4_n_5 ;
  wire \x_fu_142[4]_i_5_n_5 ;
  wire \x_fu_142[4]_i_6_n_5 ;
  wire \x_fu_142[8]_i_2_n_5 ;
  wire \x_fu_142[8]_i_3_n_5 ;
  wire \x_fu_142[8]_i_4_n_5 ;
  wire \x_fu_142[8]_i_5_n_5 ;
  wire [1:0]\x_fu_142_reg[10] ;
  wire [1:0]\x_fu_142_reg[11] ;
  wire [11:0]\x_fu_142_reg[11]_0 ;
  wire \x_fu_142_reg[11]_i_3_n_7 ;
  wire \x_fu_142_reg[11]_i_3_n_8 ;
  wire [3:0]\x_fu_142_reg[3] ;
  wire \x_fu_142_reg[4]_i_1_n_5 ;
  wire \x_fu_142_reg[4]_i_1_n_6 ;
  wire \x_fu_142_reg[4]_i_1_n_7 ;
  wire \x_fu_142_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_142_reg[7] ;
  wire \x_fu_142_reg[8]_i_1_n_5 ;
  wire \x_fu_142_reg[8]_i_1_n_6 ;
  wire \x_fu_142_reg[8]_i_1_n_7 ;
  wire \x_fu_142_reg[8]_i_1_n_8 ;
  wire [3:2]\NLW_x_fu_142_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_142_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_done_cache),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(stream_out_hresampled_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(stream_csc_empty_n),
        .I3(\p_0_0_0_0_0502691_i_fu_146_reg[0] ),
        .I4(icmp_ln777_reg_882),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_01001));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln769_reg_872_pp0_iter1_reg),
        .I2(tmp_reg_896_pp0_iter1_reg),
        .I3(if_dout),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(tmp_reg_896_pp0_iter3_reg),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__4
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I1(CO),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_ready));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000002000200)) 
    \cmp148_i_reg_886[0]_i_1 
       (.I0(\cmp148_i_reg_886[0]_i_2_n_5 ),
        .I1(ap_sig_allocacmp_x_1[1]),
        .I2(ap_sig_allocacmp_x_1[0]),
        .I3(\cmp148_i_reg_886[0]_i_3_n_5 ),
        .I4(\cmp148_i_reg_886_reg[0]_0 ),
        .I5(ap_block_pp0_stage0_01001),
        .O(\cmp148_i_reg_886_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \cmp148_i_reg_886[0]_i_2 
       (.I0(ap_sig_allocacmp_x_1[7]),
        .I1(ap_sig_allocacmp_x_1[8]),
        .I2(\cmp148_i_reg_886[0]_i_4_n_5 ),
        .I3(icmp_ln769_fu_347_p2_carry_i_5_n_5),
        .I4(ap_sig_allocacmp_x_1[11]),
        .I5(ap_sig_allocacmp_x_1[10]),
        .O(\cmp148_i_reg_886[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp148_i_reg_886[0]_i_3 
       (.I0(\icmp_ln777_reg_882_reg[0] [2]),
        .I1(\icmp_ln777_reg_882_reg[0] [4]),
        .I2(\icmp_ln777_reg_882_reg[0] [5]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln777_reg_882_reg[0] [6]),
        .O(\cmp148_i_reg_886[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hF222F333)) 
    \cmp148_i_reg_886[0]_i_4 
       (.I0(\icmp_ln777_reg_882_reg[0] [4]),
        .I1(\icmp_ln777_reg_882_reg[0] [5]),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln777_reg_882_reg[0] [3]),
        .O(\cmp148_i_reg_886[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(CO),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(Q[0]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln769_fu_347_p2_carry_i_1
       (.I0(icmp_ln769_fu_347_p2_carry_i_5_n_5),
        .I1(\icmp_ln769_reg_872_reg[0] [9]),
        .I2(\icmp_ln769_reg_872_reg[0] [10]),
        .I3(ap_sig_allocacmp_x_1[10]),
        .I4(ap_sig_allocacmp_x_1[11]),
        .I5(\icmp_ln769_reg_872_reg[0] [11]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_10
       (.I0(\icmp_ln777_reg_882_reg[0] [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln769_fu_347_p2_carry_i_11
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln777_reg_882_reg[0] [3]),
        .O(icmp_ln769_fu_347_p2_carry_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_12
       (.I0(\icmp_ln777_reg_882_reg[0] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_13
       (.I0(\icmp_ln777_reg_882_reg[0] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_14
       (.I0(\icmp_ln777_reg_882_reg[0] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_15
       (.I0(\icmp_ln777_reg_882_reg[0] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln769_fu_347_p2_carry_i_2
       (.I0(ap_sig_allocacmp_x_1[6]),
        .I1(\icmp_ln769_reg_872_reg[0] [6]),
        .I2(\icmp_ln769_reg_872_reg[0] [7]),
        .I3(ap_sig_allocacmp_x_1[7]),
        .I4(ap_sig_allocacmp_x_1[8]),
        .I5(\icmp_ln769_reg_872_reg[0] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln769_fu_347_p2_carry_i_3
       (.I0(icmp_ln769_fu_347_p2_carry_i_11_n_5),
        .I1(\icmp_ln769_reg_872_reg[0] [3]),
        .I2(\icmp_ln769_reg_872_reg[0] [4]),
        .I3(ap_sig_allocacmp_x_1[4]),
        .I4(ap_sig_allocacmp_x_1[5]),
        .I5(\icmp_ln769_reg_872_reg[0] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln769_fu_347_p2_carry_i_4
       (.I0(ap_sig_allocacmp_x_1[0]),
        .I1(\icmp_ln769_reg_872_reg[0] [0]),
        .I2(\icmp_ln769_reg_872_reg[0] [1]),
        .I3(ap_sig_allocacmp_x_1[1]),
        .I4(ap_sig_allocacmp_x_1[2]),
        .I5(\icmp_ln769_reg_872_reg[0] [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln769_fu_347_p2_carry_i_5
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln777_reg_882_reg[0] [9]),
        .O(icmp_ln769_fu_347_p2_carry_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_6
       (.I0(\icmp_ln777_reg_882_reg[0] [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_7
       (.I0(\icmp_ln777_reg_882_reg[0] [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_8
       (.I0(\icmp_ln777_reg_882_reg[0] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_347_p2_carry_i_9
       (.I0(\icmp_ln777_reg_882_reg[0] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[7]));
  LUT5 #(
    .INIT(32'hC000C444)) 
    icmp_ln777_fu_373_p2_carry__0_i_1
       (.I0(\icmp_ln777_reg_882_reg[0] [10]),
        .I1(\icmp_ln777_reg_882_reg[0]_0 [10]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I4(\icmp_ln777_reg_882_reg[0] [11]),
        .O(\x_fu_142_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFA202020FAF2F2F2)) 
    icmp_ln777_fu_373_p2_carry__0_i_2
       (.I0(\icmp_ln777_reg_882_reg[0]_0 [8]),
        .I1(\icmp_ln777_reg_882_reg[0] [8]),
        .I2(\icmp_ln777_reg_882_reg[0]_0 [9]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln777_reg_882_reg[0] [9]),
        .O(\x_fu_142_reg[10] [0]));
  LUT5 #(
    .INIT(32'h1500C0D5)) 
    icmp_ln777_fu_373_p2_carry__0_i_3
       (.I0(\icmp_ln777_reg_882_reg[0] [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln777_reg_882_reg[0] [10]),
        .I4(\icmp_ln777_reg_882_reg[0]_0 [10]),
        .O(\x_fu_142_reg[11] [1]));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    icmp_ln777_fu_373_p2_carry__0_i_4
       (.I0(\icmp_ln777_reg_882_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\icmp_ln777_reg_882_reg[0]_0 [9]),
        .I4(\icmp_ln777_reg_882_reg[0] [8]),
        .I5(\icmp_ln777_reg_882_reg[0]_0 [8]),
        .O(\x_fu_142_reg[11] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_373_p2_carry_i_1
       (.I0(\icmp_ln777_reg_882_reg[0]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\icmp_ln777_reg_882_reg[0] [7]),
        .I4(\icmp_ln777_reg_882_reg[0]_0 [6]),
        .I5(\icmp_ln777_reg_882_reg[0] [6]),
        .O(\HwReg_width_read_reg_518_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_373_p2_carry_i_2
       (.I0(\icmp_ln777_reg_882_reg[0]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\icmp_ln777_reg_882_reg[0] [5]),
        .I4(\icmp_ln777_reg_882_reg[0]_0 [4]),
        .I5(\icmp_ln777_reg_882_reg[0] [4]),
        .O(\HwReg_width_read_reg_518_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFA202020FAF2F2F2)) 
    icmp_ln777_fu_373_p2_carry_i_3
       (.I0(\icmp_ln777_reg_882_reg[0]_0 [2]),
        .I1(\icmp_ln777_reg_882_reg[0] [2]),
        .I2(\icmp_ln777_reg_882_reg[0]_0 [3]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln777_reg_882_reg[0] [3]),
        .O(\HwReg_width_read_reg_518_reg[7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_373_p2_carry_i_4
       (.I0(\icmp_ln777_reg_882_reg[0]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\icmp_ln777_reg_882_reg[0] [1]),
        .I4(\icmp_ln777_reg_882_reg[0]_0 [0]),
        .I5(\icmp_ln777_reg_882_reg[0] [0]),
        .O(\HwReg_width_read_reg_518_reg[7] [0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln777_fu_373_p2_carry_i_5
       (.I0(\icmp_ln777_reg_882_reg[0]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\icmp_ln777_reg_882_reg[0] [6]),
        .I4(\icmp_ln777_reg_882_reg[0] [7]),
        .I5(\icmp_ln777_reg_882_reg[0]_0 [7]),
        .O(\HwReg_width_read_reg_518_reg[6] [3]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln777_fu_373_p2_carry_i_6
       (.I0(\icmp_ln777_reg_882_reg[0]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\icmp_ln777_reg_882_reg[0] [4]),
        .I4(\icmp_ln777_reg_882_reg[0] [5]),
        .I5(\icmp_ln777_reg_882_reg[0]_0 [5]),
        .O(\HwReg_width_read_reg_518_reg[6] [2]));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    icmp_ln777_fu_373_p2_carry_i_7
       (.I0(\icmp_ln777_reg_882_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\icmp_ln777_reg_882_reg[0]_0 [3]),
        .I4(\icmp_ln777_reg_882_reg[0] [2]),
        .I5(\icmp_ln777_reg_882_reg[0]_0 [2]),
        .O(\HwReg_width_read_reg_518_reg[6] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln777_fu_373_p2_carry_i_8
       (.I0(\icmp_ln777_reg_882_reg[0]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\icmp_ln777_reg_882_reg[0] [0]),
        .I4(\icmp_ln777_reg_882_reg[0] [1]),
        .I5(\icmp_ln777_reg_882_reg[0]_0 [1]),
        .O(\HwReg_width_read_reg_518_reg[6] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry__0_i_1
       (.I0(\icmp_ln777_reg_882_reg[0] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142_reg[7] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry__0_i_2
       (.I0(\icmp_ln777_reg_882_reg[0] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142_reg[7] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry__0_i_3
       (.I0(\icmp_ln777_reg_882_reg[0] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142_reg[7] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry__0_i_4
       (.I0(\icmp_ln777_reg_882_reg[0] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142_reg[7] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [7]),
        .O(ap_loop_init_int_reg_2[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry__0_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [6]),
        .O(ap_loop_init_int_reg_2[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry__0_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [5]),
        .O(ap_loop_init_int_reg_2[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry__0_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [4]),
        .O(ap_loop_init_int_reg_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry__1_i_1
       (.I0(\icmp_ln777_reg_882_reg[0] [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry__1_i_2
       (.I0(\icmp_ln777_reg_882_reg[0] [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry__1_i_3
       (.I0(\icmp_ln777_reg_882_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry__1_i_4
       (.I0(\icmp_ln777_reg_882_reg[0] [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry__1_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [11]),
        .O(ap_loop_init_int_reg_1[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry__1_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [10]),
        .O(ap_loop_init_int_reg_1[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry__1_i_7
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln777_reg_882_reg[0] [9]),
        .O(ap_loop_init_int_reg_1[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry__1_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [8]),
        .O(ap_loop_init_int_reg_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry_i_1
       (.I0(\icmp_ln777_reg_882_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .O(\x_fu_142_reg[3] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry_i_2
       (.I0(\icmp_ln777_reg_882_reg[0] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142_reg[3] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry_i_3
       (.I0(\icmp_ln777_reg_882_reg[0] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142_reg[3] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_363_p2_carry_i_4
       (.I0(\icmp_ln777_reg_882_reg[0] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142_reg[3] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry_i_5
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln777_reg_882_reg[0] [3]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_0[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [2]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_0[2]));
  LUT4 #(
    .INIT(16'h708F)) 
    out_x_fu_363_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [1]),
        .I3(\odd_col_reg_876_reg[0] ),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_0[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_363_p2_carry_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [0]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_146[0]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_146_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[0]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_146[1]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_146_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[1]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_146[2]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_146_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[2]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_146[3]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_146_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[3]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_146[4]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_146_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[4]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_146[5]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_146_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[5]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_146[6]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_146_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[6]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_146[7]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_146_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[7]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0694_i_fu_150[0]_i_1 
       (.I0(\p_0_1_0_0_0694_i_fu_150_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[8]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0694_i_fu_150[1]_i_1 
       (.I0(\p_0_1_0_0_0694_i_fu_150_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[9]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0694_i_fu_150[2]_i_1 
       (.I0(\p_0_1_0_0_0694_i_fu_150_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[10]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0694_i_fu_150[3]_i_1 
       (.I0(\p_0_1_0_0_0694_i_fu_150_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[11]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0694_i_fu_150[4]_i_1 
       (.I0(\p_0_1_0_0_0694_i_fu_150_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[12]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0694_i_fu_150[5]_i_1 
       (.I0(\p_0_1_0_0_0694_i_fu_150_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[13]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0694_i_fu_150[6]_i_1 
       (.I0(\p_0_1_0_0_0694_i_fu_150_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[14]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] [6]));
  LUT6 #(
    .INIT(64'h080F080808080808)) 
    \p_0_1_0_0_0694_i_fu_150[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(\p_0_0_0_0_0502691_i_fu_146_reg[0] ),
        .I4(icmp_ln777_reg_882),
        .I5(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0694_i_fu_150[7]_i_2 
       (.I0(\p_0_1_0_0_0694_i_fu_150_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[15]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0695717_i_fu_134[0]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [0]),
        .O(\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0695717_i_fu_134[1]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [1]),
        .O(\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0695717_i_fu_134[2]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [2]),
        .O(\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0695717_i_fu_134[3]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [3]),
        .O(\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0695717_i_fu_134[4]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [4]),
        .O(\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0695717_i_fu_134[5]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [5]),
        .O(\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0695717_i_fu_134[6]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [6]),
        .O(\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] [6]));
  LUT5 #(
    .INIT(32'h08080F08)) 
    \p_0_1_0_0_0695717_i_fu_134[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln769_reg_872_pp0_iter1_reg),
        .O(ap_loop_init_int_reg_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0695717_i_fu_134[7]_i_2 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [7]),
        .O(\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0698_i_fu_154[0]_i_1 
       (.I0(\p_0_2_0_0_0698_i_fu_154_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[16]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0698_i_fu_154[1]_i_1 
       (.I0(\p_0_2_0_0_0698_i_fu_154_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[17]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0698_i_fu_154[2]_i_1 
       (.I0(\p_0_2_0_0_0698_i_fu_154_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[18]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0698_i_fu_154[3]_i_1 
       (.I0(\p_0_2_0_0_0698_i_fu_154_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[19]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0698_i_fu_154[4]_i_1 
       (.I0(\p_0_2_0_0_0698_i_fu_154_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[20]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0698_i_fu_154[5]_i_1 
       (.I0(\p_0_2_0_0_0698_i_fu_154_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[21]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0698_i_fu_154[6]_i_1 
       (.I0(\p_0_2_0_0_0698_i_fu_154_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[22]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0698_i_fu_154[7]_i_1 
       (.I0(\p_0_2_0_0_0698_i_fu_154_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(out[23]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0699721_i_fu_138[0]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [0]),
        .O(\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0699721_i_fu_138[1]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [1]),
        .O(\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0699721_i_fu_138[2]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [2]),
        .O(\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0699721_i_fu_138[3]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [3]),
        .O(\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0699721_i_fu_138[4]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [4]),
        .O(\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0699721_i_fu_138[5]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [5]),
        .O(\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0699721_i_fu_138[6]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [6]),
        .O(\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0699721_i_fu_138[7]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [7]),
        .O(\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_162[0]_i_1 
       (.I0(\pixbuf_y_1_fu_162_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_1_fu_162_reg[7]_0 [0]),
        .O(\pixbuf_y_12_load_reg_548_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_162[1]_i_1 
       (.I0(\pixbuf_y_1_fu_162_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_1_fu_162_reg[7]_0 [1]),
        .O(\pixbuf_y_12_load_reg_548_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_162[2]_i_1 
       (.I0(\pixbuf_y_1_fu_162_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_1_fu_162_reg[7]_0 [2]),
        .O(\pixbuf_y_12_load_reg_548_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_162[3]_i_1 
       (.I0(\pixbuf_y_1_fu_162_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_1_fu_162_reg[7]_0 [3]),
        .O(\pixbuf_y_12_load_reg_548_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_162[4]_i_1 
       (.I0(\pixbuf_y_1_fu_162_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_1_fu_162_reg[7]_0 [4]),
        .O(\pixbuf_y_12_load_reg_548_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_162[5]_i_1 
       (.I0(\pixbuf_y_1_fu_162_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_1_fu_162_reg[7]_0 [5]),
        .O(\pixbuf_y_12_load_reg_548_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_162[6]_i_1 
       (.I0(\pixbuf_y_1_fu_162_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_1_fu_162_reg[7]_0 [6]),
        .O(\pixbuf_y_12_load_reg_548_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_162[7]_i_1 
       (.I0(\pixbuf_y_1_fu_162_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_1_fu_162_reg[7]_0 [7]),
        .O(\pixbuf_y_12_load_reg_548_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_166[0]_i_1 
       (.I0(\pixbuf_y_2_fu_166_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_2_fu_166_reg[7]_0 [0]),
        .O(\pixbuf_y_13_load_reg_553_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_166[1]_i_1 
       (.I0(\pixbuf_y_2_fu_166_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_2_fu_166_reg[7]_0 [1]),
        .O(\pixbuf_y_13_load_reg_553_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_166[2]_i_1 
       (.I0(\pixbuf_y_2_fu_166_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_2_fu_166_reg[7]_0 [2]),
        .O(\pixbuf_y_13_load_reg_553_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_166[3]_i_1 
       (.I0(\pixbuf_y_2_fu_166_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_2_fu_166_reg[7]_0 [3]),
        .O(\pixbuf_y_13_load_reg_553_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_166[4]_i_1 
       (.I0(\pixbuf_y_2_fu_166_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_2_fu_166_reg[7]_0 [4]),
        .O(\pixbuf_y_13_load_reg_553_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_166[5]_i_1 
       (.I0(\pixbuf_y_2_fu_166_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_2_fu_166_reg[7]_0 [5]),
        .O(\pixbuf_y_13_load_reg_553_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_166[6]_i_1 
       (.I0(\pixbuf_y_2_fu_166_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_2_fu_166_reg[7]_0 [6]),
        .O(\pixbuf_y_13_load_reg_553_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_166[7]_i_1 
       (.I0(\pixbuf_y_2_fu_166_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_2_fu_166_reg[7]_0 [7]),
        .O(\pixbuf_y_13_load_reg_553_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_170[0]_i_1 
       (.I0(\pixbuf_y_3_fu_170_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_3_fu_170_reg[7]_0 [0]),
        .O(\pixbuf_y_14_fu_144_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_170[1]_i_1 
       (.I0(\pixbuf_y_3_fu_170_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_3_fu_170_reg[7]_0 [1]),
        .O(\pixbuf_y_14_fu_144_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_170[2]_i_1 
       (.I0(\pixbuf_y_3_fu_170_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_3_fu_170_reg[7]_0 [2]),
        .O(\pixbuf_y_14_fu_144_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_170[3]_i_1 
       (.I0(\pixbuf_y_3_fu_170_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_3_fu_170_reg[7]_0 [3]),
        .O(\pixbuf_y_14_fu_144_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_170[4]_i_1 
       (.I0(\pixbuf_y_3_fu_170_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_3_fu_170_reg[7]_0 [4]),
        .O(\pixbuf_y_14_fu_144_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_170[5]_i_1 
       (.I0(\pixbuf_y_3_fu_170_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_3_fu_170_reg[7]_0 [5]),
        .O(\pixbuf_y_14_fu_144_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_170[6]_i_1 
       (.I0(\pixbuf_y_3_fu_170_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_3_fu_170_reg[7]_0 [6]),
        .O(\pixbuf_y_14_fu_144_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_170[7]_i_1 
       (.I0(\pixbuf_y_3_fu_170_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_3_fu_170_reg[7]_0 [7]),
        .O(\pixbuf_y_14_fu_144_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_158[0]_i_1 
       (.I0(\pixbuf_y_fu_158_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_fu_158_reg[7]_0 [0]),
        .O(\pixbuf_y_11_load_reg_543_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_158[1]_i_1 
       (.I0(\pixbuf_y_fu_158_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_fu_158_reg[7]_0 [1]),
        .O(\pixbuf_y_11_load_reg_543_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_158[2]_i_1 
       (.I0(\pixbuf_y_fu_158_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_fu_158_reg[7]_0 [2]),
        .O(\pixbuf_y_11_load_reg_543_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_158[3]_i_1 
       (.I0(\pixbuf_y_fu_158_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_fu_158_reg[7]_0 [3]),
        .O(\pixbuf_y_11_load_reg_543_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_158[4]_i_1 
       (.I0(\pixbuf_y_fu_158_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_fu_158_reg[7]_0 [4]),
        .O(\pixbuf_y_11_load_reg_543_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_158[5]_i_1 
       (.I0(\pixbuf_y_fu_158_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_fu_158_reg[7]_0 [5]),
        .O(\pixbuf_y_11_load_reg_543_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_158[6]_i_1 
       (.I0(\pixbuf_y_fu_158_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_fu_158_reg[7]_0 [6]),
        .O(\pixbuf_y_11_load_reg_543_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_158[7]_i_1 
       (.I0(\pixbuf_y_fu_158_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I3(\pixbuf_y_fu_158_reg[7]_0 [7]),
        .O(\pixbuf_y_11_load_reg_543_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_142[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(\icmp_ln777_reg_882_reg[0] [0]),
        .O(\x_fu_142_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_142[11]_i_1 
       (.I0(CO),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_01001),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_142[11]_i_2 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I1(CO),
        .I2(ap_block_pp0_stage0_01001),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[11]_i_4 
       (.I0(\icmp_ln777_reg_882_reg[0] [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[11]_i_5 
       (.I0(\icmp_ln777_reg_882_reg[0] [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[11]_i_6 
       (.I0(\icmp_ln777_reg_882_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .O(\x_fu_142[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[4]_i_2 
       (.I0(\icmp_ln777_reg_882_reg[0] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[4]_i_3 
       (.I0(\icmp_ln777_reg_882_reg[0] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[4]_i_4 
       (.I0(\icmp_ln777_reg_882_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .O(\x_fu_142[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[4]_i_5 
       (.I0(\icmp_ln777_reg_882_reg[0] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[4]_i_6 
       (.I0(\icmp_ln777_reg_882_reg[0] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[8]_i_2 
       (.I0(\icmp_ln777_reg_882_reg[0] [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[8]_i_3 
       (.I0(\icmp_ln777_reg_882_reg[0] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[8]_i_4 
       (.I0(\icmp_ln777_reg_882_reg[0] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_142[8]_i_5 
       (.I0(\icmp_ln777_reg_882_reg[0] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_142[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_142_reg[11]_i_3 
       (.CI(\x_fu_142_reg[8]_i_1_n_5 ),
        .CO({\NLW_x_fu_142_reg[11]_i_3_CO_UNCONNECTED [3:2],\x_fu_142_reg[11]_i_3_n_7 ,\x_fu_142_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_142_reg[11]_i_3_O_UNCONNECTED [3],\x_fu_142_reg[11]_0 [11:9]}),
        .S({1'b0,\x_fu_142[11]_i_4_n_5 ,\x_fu_142[11]_i_5_n_5 ,\x_fu_142[11]_i_6_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_142_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_142_reg[4]_i_1_n_5 ,\x_fu_142_reg[4]_i_1_n_6 ,\x_fu_142_reg[4]_i_1_n_7 ,\x_fu_142_reg[4]_i_1_n_8 }),
        .CYINIT(ap_sig_allocacmp_x_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_142_reg[11]_0 [4:1]),
        .S({\x_fu_142[4]_i_3_n_5 ,\x_fu_142[4]_i_4_n_5 ,\x_fu_142[4]_i_5_n_5 ,\x_fu_142[4]_i_6_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_142_reg[8]_i_1 
       (.CI(\x_fu_142_reg[4]_i_1_n_5 ),
        .CO({\x_fu_142_reg[8]_i_1_n_5 ,\x_fu_142_reg[8]_i_1_n_6 ,\x_fu_142_reg[8]_i_1_n_7 ,\x_fu_142_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_142_reg[11]_0 [8:5]),
        .S({\x_fu_142[8]_i_2_n_5 ,\x_fu_142[8]_i_3_n_5 ,\x_fu_142[8]_i_4_n_5 ,\x_fu_142[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_23
   (\cmp150_i_reg_773_reg[0] ,
    ap_block_pp0_stage0_01001,
    SR,
    E,
    ap_loop_init_int_reg_0,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg,
    D,
    \pixbuf_y_1_load_reg_451_reg[7] ,
    \pixbuf_y_2_load_reg_456_reg[7] ,
    \pixbuf_y_3_load_reg_461_reg[7] ,
    \pixbuf_y_4_fu_140_reg[7] ,
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] ,
    S,
    DI,
    ap_loop_init_int_reg_1,
    \x_fu_118_reg[11] ,
    ap_loop_init_int_reg_2,
    \HwReg_width_read_reg_428_reg[7] ,
    \HwReg_width_read_reg_428_reg[6] ,
    ap_loop_init_int_reg_3,
    \x_fu_118_reg[11]_0 ,
    ap_sig_allocacmp_x_3,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_ready,
    \x_fu_118_reg[3] ,
    \x_fu_118_reg[7] ,
    \x_fu_118_reg[11]_1 ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \cmp150_i_reg_773_reg[0]_0 ,
    CO,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter3_reg,
    \p_0_0_0_0_0502691_i_fu_122_reg[0] ,
    icmp_ln777_reg_763,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    icmp_ln769_reg_753_pp0_iter1_reg,
    Q,
    stream_in_empty_n,
    stream_in_hresampled_full_n,
    ap_done_cache_reg_0,
    \pixbuf_y_6_fu_126_reg[7] ,
    \pixbuf_y_6_fu_126_reg[7]_0 ,
    \pixbuf_y_7_fu_130_reg[7] ,
    \pixbuf_y_7_fu_130_reg[7]_0 ,
    \pixbuf_y_fu_134_reg[7] ,
    \pixbuf_y_fu_134_reg[7]_0 ,
    \pixbuf_y_8_fu_138_reg[7] ,
    \pixbuf_y_8_fu_138_reg[7]_0 ,
    \p_0_0_0_0_0502691_i_fu_122_reg[7] ,
    out,
    \icmp_ln769_reg_753_reg[0] ,
    \icmp_ln777_reg_763_reg[0] ,
    \icmp_ln777_reg_763_reg[0]_0 ,
    select_ln765_reg_433);
  output \cmp150_i_reg_773_reg[0] ;
  output ap_block_pp0_stage0_01001;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]ap_loop_init_int_reg_0;
  output [0:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg;
  output [1:0]D;
  output [7:0]\pixbuf_y_1_load_reg_451_reg[7] ;
  output [7:0]\pixbuf_y_2_load_reg_456_reg[7] ;
  output [7:0]\pixbuf_y_3_load_reg_461_reg[7] ;
  output [7:0]\pixbuf_y_4_fu_140_reg[7] ;
  output [7:0]\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] ;
  output [3:0]S;
  output [1:0]DI;
  output [3:0]ap_loop_init_int_reg_1;
  output [1:0]\x_fu_118_reg[11] ;
  output [3:0]ap_loop_init_int_reg_2;
  output [3:0]\HwReg_width_read_reg_428_reg[7] ;
  output [3:0]\HwReg_width_read_reg_428_reg[6] ;
  output [3:0]ap_loop_init_int_reg_3;
  output [11:0]\x_fu_118_reg[11]_0 ;
  output [0:0]ap_sig_allocacmp_x_3;
  output grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_ready;
  output [3:0]\x_fu_118_reg[3] ;
  output [3:0]\x_fu_118_reg[7] ;
  output [3:0]\x_fu_118_reg[11]_1 ;
  output grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \cmp150_i_reg_773_reg[0]_0 ;
  input [0:0]CO;
  input grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input \p_0_0_0_0_0502691_i_fu_122_reg[0] ;
  input icmp_ln777_reg_763;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln769_reg_753_pp0_iter1_reg;
  input [1:0]Q;
  input stream_in_empty_n;
  input stream_in_hresampled_full_n;
  input ap_done_cache_reg_0;
  input [7:0]\pixbuf_y_6_fu_126_reg[7] ;
  input [7:0]\pixbuf_y_6_fu_126_reg[7]_0 ;
  input [7:0]\pixbuf_y_7_fu_130_reg[7] ;
  input [7:0]\pixbuf_y_7_fu_130_reg[7]_0 ;
  input [7:0]\pixbuf_y_fu_134_reg[7] ;
  input [7:0]\pixbuf_y_fu_134_reg[7]_0 ;
  input [7:0]\pixbuf_y_8_fu_138_reg[7] ;
  input [7:0]\pixbuf_y_8_fu_138_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0502691_i_fu_122_reg[7] ;
  input [7:0]out;
  input [11:0]\icmp_ln769_reg_753_reg[0] ;
  input [11:0]\icmp_ln777_reg_763_reg[0] ;
  input [10:0]\icmp_ln777_reg_763_reg[0]_0 ;
  input [0:0]select_ln765_reg_433;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]\HwReg_width_read_reg_428_reg[6] ;
  wire [3:0]\HwReg_width_read_reg_428_reg[7] ;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire [3:0]ap_loop_init_int_reg_2;
  wire [3:0]ap_loop_init_int_reg_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_x_3;
  wire [11:1]ap_sig_allocacmp_x_3__0;
  wire \cmp150_i_reg_773[0]_i_2_n_5 ;
  wire \cmp150_i_reg_773[0]_i_3_n_5 ;
  wire \cmp150_i_reg_773[0]_i_4_n_5 ;
  wire \cmp150_i_reg_773_reg[0] ;
  wire \cmp150_i_reg_773_reg[0]_0 ;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_ready;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg;
  wire [0:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg_0;
  wire icmp_ln769_reg_753_pp0_iter1_reg;
  wire [11:0]\icmp_ln769_reg_753_reg[0] ;
  wire icmp_ln777_reg_763;
  wire [11:0]\icmp_ln777_reg_763_reg[0] ;
  wire [10:0]\icmp_ln777_reg_763_reg[0]_0 ;
  wire [7:0]out;
  wire \p_0_0_0_0_0502691_i_fu_122_reg[0] ;
  wire [7:0]\p_0_0_0_0_0502691_i_fu_122_reg[7] ;
  wire [7:0]\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] ;
  wire [7:0]\pixbuf_y_1_load_reg_451_reg[7] ;
  wire [7:0]\pixbuf_y_2_load_reg_456_reg[7] ;
  wire [7:0]\pixbuf_y_3_load_reg_461_reg[7] ;
  wire [7:0]\pixbuf_y_4_fu_140_reg[7] ;
  wire [7:0]\pixbuf_y_6_fu_126_reg[7] ;
  wire [7:0]\pixbuf_y_6_fu_126_reg[7]_0 ;
  wire [7:0]\pixbuf_y_7_fu_130_reg[7] ;
  wire [7:0]\pixbuf_y_7_fu_130_reg[7]_0 ;
  wire [7:0]\pixbuf_y_8_fu_138_reg[7] ;
  wire [7:0]\pixbuf_y_8_fu_138_reg[7]_0 ;
  wire [7:0]\pixbuf_y_fu_134_reg[7] ;
  wire [7:0]\pixbuf_y_fu_134_reg[7]_0 ;
  wire [0:0]select_ln765_reg_433;
  wire stream_in_empty_n;
  wire stream_in_hresampled_full_n;
  wire \x_fu_118[11]_i_5_n_5 ;
  wire \x_fu_118[11]_i_6_n_5 ;
  wire \x_fu_118[11]_i_7_n_5 ;
  wire \x_fu_118[4]_i_2_n_5 ;
  wire \x_fu_118[4]_i_3_n_5 ;
  wire \x_fu_118[4]_i_4_n_5 ;
  wire \x_fu_118[4]_i_5_n_5 ;
  wire \x_fu_118[8]_i_2_n_5 ;
  wire \x_fu_118[8]_i_3_n_5 ;
  wire \x_fu_118[8]_i_4_n_5 ;
  wire \x_fu_118[8]_i_5_n_5 ;
  wire [1:0]\x_fu_118_reg[11] ;
  wire [11:0]\x_fu_118_reg[11]_0 ;
  wire [3:0]\x_fu_118_reg[11]_1 ;
  wire \x_fu_118_reg[11]_i_3_n_7 ;
  wire \x_fu_118_reg[11]_i_3_n_8 ;
  wire [3:0]\x_fu_118_reg[3] ;
  wire \x_fu_118_reg[4]_i_1_n_5 ;
  wire \x_fu_118_reg[4]_i_1_n_6 ;
  wire \x_fu_118_reg[4]_i_1_n_7 ;
  wire \x_fu_118_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_118_reg[7] ;
  wire \x_fu_118_reg[8]_i_1_n_5 ;
  wire \x_fu_118_reg[8]_i_1_n_6 ;
  wire \x_fu_118_reg[8]_i_1_n_7 ;
  wire \x_fu_118_reg[8]_i_1_n_8 ;
  wire [3:2]\NLW_x_fu_118_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_118_reg[11]_i_3_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \CRpix_reg_783[0]_i_1 
       (.I0(\icmp_ln777_reg_763_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .O(ap_sig_allocacmp_x_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_done_cache),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__2
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I1(CO),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_ready));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \cmp150_i_reg_773[0]_i_1 
       (.I0(\cmp150_i_reg_773[0]_i_2_n_5 ),
        .I1(\cmp150_i_reg_773[0]_i_3_n_5 ),
        .I2(\cmp150_i_reg_773[0]_i_4_n_5 ),
        .I3(\cmp150_i_reg_773_reg[0]_0 ),
        .I4(ap_block_pp0_stage0_01001),
        .O(\cmp150_i_reg_773_reg[0] ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp150_i_reg_773[0]_i_2 
       (.I0(\icmp_ln777_reg_763_reg[0] [4]),
        .I1(\icmp_ln777_reg_763_reg[0] [5]),
        .I2(\icmp_ln777_reg_763_reg[0] [6]),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln777_reg_763_reg[0] [7]),
        .O(\cmp150_i_reg_773[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000020202)) 
    \cmp150_i_reg_773[0]_i_3 
       (.I0(\icmp_ln777_reg_763_reg[0] [0]),
        .I1(\icmp_ln777_reg_763_reg[0] [1]),
        .I2(\icmp_ln777_reg_763_reg[0] [2]),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln777_reg_763_reg[0] [3]),
        .O(\cmp150_i_reg_773[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp150_i_reg_773[0]_i_4 
       (.I0(\icmp_ln777_reg_763_reg[0] [10]),
        .I1(\icmp_ln777_reg_763_reg[0] [11]),
        .I2(\icmp_ln777_reg_763_reg[0] [8]),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln777_reg_763_reg[0] [9]),
        .O(\cmp150_i_reg_773[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(CO),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(Q[0]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln769_fu_257_p2_carry_i_1
       (.I0(ap_sig_allocacmp_x_3__0[9]),
        .I1(\icmp_ln769_reg_753_reg[0] [9]),
        .I2(\icmp_ln769_reg_753_reg[0] [10]),
        .I3(ap_sig_allocacmp_x_3__0[10]),
        .I4(ap_sig_allocacmp_x_3__0[11]),
        .I5(\icmp_ln769_reg_753_reg[0] [11]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_10
       (.I0(\icmp_ln777_reg_763_reg[0] [8]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_11
       (.I0(\icmp_ln777_reg_763_reg[0] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_12
       (.I0(\icmp_ln777_reg_763_reg[0] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_13
       (.I0(\icmp_ln777_reg_763_reg[0] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_14
       (.I0(\icmp_ln777_reg_763_reg[0] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_15
       (.I0(\icmp_ln777_reg_763_reg[0] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln769_fu_257_p2_carry_i_2
       (.I0(ap_sig_allocacmp_x_3__0[6]),
        .I1(\icmp_ln769_reg_753_reg[0] [6]),
        .I2(\icmp_ln769_reg_753_reg[0] [7]),
        .I3(ap_sig_allocacmp_x_3__0[7]),
        .I4(ap_sig_allocacmp_x_3__0[8]),
        .I5(\icmp_ln769_reg_753_reg[0] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln769_fu_257_p2_carry_i_3
       (.I0(ap_sig_allocacmp_x_3__0[3]),
        .I1(\icmp_ln769_reg_753_reg[0] [3]),
        .I2(\icmp_ln769_reg_753_reg[0] [4]),
        .I3(ap_sig_allocacmp_x_3__0[4]),
        .I4(ap_sig_allocacmp_x_3__0[5]),
        .I5(\icmp_ln769_reg_753_reg[0] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln769_fu_257_p2_carry_i_4
       (.I0(\x_fu_118_reg[11]_0 [0]),
        .I1(\icmp_ln769_reg_753_reg[0] [0]),
        .I2(\icmp_ln769_reg_753_reg[0] [1]),
        .I3(ap_sig_allocacmp_x_3__0[1]),
        .I4(ap_sig_allocacmp_x_3__0[2]),
        .I5(\icmp_ln769_reg_753_reg[0] [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_5
       (.I0(\icmp_ln777_reg_763_reg[0] [9]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_6
       (.I0(\icmp_ln777_reg_763_reg[0] [10]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_7
       (.I0(\icmp_ln777_reg_763_reg[0] [11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_8
       (.I0(\icmp_ln777_reg_763_reg[0] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln769_fu_257_p2_carry_i_9
       (.I0(\icmp_ln777_reg_763_reg[0] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3__0[7]));
  LUT5 #(
    .INIT(32'hC000C444)) 
    icmp_ln777_fu_283_p2_carry__0_i_1
       (.I0(\icmp_ln777_reg_763_reg[0] [10]),
        .I1(\icmp_ln777_reg_763_reg[0]_0 [10]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I4(\icmp_ln777_reg_763_reg[0] [11]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_283_p2_carry__0_i_2
       (.I0(\icmp_ln777_reg_763_reg[0]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\icmp_ln777_reg_763_reg[0] [9]),
        .I4(\icmp_ln777_reg_763_reg[0]_0 [8]),
        .I5(\icmp_ln777_reg_763_reg[0] [8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h1500C0D5)) 
    icmp_ln777_fu_283_p2_carry__0_i_3
       (.I0(\icmp_ln777_reg_763_reg[0] [11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln777_reg_763_reg[0] [10]),
        .I4(\icmp_ln777_reg_763_reg[0]_0 [10]),
        .O(\x_fu_118_reg[11] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln777_fu_283_p2_carry__0_i_4
       (.I0(\icmp_ln777_reg_763_reg[0]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\icmp_ln777_reg_763_reg[0] [8]),
        .I4(\icmp_ln777_reg_763_reg[0] [9]),
        .I5(\icmp_ln777_reg_763_reg[0]_0 [9]),
        .O(\x_fu_118_reg[11] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_283_p2_carry_i_1
       (.I0(\icmp_ln777_reg_763_reg[0]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\icmp_ln777_reg_763_reg[0] [7]),
        .I4(\icmp_ln777_reg_763_reg[0]_0 [6]),
        .I5(\icmp_ln777_reg_763_reg[0] [6]),
        .O(\HwReg_width_read_reg_428_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_283_p2_carry_i_2
       (.I0(\icmp_ln777_reg_763_reg[0]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\icmp_ln777_reg_763_reg[0] [5]),
        .I4(\icmp_ln777_reg_763_reg[0]_0 [4]),
        .I5(\icmp_ln777_reg_763_reg[0] [4]),
        .O(\HwReg_width_read_reg_428_reg[7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_283_p2_carry_i_3
       (.I0(\icmp_ln777_reg_763_reg[0]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\icmp_ln777_reg_763_reg[0] [3]),
        .I4(\icmp_ln777_reg_763_reg[0]_0 [2]),
        .I5(\icmp_ln777_reg_763_reg[0] [2]),
        .O(\HwReg_width_read_reg_428_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln777_fu_283_p2_carry_i_4
       (.I0(\icmp_ln777_reg_763_reg[0] [0]),
        .I1(\icmp_ln777_reg_763_reg[0]_0 [0]),
        .I2(\icmp_ln777_reg_763_reg[0] [1]),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln777_reg_763_reg[0]_0 [1]),
        .O(\HwReg_width_read_reg_428_reg[7] [0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln777_fu_283_p2_carry_i_5
       (.I0(\icmp_ln777_reg_763_reg[0]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\icmp_ln777_reg_763_reg[0] [6]),
        .I4(\icmp_ln777_reg_763_reg[0] [7]),
        .I5(\icmp_ln777_reg_763_reg[0]_0 [7]),
        .O(\HwReg_width_read_reg_428_reg[6] [3]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln777_fu_283_p2_carry_i_6
       (.I0(\icmp_ln777_reg_763_reg[0]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\icmp_ln777_reg_763_reg[0] [4]),
        .I4(\icmp_ln777_reg_763_reg[0] [5]),
        .I5(\icmp_ln777_reg_763_reg[0]_0 [5]),
        .O(\HwReg_width_read_reg_428_reg[6] [2]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln777_fu_283_p2_carry_i_7
       (.I0(\icmp_ln777_reg_763_reg[0]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\icmp_ln777_reg_763_reg[0] [2]),
        .I4(\icmp_ln777_reg_763_reg[0] [3]),
        .I5(\icmp_ln777_reg_763_reg[0]_0 [3]),
        .O(\HwReg_width_read_reg_428_reg[6] [1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln777_fu_283_p2_carry_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [1]),
        .I3(\icmp_ln777_reg_763_reg[0]_0 [1]),
        .I4(\icmp_ln777_reg_763_reg[0] [0]),
        .I5(\icmp_ln777_reg_763_reg[0]_0 [0]),
        .O(\HwReg_width_read_reg_428_reg[6] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__0_i_1
       (.I0(\icmp_ln777_reg_763_reg[0] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[7] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__0_i_2
       (.I0(\icmp_ln777_reg_763_reg[0] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[7] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__0_i_3
       (.I0(\icmp_ln777_reg_763_reg[0] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[7] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__0_i_4
       (.I0(\icmp_ln777_reg_763_reg[0] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[7] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [7]),
        .O(ap_loop_init_int_reg_2[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__0_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [6]),
        .O(ap_loop_init_int_reg_2[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__0_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [5]),
        .O(ap_loop_init_int_reg_2[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__0_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [4]),
        .O(ap_loop_init_int_reg_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__1_i_1
       (.I0(\icmp_ln777_reg_763_reg[0] [11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[11]_1 [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__1_i_2
       (.I0(\icmp_ln777_reg_763_reg[0] [10]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[11]_1 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__1_i_3
       (.I0(\icmp_ln777_reg_763_reg[0] [9]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[11]_1 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__1_i_4
       (.I0(\icmp_ln777_reg_763_reg[0] [8]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[11]_1 [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__1_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [11]),
        .O(ap_loop_init_int_reg_1[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__1_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [10]),
        .O(ap_loop_init_int_reg_1[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__1_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [9]),
        .O(ap_loop_init_int_reg_1[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__1_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [8]),
        .O(ap_loop_init_int_reg_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry_i_1
       (.I0(\icmp_ln777_reg_763_reg[0] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[3] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry_i_2
       (.I0(\icmp_ln777_reg_763_reg[0] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[3] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry_i_3
       (.I0(\icmp_ln777_reg_763_reg[0] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[3] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry_i_4
       (.I0(\icmp_ln777_reg_763_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .O(\x_fu_118_reg[3] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [3]),
        .O(ap_loop_init_int_reg_3[3]));
  LUT4 #(
    .INIT(16'h708F)) 
    out_x_fu_273_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [2]),
        .I3(select_ln765_reg_433),
        .O(ap_loop_init_int_reg_3[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\icmp_ln777_reg_763_reg[0] [1]),
        .O(ap_loop_init_int_reg_3[1]));
  LUT4 #(
    .INIT(16'h2AD5)) 
    out_x_fu_273_p2_carry_i_8
       (.I0(\icmp_ln777_reg_763_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(select_ln765_reg_433),
        .O(ap_loop_init_int_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_122[0]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_122_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(out[0]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_122[1]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_122_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(out[1]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_122[2]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_122_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(out[2]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_122[3]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_122_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(out[3]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_122[4]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_122_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(out[4]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_122[5]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_122_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(out[5]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_122[6]_i_1 
       (.I0(\p_0_0_0_0_0502691_i_fu_122_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(out[6]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] [6]));
  LUT6 #(
    .INIT(64'h000000008F888888)) 
    \p_0_0_0_0_0502691_i_fu_122[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(\p_0_0_0_0_0502691_i_fu_122_reg[0] ),
        .I3(icmp_ln777_reg_763),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage0_01001),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0502691_i_fu_122[7]_i_2 
       (.I0(\p_0_0_0_0_0502691_i_fu_122_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(out[7]),
        .O(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_126[0]_i_1 
       (.I0(\pixbuf_y_6_fu_126_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_6_fu_126_reg[7]_0 [0]),
        .O(\pixbuf_y_1_load_reg_451_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_126[1]_i_1 
       (.I0(\pixbuf_y_6_fu_126_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_6_fu_126_reg[7]_0 [1]),
        .O(\pixbuf_y_1_load_reg_451_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_126[2]_i_1 
       (.I0(\pixbuf_y_6_fu_126_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_6_fu_126_reg[7]_0 [2]),
        .O(\pixbuf_y_1_load_reg_451_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_126[3]_i_1 
       (.I0(\pixbuf_y_6_fu_126_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_6_fu_126_reg[7]_0 [3]),
        .O(\pixbuf_y_1_load_reg_451_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_126[4]_i_1 
       (.I0(\pixbuf_y_6_fu_126_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_6_fu_126_reg[7]_0 [4]),
        .O(\pixbuf_y_1_load_reg_451_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_126[5]_i_1 
       (.I0(\pixbuf_y_6_fu_126_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_6_fu_126_reg[7]_0 [5]),
        .O(\pixbuf_y_1_load_reg_451_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_126[6]_i_1 
       (.I0(\pixbuf_y_6_fu_126_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_6_fu_126_reg[7]_0 [6]),
        .O(\pixbuf_y_1_load_reg_451_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_126[7]_i_1 
       (.I0(\pixbuf_y_6_fu_126_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_6_fu_126_reg[7]_0 [7]),
        .O(\pixbuf_y_1_load_reg_451_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[0]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [0]),
        .O(\pixbuf_y_2_load_reg_456_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[1]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [1]),
        .O(\pixbuf_y_2_load_reg_456_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[2]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [2]),
        .O(\pixbuf_y_2_load_reg_456_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[3]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [3]),
        .O(\pixbuf_y_2_load_reg_456_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[4]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [4]),
        .O(\pixbuf_y_2_load_reg_456_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[5]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [5]),
        .O(\pixbuf_y_2_load_reg_456_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[6]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [6]),
        .O(\pixbuf_y_2_load_reg_456_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[7]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [7]),
        .O(\pixbuf_y_2_load_reg_456_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_138[0]_i_1 
       (.I0(\pixbuf_y_8_fu_138_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_8_fu_138_reg[7]_0 [0]),
        .O(\pixbuf_y_4_fu_140_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_138[1]_i_1 
       (.I0(\pixbuf_y_8_fu_138_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_8_fu_138_reg[7]_0 [1]),
        .O(\pixbuf_y_4_fu_140_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_138[2]_i_1 
       (.I0(\pixbuf_y_8_fu_138_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_8_fu_138_reg[7]_0 [2]),
        .O(\pixbuf_y_4_fu_140_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_138[3]_i_1 
       (.I0(\pixbuf_y_8_fu_138_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_8_fu_138_reg[7]_0 [3]),
        .O(\pixbuf_y_4_fu_140_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_138[4]_i_1 
       (.I0(\pixbuf_y_8_fu_138_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_8_fu_138_reg[7]_0 [4]),
        .O(\pixbuf_y_4_fu_140_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_138[5]_i_1 
       (.I0(\pixbuf_y_8_fu_138_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_8_fu_138_reg[7]_0 [5]),
        .O(\pixbuf_y_4_fu_140_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_138[6]_i_1 
       (.I0(\pixbuf_y_8_fu_138_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_8_fu_138_reg[7]_0 [6]),
        .O(\pixbuf_y_4_fu_140_reg[7] [6]));
  LUT5 #(
    .INIT(32'h08080F08)) 
    \pixbuf_y_8_fu_138[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln769_reg_753_pp0_iter1_reg),
        .O(ap_loop_init_int_reg_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_138[7]_i_2 
       (.I0(\pixbuf_y_8_fu_138_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_8_fu_138_reg[7]_0 [7]),
        .O(\pixbuf_y_4_fu_140_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_134[0]_i_1 
       (.I0(\pixbuf_y_fu_134_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_fu_134_reg[7]_0 [0]),
        .O(\pixbuf_y_3_load_reg_461_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_134[1]_i_1 
       (.I0(\pixbuf_y_fu_134_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_fu_134_reg[7]_0 [1]),
        .O(\pixbuf_y_3_load_reg_461_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_134[2]_i_1 
       (.I0(\pixbuf_y_fu_134_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_fu_134_reg[7]_0 [2]),
        .O(\pixbuf_y_3_load_reg_461_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_134[3]_i_1 
       (.I0(\pixbuf_y_fu_134_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_fu_134_reg[7]_0 [3]),
        .O(\pixbuf_y_3_load_reg_461_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_134[4]_i_1 
       (.I0(\pixbuf_y_fu_134_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_fu_134_reg[7]_0 [4]),
        .O(\pixbuf_y_3_load_reg_461_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_134[5]_i_1 
       (.I0(\pixbuf_y_fu_134_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_fu_134_reg[7]_0 [5]),
        .O(\pixbuf_y_3_load_reg_461_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_134[6]_i_1 
       (.I0(\pixbuf_y_fu_134_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_fu_134_reg[7]_0 [6]),
        .O(\pixbuf_y_3_load_reg_461_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_134[7]_i_1 
       (.I0(\pixbuf_y_fu_134_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I3(\pixbuf_y_fu_134_reg[7]_0 [7]),
        .O(\pixbuf_y_3_load_reg_461_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_118[0]_i_1 
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln777_reg_763_reg[0] [0]),
        .O(\x_fu_118_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_118[11]_i_1 
       (.I0(CO),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_01001),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_118[11]_i_2 
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I1(CO),
        .I2(ap_block_pp0_stage0_01001),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \x_fu_118[11]_i_4 
       (.I0(icmp_ln777_reg_763),
        .I1(\p_0_0_0_0_0502691_i_fu_122_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_empty_n),
        .I4(stream_in_hresampled_full_n),
        .I5(ap_done_cache_reg_0),
        .O(ap_block_pp0_stage0_01001));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[11]_i_5 
       (.I0(\icmp_ln777_reg_763_reg[0] [11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[11]_i_6 
       (.I0(\icmp_ln777_reg_763_reg[0] [10]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[11]_i_7 
       (.I0(\icmp_ln777_reg_763_reg[0] [9]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[11]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[4]_i_2 
       (.I0(\icmp_ln777_reg_763_reg[0] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[4]_i_3 
       (.I0(\icmp_ln777_reg_763_reg[0] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[4]_i_4 
       (.I0(\icmp_ln777_reg_763_reg[0] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[4]_i_5 
       (.I0(\icmp_ln777_reg_763_reg[0] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_2 
       (.I0(\icmp_ln777_reg_763_reg[0] [8]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_3 
       (.I0(\icmp_ln777_reg_763_reg[0] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_4 
       (.I0(\icmp_ln777_reg_763_reg[0] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_5 
       (.I0(\icmp_ln777_reg_763_reg[0] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_118_reg[11]_i_3 
       (.CI(\x_fu_118_reg[8]_i_1_n_5 ),
        .CO({\NLW_x_fu_118_reg[11]_i_3_CO_UNCONNECTED [3:2],\x_fu_118_reg[11]_i_3_n_7 ,\x_fu_118_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_118_reg[11]_i_3_O_UNCONNECTED [3],\x_fu_118_reg[11]_0 [11:9]}),
        .S({1'b0,\x_fu_118[11]_i_5_n_5 ,\x_fu_118[11]_i_6_n_5 ,\x_fu_118[11]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_118_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_118_reg[4]_i_1_n_5 ,\x_fu_118_reg[4]_i_1_n_6 ,\x_fu_118_reg[4]_i_1_n_7 ,\x_fu_118_reg[4]_i_1_n_8 }),
        .CYINIT(ap_sig_allocacmp_x_3),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_118_reg[11]_0 [4:1]),
        .S({\x_fu_118[4]_i_2_n_5 ,\x_fu_118[4]_i_3_n_5 ,\x_fu_118[4]_i_4_n_5 ,\x_fu_118[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_118_reg[8]_i_1 
       (.CI(\x_fu_118_reg[4]_i_1_n_5 ),
        .CO({\x_fu_118_reg[8]_i_1_n_5 ,\x_fu_118_reg[8]_i_1_n_6 ,\x_fu_118_reg[8]_i_1_n_7 ,\x_fu_118_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_118_reg[11]_0 [8:5]),
        .S({\x_fu_118[8]_i_2_n_5 ,\x_fu_118[8]_i_3_n_5 ,\x_fu_118[8]_i_4_n_5 ,\x_fu_118[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_24
   (grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg,
    ap_block_pp0_stage0_11001__0,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    S,
    D,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready,
    O,
    \x_fu_98_reg[7] ,
    \x_fu_98_reg[11] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
    x_fu_98_reg,
    CO,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    ap_enable_reg_pp0_iter6,
    stream_csc_full_n,
    ap_rst_n,
    icmp_ln136_fu_281_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1,
    \ap_CS_fsm_reg[1]_1 ,
    ap_loop_exit_ready_pp0_iter5_reg);
  output grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg;
  output ap_block_pp0_stage0_11001__0;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]S;
  output [1:0]D;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready;
  output [3:0]O;
  output [3:0]\x_fu_98_reg[7] ;
  output [3:0]\x_fu_98_reg[11] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg;
  input [11:0]x_fu_98_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input ap_enable_reg_pp0_iter6;
  input stream_csc_full_n;
  input ap_rst_n;
  input [11:0]icmp_ln136_fu_281_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1;
  input \ap_CS_fsm_reg[1]_1 ;
  input ap_loop_exit_ready_pp0_iter5_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]O;
  wire [3:0]S;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:1]ap_sig_allocacmp_x_5;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_0;
  wire [0:0]grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1;
  wire [11:0]icmp_ln136_fu_281_p2_carry_i_1_0;
  wire icmp_ln136_fu_281_p2_carry_i_5_n_5;
  wire icmp_ln136_fu_281_p2_carry_i_6_n_5;
  wire icmp_ln136_fu_281_p2_carry_i_7_n_5;
  wire icmp_ln136_fu_281_p2_carry_i_8_n_5;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire \x_fu_98[0]_i_8_n_5 ;
  wire [11:0]x_fu_98_reg;
  wire \x_fu_98_reg[0]_i_3_n_5 ;
  wire \x_fu_98_reg[0]_i_3_n_6 ;
  wire \x_fu_98_reg[0]_i_3_n_7 ;
  wire \x_fu_98_reg[0]_i_3_n_8 ;
  wire [3:0]\x_fu_98_reg[11] ;
  wire \x_fu_98_reg[4]_i_1_n_5 ;
  wire \x_fu_98_reg[4]_i_1_n_6 ;
  wire \x_fu_98_reg[4]_i_1_n_7 ;
  wire \x_fu_98_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_98_reg[7] ;
  wire \x_fu_98_reg[8]_i_1_n_6 ;
  wire \x_fu_98_reg[8]_i_1_n_7 ;
  wire \x_fu_98_reg[8]_i_1_n_8 ;
  wire [3:3]\NLW_x_fu_98_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0145)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(\ap_CS_fsm[2]_i_2_n_5 ),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_0 [2]),
        .I1(ap_done_cache),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter5_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__3
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter5_reg),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I1(stream_csc_full_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__3
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter5_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_i_1
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln136_fu_281_p2_carry_i_1
       (.I0(x_fu_98_reg[9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln136_fu_281_p2_carry_i_1_0[9]),
        .I4(icmp_ln136_fu_281_p2_carry_i_5_n_5),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln136_fu_281_p2_carry_i_2
       (.I0(x_fu_98_reg[6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln136_fu_281_p2_carry_i_1_0[6]),
        .I4(icmp_ln136_fu_281_p2_carry_i_6_n_5),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln136_fu_281_p2_carry_i_3
       (.I0(x_fu_98_reg[3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln136_fu_281_p2_carry_i_1_0[3]),
        .I4(icmp_ln136_fu_281_p2_carry_i_7_n_5),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hEA150000)) 
    icmp_ln136_fu_281_p2_carry_i_4
       (.I0(x_fu_98_reg[0]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln136_fu_281_p2_carry_i_1_0[0]),
        .I4(icmp_ln136_fu_281_p2_carry_i_8_n_5),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln136_fu_281_p2_carry_i_5
       (.I0(x_fu_98_reg[10]),
        .I1(icmp_ln136_fu_281_p2_carry_i_1_0[10]),
        .I2(x_fu_98_reg[11]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_281_p2_carry_i_1_0[11]),
        .O(icmp_ln136_fu_281_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln136_fu_281_p2_carry_i_6
       (.I0(x_fu_98_reg[7]),
        .I1(icmp_ln136_fu_281_p2_carry_i_1_0[7]),
        .I2(x_fu_98_reg[8]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_281_p2_carry_i_1_0[8]),
        .O(icmp_ln136_fu_281_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln136_fu_281_p2_carry_i_7
       (.I0(x_fu_98_reg[4]),
        .I1(icmp_ln136_fu_281_p2_carry_i_1_0[4]),
        .I2(x_fu_98_reg[5]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_281_p2_carry_i_1_0[5]),
        .O(icmp_ln136_fu_281_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln136_fu_281_p2_carry_i_8
       (.I0(x_fu_98_reg[1]),
        .I1(icmp_ln136_fu_281_p2_carry_i_1_0[1]),
        .I2(x_fu_98_reg[2]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_281_p2_carry_i_1_0[2]),
        .O(icmp_ln136_fu_281_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_98[0]_i_1 
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h4404440400004404)) 
    \x_fu_98[0]_i_2 
       (.I0(CO),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(stream_csc_full_n),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \x_fu_98[0]_i_4 
       (.I0(stream_csc_full_n),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(stream_in_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_11001__0));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[0]_i_5 
       (.I0(x_fu_98_reg[3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[0]_i_6 
       (.I0(x_fu_98_reg[2]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[0]_i_7 
       (.I0(x_fu_98_reg[1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[1]));
  LUT3 #(
    .INIT(8'h07)) 
    \x_fu_98[0]_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(x_fu_98_reg[0]),
        .O(\x_fu_98[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[4]_i_2 
       (.I0(x_fu_98_reg[7]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[4]_i_3 
       (.I0(x_fu_98_reg[6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[4]_i_4 
       (.I0(x_fu_98_reg[5]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[4]_i_5 
       (.I0(x_fu_98_reg[4]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[8]_i_2 
       (.I0(x_fu_98_reg[11]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[8]_i_3 
       (.I0(x_fu_98_reg[10]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[8]_i_4 
       (.I0(x_fu_98_reg[9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_98[8]_i_5 
       (.I0(x_fu_98_reg[8]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_98_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\x_fu_98_reg[0]_i_3_n_5 ,\x_fu_98_reg[0]_i_3_n_6 ,\x_fu_98_reg[0]_i_3_n_7 ,\x_fu_98_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(O),
        .S({ap_sig_allocacmp_x_5[3:1],\x_fu_98[0]_i_8_n_5 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_98_reg[4]_i_1 
       (.CI(\x_fu_98_reg[0]_i_3_n_5 ),
        .CO({\x_fu_98_reg[4]_i_1_n_5 ,\x_fu_98_reg[4]_i_1_n_6 ,\x_fu_98_reg[4]_i_1_n_7 ,\x_fu_98_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_98_reg[7] ),
        .S(ap_sig_allocacmp_x_5[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_98_reg[8]_i_1 
       (.CI(\x_fu_98_reg[4]_i_1_n_5 ),
        .CO({\NLW_x_fu_98_reg[8]_i_1_CO_UNCONNECTED [3],\x_fu_98_reg[8]_i_1_n_6 ,\x_fu_98_reg[8]_i_1_n_7 ,\x_fu_98_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_98_reg[11] ),
        .S(ap_sig_allocacmp_x_5[11:8]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_34
   (\sof_2_reg_163_reg[0] ,
    ap_block_pp0_stage0_subdone,
    D,
    \icmp_ln664_reg_380_pp0_iter1_reg_reg[0] ,
    E,
    SR,
    S,
    \j_fu_100_reg[9] ,
    \j_fu_100_reg[9]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    \sof_2_reg_163_reg[0]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
    sof_reg_106,
    CO,
    Q,
    \ap_CS_fsm_reg[3] ,
    m_axis_video_TREADY_int_regslice,
    \ap_CS_fsm_reg[4] ,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg,
    \icmp_ln664_reg_380_reg[0] ,
    stream_out_hresampled_empty_n,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[4]_0 ,
    ap_enable_reg_pp0_iter2,
    \j_fu_100_reg[10] ,
    \axi_last_reg_384_reg[0] ,
    \icmp_ln664_reg_380_reg[0]_0 );
  output \sof_2_reg_163_reg[0] ;
  output ap_block_pp0_stage0_subdone;
  output [1:0]D;
  output \icmp_ln664_reg_380_pp0_iter1_reg_reg[0] ;
  output [0:0]E;
  output [0:0]SR;
  output [3:0]S;
  output [3:0]\j_fu_100_reg[9] ;
  output [10:0]\j_fu_100_reg[9]_0 ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \sof_2_reg_163_reg[0]_0 ;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  input sof_reg_106;
  input [0:0]CO;
  input [1:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input m_axis_video_TREADY_int_regslice;
  input \ap_CS_fsm_reg[4] ;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg;
  input \icmp_ln664_reg_380_reg[0] ;
  input stream_out_hresampled_empty_n;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[4]_0 ;
  input ap_enable_reg_pp0_iter2;
  input [10:0]\j_fu_100_reg[10] ;
  input [10:0]\axi_last_reg_384_reg[0] ;
  input [10:0]\icmp_ln664_reg_380_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[4]_i_2__0_n_5 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [8:1]ap_sig_allocacmp_j_1;
  wire [10:0]\axi_last_reg_384_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER;
  wire \icmp_ln664_reg_380_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln664_reg_380_reg[0] ;
  wire [10:0]\icmp_ln664_reg_380_reg[0]_0 ;
  wire \j_fu_100[10]_i_4_n_5 ;
  wire \j_fu_100[10]_i_5_n_5 ;
  wire \j_fu_100[6]_i_2_n_5 ;
  wire [10:0]\j_fu_100_reg[10] ;
  wire [3:0]\j_fu_100_reg[9] ;
  wire [10:0]\j_fu_100_reg[9]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire \sof_2_reg_163_reg[0] ;
  wire \sof_2_reg_163_reg[0]_0 ;
  wire sof_reg_106;
  wire stream_out_hresampled_empty_n;

  LUT6 #(
    .INIT(64'hF4F444F444444444)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(CO),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_done_cache),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF555D55500000000)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(\icmp_ln664_reg_380_pp0_iter1_reg_reg[0] ),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_done_cache),
        .O(\ap_CS_fsm[4]_i_2__0_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(\icmp_ln664_reg_380_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__5
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFF5DDDDD)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    axi_last_fu_229_p2_carry_i_1
       (.I0(\j_fu_100_reg[10] [9]),
        .I1(\axi_last_reg_384_reg[0] [9]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_100_reg[10] [10]),
        .I5(\axi_last_reg_384_reg[0] [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_229_p2_carry_i_2
       (.I0(\axi_last_reg_384_reg[0] [8]),
        .I1(ap_sig_allocacmp_j_1[8]),
        .I2(\axi_last_reg_384_reg[0] [7]),
        .I3(ap_sig_allocacmp_j_1[7]),
        .I4(ap_sig_allocacmp_j_1[6]),
        .I5(\axi_last_reg_384_reg[0] [6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_229_p2_carry_i_3
       (.I0(\axi_last_reg_384_reg[0] [5]),
        .I1(ap_sig_allocacmp_j_1[5]),
        .I2(\axi_last_reg_384_reg[0] [4]),
        .I3(ap_sig_allocacmp_j_1[4]),
        .I4(ap_sig_allocacmp_j_1[3]),
        .I5(\axi_last_reg_384_reg[0] [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    axi_last_fu_229_p2_carry_i_4
       (.I0(\axi_last_reg_384_reg[0] [2]),
        .I1(ap_sig_allocacmp_j_1[2]),
        .I2(\axi_last_reg_384_reg[0] [1]),
        .I3(ap_sig_allocacmp_j_1[1]),
        .I4(\j_fu_100_reg[9]_0 [0]),
        .I5(\axi_last_reg_384_reg[0] [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_i_1
       (.I0(CO),
        .I1(Q[0]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln664_fu_217_p2_carry_i_1
       (.I0(\j_fu_100_reg[10] [9]),
        .I1(\icmp_ln664_reg_380_reg[0]_0 [9]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_100_reg[10] [10]),
        .I5(\icmp_ln664_reg_380_reg[0]_0 [10]),
        .O(\j_fu_100_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln664_fu_217_p2_carry_i_10
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [3]),
        .O(ap_sig_allocacmp_j_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln664_fu_217_p2_carry_i_11
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [2]),
        .O(ap_sig_allocacmp_j_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln664_fu_217_p2_carry_i_12
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [1]),
        .O(ap_sig_allocacmp_j_1[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln664_fu_217_p2_carry_i_2
       (.I0(\icmp_ln664_reg_380_reg[0]_0 [8]),
        .I1(ap_sig_allocacmp_j_1[8]),
        .I2(\icmp_ln664_reg_380_reg[0]_0 [7]),
        .I3(ap_sig_allocacmp_j_1[7]),
        .I4(ap_sig_allocacmp_j_1[6]),
        .I5(\icmp_ln664_reg_380_reg[0]_0 [6]),
        .O(\j_fu_100_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln664_fu_217_p2_carry_i_3
       (.I0(\icmp_ln664_reg_380_reg[0]_0 [5]),
        .I1(ap_sig_allocacmp_j_1[5]),
        .I2(\icmp_ln664_reg_380_reg[0]_0 [4]),
        .I3(ap_sig_allocacmp_j_1[4]),
        .I4(ap_sig_allocacmp_j_1[3]),
        .I5(\icmp_ln664_reg_380_reg[0]_0 [3]),
        .O(\j_fu_100_reg[9] [1]));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    icmp_ln664_fu_217_p2_carry_i_4
       (.I0(\icmp_ln664_reg_380_reg[0]_0 [2]),
        .I1(ap_sig_allocacmp_j_1[2]),
        .I2(\icmp_ln664_reg_380_reg[0]_0 [1]),
        .I3(ap_sig_allocacmp_j_1[1]),
        .I4(\j_fu_100_reg[9]_0 [0]),
        .I5(\icmp_ln664_reg_380_reg[0]_0 [0]),
        .O(\j_fu_100_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln664_fu_217_p2_carry_i_5
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [8]),
        .O(ap_sig_allocacmp_j_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln664_fu_217_p2_carry_i_6
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [7]),
        .O(ap_sig_allocacmp_j_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln664_fu_217_p2_carry_i_7
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [6]),
        .O(ap_sig_allocacmp_j_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln664_fu_217_p2_carry_i_8
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [5]),
        .O(ap_sig_allocacmp_j_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln664_fu_217_p2_carry_i_9
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [4]),
        .O(ap_sig_allocacmp_j_1[4]));
  LUT6 #(
    .INIT(64'hFCFFA8AAA8AAA8AA)) 
    \icmp_ln664_reg_380[0]_i_1 
       (.I0(\icmp_ln664_reg_380_pp0_iter1_reg_reg[0] ),
        .I1(\icmp_ln664_reg_380_reg[0] ),
        .I2(stream_out_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[1]),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_100[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_100_reg[10] [0]),
        .O(\j_fu_100_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_100[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_100[10]_i_2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \j_fu_100[10]_i_3 
       (.I0(\j_fu_100[10]_i_4_n_5 ),
        .I1(\j_fu_100_reg[10] [9]),
        .I2(\j_fu_100_reg[10] [8]),
        .I3(\j_fu_100_reg[10] [7]),
        .I4(\j_fu_100_reg[10] [10]),
        .I5(\j_fu_100[10]_i_5_n_5 ),
        .O(\j_fu_100_reg[9]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_100[10]_i_4 
       (.I0(\j_fu_100_reg[10] [5]),
        .I1(\j_fu_100[6]_i_2_n_5 ),
        .I2(\j_fu_100_reg[10] [4]),
        .I3(\j_fu_100_reg[10] [6]),
        .O(\j_fu_100[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_fu_100[10]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_100[1]_i_1 
       (.I0(\j_fu_100_reg[10] [0]),
        .I1(\j_fu_100_reg[10] [1]),
        .I2(ap_loop_init_int),
        .O(\j_fu_100_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_fu_100[2]_i_1 
       (.I0(\j_fu_100_reg[10] [0]),
        .I1(\j_fu_100_reg[10] [1]),
        .I2(\j_fu_100_reg[10] [2]),
        .I3(ap_loop_init_int),
        .O(\j_fu_100_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \j_fu_100[3]_i_1 
       (.I0(\j_fu_100_reg[10] [2]),
        .I1(\j_fu_100_reg[10] [1]),
        .I2(\j_fu_100_reg[10] [0]),
        .I3(\j_fu_100_reg[10] [3]),
        .I4(ap_loop_init_int),
        .O(\j_fu_100_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \j_fu_100[4]_i_1 
       (.I0(\j_fu_100_reg[10] [3]),
        .I1(\j_fu_100_reg[10] [0]),
        .I2(\j_fu_100_reg[10] [1]),
        .I3(\j_fu_100_reg[10] [2]),
        .I4(\j_fu_100_reg[10] [4]),
        .I5(\j_fu_100[10]_i_5_n_5 ),
        .O(\j_fu_100_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \j_fu_100[5]_i_1 
       (.I0(\j_fu_100_reg[10] [4]),
        .I1(\j_fu_100[6]_i_2_n_5 ),
        .I2(\j_fu_100_reg[10] [5]),
        .I3(ap_loop_init_int),
        .O(\j_fu_100_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \j_fu_100[6]_i_1 
       (.I0(\j_fu_100_reg[10] [5]),
        .I1(\j_fu_100[6]_i_2_n_5 ),
        .I2(\j_fu_100_reg[10] [4]),
        .I3(\j_fu_100_reg[10] [6]),
        .I4(ap_loop_init_int),
        .O(\j_fu_100_reg[9]_0 [6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \j_fu_100[6]_i_2 
       (.I0(\j_fu_100_reg[10] [2]),
        .I1(\j_fu_100_reg[10] [1]),
        .I2(\j_fu_100_reg[10] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I5(\j_fu_100_reg[10] [3]),
        .O(\j_fu_100[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_fu_100[7]_i_1 
       (.I0(\j_fu_100[10]_i_4_n_5 ),
        .I1(\j_fu_100_reg[10] [7]),
        .I2(ap_loop_init_int),
        .O(\j_fu_100_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \j_fu_100[8]_i_1 
       (.I0(\j_fu_100_reg[10] [7]),
        .I1(\j_fu_100[10]_i_4_n_5 ),
        .I2(\j_fu_100_reg[10] [8]),
        .I3(ap_loop_init_int),
        .O(\j_fu_100_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \j_fu_100[9]_i_1 
       (.I0(\j_fu_100[10]_i_4_n_5 ),
        .I1(\j_fu_100_reg[10] [7]),
        .I2(\j_fu_100_reg[10] [8]),
        .I3(\j_fu_100_reg[10] [9]),
        .I4(ap_loop_init_int),
        .O(\j_fu_100_reg[9]_0 [9]));
  LUT6 #(
    .INIT(64'hA888888808888888)) 
    \sof_2_reg_163[0]_i_1 
       (.I0(\sof_2_reg_163_reg[0]_0 ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER),
        .I2(ap_loop_init_int),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(sof_reg_106),
        .O(\sof_2_reg_163_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_60
   (\icmp_ln545_reg_353_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
    ap_rst_n_0,
    s_axis_video_TREADY_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_1,
    SR,
    D,
    \j_fu_96_reg[9] ,
    S,
    \ap_CS_fsm_reg[5] ,
    \icmp_ln545_reg_353_reg[0]_0 ,
    empty_n_reg,
    p_6_in_2,
    full_n_reg,
    p_9_in,
    push,
    full_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_177_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \eol_reg_177_reg[0]_0 ,
    \eol_reg_177_reg[0]_1 ,
    ap_rst_n,
    CO,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
    \data_p1_reg[0] ,
    \data_p1_reg[0]_0 ,
    Q,
    \addr[3]_i_2 ,
    \addr[3]_i_2_0 ,
    ap_done_cache_reg_0,
    stream_in_full_n,
    \mOutPtr_reg[4] ,
    sof_reg_150,
    \j_fu_96_reg[10] ,
    icmp_ln545_fu_217_p2_carry,
    stream_in_empty_n,
    v_hcresampler_core_1_U0_stream_in_read);
  output \icmp_ln545_reg_353_reg[0] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  output ap_rst_n_0;
  output s_axis_video_TREADY_int_regslice;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  output AXIvideo2MultiPixStream_U0_stream_in_write;
  output [0:0]E;
  output [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_1;
  output [0:0]SR;
  output [1:0]D;
  output [10:0]\j_fu_96_reg[9] ;
  output [3:0]S;
  output \ap_CS_fsm_reg[5] ;
  output \icmp_ln545_reg_353_reg[0]_0 ;
  output [0:0]empty_n_reg;
  output p_6_in_2;
  output full_n_reg;
  output p_9_in;
  output push;
  output full_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_177_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input \eol_reg_177_reg[0]_0 ;
  input \eol_reg_177_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]CO;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  input \data_p1_reg[0] ;
  input \data_p1_reg[0]_0 ;
  input [2:0]Q;
  input \addr[3]_i_2 ;
  input \addr[3]_i_2_0 ;
  input [0:0]ap_done_cache_reg_0;
  input stream_in_full_n;
  input \mOutPtr_reg[4] ;
  input sof_reg_150;
  input [10:0]\j_fu_96_reg[10] ;
  input [10:0]icmp_ln545_fu_217_p2_carry;
  input stream_in_empty_n;
  input v_hcresampler_core_1_U0_stream_in_read;

  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \addr[3]_i_2 ;
  wire \addr[3]_i_2_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire [0:0]ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[0]_0 ;
  wire [0:0]empty_n_reg;
  wire \eol_reg_177_reg[0] ;
  wire \eol_reg_177_reg[0]_0 ;
  wire \eol_reg_177_reg[0]_1 ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_1;
  wire [10:0]icmp_ln545_fu_217_p2_carry;
  wire icmp_ln545_fu_217_p2_carry_i_5_n_5;
  wire icmp_ln545_fu_217_p2_carry_i_6_n_5;
  wire icmp_ln545_fu_217_p2_carry_i_7_n_5;
  wire \icmp_ln545_reg_353_reg[0] ;
  wire \icmp_ln545_reg_353_reg[0]_0 ;
  wire \j_fu_96[10]_i_4_n_5 ;
  wire \j_fu_96[6]_i_2_n_5 ;
  wire [10:0]\j_fu_96_reg[10] ;
  wire [10:0]\j_fu_96_reg[9] ;
  wire \mOutPtr_reg[4] ;
  wire or_ln549_fu_229_p2__3;
  wire p_6_in_2;
  wire p_9_in;
  wire push;
  wire s_axis_video_TREADY_int_regslice;
  wire sof_reg_150;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_1_U0_stream_in_read;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(\eol_reg_177_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I4(stream_in_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'hEEEFEEEEEEEEEEEE)) 
    ack_in_t_i_2
       (.I0(\data_p1_reg[0] ),
        .I1(\data_p1_reg[0]_0 ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0),
        .O(s_axis_video_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \addr[0]_i_2__2 
       (.I0(stream_in_full_n),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_177_reg[0] ),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFF000000000000)) 
    \addr[1]_i_2__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(Q[1]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I3(stream_in_full_n),
        .I4(v_hcresampler_core_1_U0_stream_in_read),
        .I5(stream_in_empty_n),
        .O(p_6_in_2));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \addr[2]_i_2__1 
       (.I0(stream_in_full_n),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I2(Q[1]),
        .I3(\mOutPtr_reg[4] ),
        .I4(v_hcresampler_core_1_U0_stream_in_read),
        .I5(stream_in_empty_n),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h2222222222202222)) 
    \addr[3]_i_4 
       (.I0(\addr[3]_i_2 ),
        .I1(\addr[3]_i_2_0 ),
        .I2(ap_done_cache_reg_0),
        .I3(CO),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I5(or_ln549_fu_229_p2__3),
        .O(AXIvideo2MultiPixStream_U0_stream_in_write));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD1D0000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000400040004FFFF)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(or_ln549_fu_229_p2__3),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(CO),
        .I3(ap_done_cache_reg_0),
        .I4(stream_in_full_n),
        .I5(\mOutPtr_reg[4] ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFAFFCACC0A00CACC)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\eol_reg_177_reg[0]_0 ),
        .I1(\eol_reg_177_reg[0]_1 ),
        .I2(\eol_reg_177_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_loop_init),
        .I5(sof_reg_150),
        .O(or_ln549_fu_229_p2__3));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h5D08)) 
    ap_done_cache_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h808A8080)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I3(CO),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hDDDDFD5D)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(CO),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \axi_data_fu_100[23]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .O(E));
  LUT3 #(
    .INIT(8'h02)) 
    \axi_data_fu_100[23]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(CO),
        .I2(or_ln549_fu_229_p2__3),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFF754500003000)) 
    \eol_reg_177[0]_i_1 
       (.I0(ap_loop_init),
        .I1(\eol_reg_177_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\eol_reg_177_reg[0]_0 ),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I5(\eol_reg_177_reg[0]_1 ),
        .O(\icmp_ln545_reg_353_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln545_fu_217_p2_carry_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(\j_fu_96_reg[10] [9]),
        .I3(icmp_ln545_fu_217_p2_carry[9]),
        .I4(\j_fu_96_reg[10] [10]),
        .I5(icmp_ln545_fu_217_p2_carry[10]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln545_fu_217_p2_carry_i_2
       (.I0(icmp_ln545_fu_217_p2_carry_i_5_n_5),
        .I1(\j_fu_96_reg[10] [8]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(icmp_ln545_fu_217_p2_carry[8]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln545_fu_217_p2_carry_i_3
       (.I0(icmp_ln545_fu_217_p2_carry_i_6_n_5),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(\j_fu_96_reg[10] [5]),
        .I4(icmp_ln545_fu_217_p2_carry[5]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln545_fu_217_p2_carry_i_4
       (.I0(icmp_ln545_fu_217_p2_carry_i_7_n_5),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(\j_fu_96_reg[10] [2]),
        .I4(icmp_ln545_fu_217_p2_carry[2]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    icmp_ln545_fu_217_p2_carry_i_5
       (.I0(\j_fu_96_reg[10] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(icmp_ln545_fu_217_p2_carry[6]),
        .I4(\j_fu_96_reg[10] [7]),
        .I5(icmp_ln545_fu_217_p2_carry[7]),
        .O(icmp_ln545_fu_217_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln545_fu_217_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(\j_fu_96_reg[10] [3]),
        .I3(icmp_ln545_fu_217_p2_carry[3]),
        .I4(\j_fu_96_reg[10] [4]),
        .I5(icmp_ln545_fu_217_p2_carry[4]),
        .O(icmp_ln545_fu_217_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln545_fu_217_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(\j_fu_96_reg[10] [0]),
        .I3(icmp_ln545_fu_217_p2_carry[0]),
        .I4(\j_fu_96_reg[10] [1]),
        .I5(icmp_ln545_fu_217_p2_carry[1]),
        .O(icmp_ln545_fu_217_p2_carry_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln545_reg_353[0]_i_1 
       (.I0(CO),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I2(\eol_reg_177_reg[0] ),
        .O(\icmp_ln545_reg_353_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_96[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_96_reg[10] [0]),
        .O(\j_fu_96_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_96[10]_i_1 
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \j_fu_96[10]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \j_fu_96[10]_i_3 
       (.I0(\j_fu_96_reg[10] [9]),
        .I1(\j_fu_96_reg[10] [7]),
        .I2(\j_fu_96_reg[10] [8]),
        .I3(\j_fu_96[10]_i_4_n_5 ),
        .I4(\j_fu_96_reg[10] [10]),
        .I5(ap_loop_init),
        .O(\j_fu_96_reg[9] [10]));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \j_fu_96[10]_i_4 
       (.I0(\j_fu_96_reg[10] [5]),
        .I1(\j_fu_96[6]_i_2_n_5 ),
        .I2(\j_fu_96_reg[10] [4]),
        .I3(\j_fu_96_reg[10] [6]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(\j_fu_96[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_96[10]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_96[1]_i_1 
       (.I0(\j_fu_96_reg[10] [1]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [0]),
        .O(\j_fu_96_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_96[2]_i_1 
       (.I0(\j_fu_96_reg[10] [0]),
        .I1(\j_fu_96_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_96_reg[10] [2]),
        .O(\j_fu_96_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_96[3]_i_1 
       (.I0(\j_fu_96_reg[10] [1]),
        .I1(\j_fu_96_reg[10] [0]),
        .I2(\j_fu_96_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_96_reg[10] [3]),
        .O(\j_fu_96_reg[9] [3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \j_fu_96[4]_i_1 
       (.I0(\j_fu_96_reg[10] [3]),
        .I1(\j_fu_96_reg[10] [2]),
        .I2(\j_fu_96_reg[10] [0]),
        .I3(\j_fu_96_reg[10] [1]),
        .I4(\j_fu_96_reg[10] [4]),
        .I5(ap_loop_init),
        .O(\j_fu_96_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \j_fu_96[5]_i_1 
       (.I0(\j_fu_96_reg[10] [4]),
        .I1(\j_fu_96[6]_i_2_n_5 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_96_reg[10] [5]),
        .O(\j_fu_96_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \j_fu_96[6]_i_1 
       (.I0(\j_fu_96_reg[10] [5]),
        .I1(\j_fu_96[6]_i_2_n_5 ),
        .I2(\j_fu_96_reg[10] [4]),
        .I3(\j_fu_96_reg[10] [6]),
        .I4(ap_loop_init_int),
        .O(\j_fu_96_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_96[6]_i_2 
       (.I0(\j_fu_96_reg[10] [1]),
        .I1(\j_fu_96_reg[10] [0]),
        .I2(\j_fu_96_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I5(\j_fu_96_reg[10] [3]),
        .O(\j_fu_96[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_fu_96[7]_i_1 
       (.I0(\j_fu_96_reg[10] [7]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96[10]_i_4_n_5 ),
        .O(\j_fu_96_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_96[8]_i_1 
       (.I0(\j_fu_96[10]_i_4_n_5 ),
        .I1(\j_fu_96_reg[10] [7]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_96_reg[10] [8]),
        .O(\j_fu_96_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_96[9]_i_1 
       (.I0(\j_fu_96[10]_i_4_n_5 ),
        .I1(\j_fu_96_reg[10] [8]),
        .I2(\j_fu_96_reg[10] [7]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_96_reg[10] [9]),
        .O(\j_fu_96_reg[9] [9]));
  LUT6 #(
    .INIT(64'h8888888888788888)) 
    \mOutPtr[4]_i_1 
       (.I0(stream_in_empty_n),
        .I1(v_hcresampler_core_1_U0_stream_in_read),
        .I2(stream_in_full_n),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I4(Q[1]),
        .I5(\mOutPtr_reg[4] ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h0000070000000000)) 
    \mOutPtr[4]_i_4__0 
       (.I0(v_hcresampler_core_1_U0_stream_in_read),
        .I1(stream_in_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .I3(Q[1]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I5(stream_in_full_n),
        .O(p_9_in));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_61
   (\ap_CS_fsm_reg[6] ,
    E,
    D,
    \data_p1_reg[0] ,
    \data_p1_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg,
    \sof_reg_83_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
    ap_loop_init_int_reg_0,
    sof_reg_83,
    axi_data_13_fu_961,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    axi_last_fu_54,
    \sof_reg_83_reg[0]_0 );
  output \ap_CS_fsm_reg[6] ;
  output [0:0]E;
  output [1:0]D;
  output \data_p1_reg[0] ;
  output \data_p1_reg[0]_0 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg;
  output [0:0]\sof_reg_83_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  input [0:0]ap_loop_init_int_reg_0;
  input sof_reg_83;
  input axi_data_13_fu_961;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_fu_54;
  input \sof_reg_83_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ack_in_t_i_5_n_5;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_13_fu_961;
  wire axi_last_fu_54;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg;
  wire s_axis_video_TLAST_int_regslice;
  wire sof_reg_83;
  wire [0:0]\sof_reg_83_reg[0] ;
  wire \sof_reg_83_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0400000000000000)) 
    ack_in_t_i_3
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I4(ack_in_t_i_5_n_5),
        .I5(ap_loop_init_int_reg_0),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ack_in_t_i_5
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(sof_reg_83),
        .O(ack_in_t_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DF0000)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(sof_reg_83),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h75002000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(sof_reg_83),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_init_int),
        .I1(sof_reg_83),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7D75FDF5)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sof_reg_83),
        .I4(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \axi_data_13_fu_96[23]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sof_reg_83),
        .I4(Q[1]),
        .I5(axi_data_13_fu_961),
        .O(E));
  LUT6 #(
    .INIT(64'hAEFFFFFFA2000000)) 
    \axi_last_fu_54[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(sof_reg_83),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(axi_last_fu_54),
        .O(\data_p1_reg[0] ));
  LUT6 #(
    .INIT(64'hFF2FFF00FF20FF00)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(sof_reg_83),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_done_cache),
        .O(\sof_reg_83_reg[0] ));
  LUT4 #(
    .INIT(16'hFF8A)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(sof_reg_83),
        .I3(Q[0]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hAECCCCCC)) 
    \sof_reg_83[0]_i_1 
       (.I0(\sof_reg_83_reg[0]_0 ),
        .I1(sof_reg_83),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .O(\data_p1_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_62
   (ap_loop_init_int_reg_0,
    axi_data_13_fu_961,
    \ap_CS_fsm_reg[9] ,
    D,
    ap_NS_fsm1,
    \data_p1_reg[0] ,
    \sof_reg_150_reg[0] ,
    \axi_last_reg_84_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_loop_init_int_reg_1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    axi_last_reg_84,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    sof_reg_150);
  output ap_loop_init_int_reg_0;
  output axi_data_13_fu_961;
  output \ap_CS_fsm_reg[9] ;
  output [1:0]D;
  output ap_NS_fsm1;
  output \data_p1_reg[0] ;
  output \sof_reg_150_reg[0] ;
  output \axi_last_reg_84_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input [0:0]ap_loop_init_int_reg_1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  input axi_last_reg_84;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input sof_reg_150;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_reg1;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_phi_mux_axi_last_phi_fu_87_p40_in;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_13_fu_961;
  wire axi_last_reg_84;
  wire \axi_last_reg_84_reg[0] ;
  wire \data_p1_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire sof_reg_150;
  wire \sof_reg_150_reg[0] ;

  LUT6 #(
    .INIT(64'h0080000000808080)) 
    ack_in_t_i_4
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I4(ap_loop_init_int_reg_0),
        .I5(axi_last_reg_84),
        .O(\ap_CS_fsm_reg[9] ));
  LUT5 #(
    .INIT(32'hFFFFC808)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(Q[2]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_phi_mux_axi_last_phi_fu_87_p40_in),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_done_cache),
        .I1(Q[2]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_phi_mux_axi_last_phi_fu_87_p40_in),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(axi_last_reg_84),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .O(ap_phi_mux_axi_last_phi_fu_87_p40_in));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    ap_done_cache_i_1__1
       (.I0(axi_last_reg_84),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDF55DF5FDF5FDF5)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(axi_last_reg_84),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I5(ap_loop_init_int_reg_1),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0800000A0808080)) 
    \axi_data_13_fu_96[23]_i_3 
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I4(ap_loop_init_int_reg_0),
        .I5(axi_last_reg_84),
        .O(axi_data_13_fu_961));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \axi_last_2_reg_164[0]_i_2 
       (.I0(ap_done_cache),
        .I1(Q[2]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_phi_mux_axi_last_phi_fu_87_p40_in),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFBFFFFFF08008800)) 
    \axi_last_reg_84[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(axi_last_reg_84),
        .O(\data_p1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFF10D0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_i_1
       (.I0(axi_last_reg_84),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I4(Q[1]),
        .O(\axi_last_reg_84_reg[0] ));
  LUT6 #(
    .INIT(64'h0EEE00EE0EEE0EEE)) 
    \sof_reg_150[0]_i_1 
       (.I0(sof_reg_150),
        .I1(Q[0]),
        .I2(ap_done_reg1),
        .I3(Q[2]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I5(ap_done_cache),
        .O(\sof_reg_150_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h8C80)) 
    \sof_reg_150[0]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(axi_last_reg_84),
        .O(ap_done_reg1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1
   (D,
    S,
    p_reg_reg,
    DI,
    mul_ln192_1_reg_770_reg,
    mul_ln192_1_reg_770_reg_0,
    mul_ln192_1_reg_770_reg_1,
    mul_ln192_1_reg_770_reg_2,
    mul_ln192_1_reg_770_reg_3,
    mul_ln192_1_reg_770_reg_4,
    mul_ln192_1_reg_770_reg_5,
    mul_ln192_1_reg_770_reg_6,
    mul_ln192_1_reg_770_reg_7,
    mul_ln192_1_reg_770_reg_8,
    mul_ln192_1_reg_770_reg_9,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    K12_read,
    stream_in_hresampled_dout,
    Q,
    P,
    \Rres_reg_816_reg[13] );
  output [19:0]D;
  output [0:0]S;
  output [3:0]p_reg_reg;
  output [3:0]DI;
  output [0:0]mul_ln192_1_reg_770_reg;
  output [2:0]mul_ln192_1_reg_770_reg_0;
  output [3:0]mul_ln192_1_reg_770_reg_1;
  output [3:0]mul_ln192_1_reg_770_reg_2;
  output [3:0]mul_ln192_1_reg_770_reg_3;
  output [3:0]mul_ln192_1_reg_770_reg_4;
  output [3:0]mul_ln192_1_reg_770_reg_5;
  output [3:0]mul_ln192_1_reg_770_reg_6;
  output [3:0]mul_ln192_1_reg_770_reg_7;
  output [3:0]mul_ln192_1_reg_770_reg_8;
  output [3:0]mul_ln192_1_reg_770_reg_9;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]K12_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]Q;
  input [23:0]P;
  input [23:0]\Rres_reg_816_reg[13] ;

  wire [19:0]D;
  wire [3:0]DI;
  wire [15:0]K12_read;
  wire [23:0]P;
  wire [9:0]Q;
  wire [23:0]\Rres_reg_816_reg[13] ;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]mul_ln192_1_reg_770_reg;
  wire [2:0]mul_ln192_1_reg_770_reg_0;
  wire [3:0]mul_ln192_1_reg_770_reg_1;
  wire [3:0]mul_ln192_1_reg_770_reg_2;
  wire [3:0]mul_ln192_1_reg_770_reg_3;
  wire [3:0]mul_ln192_1_reg_770_reg_4;
  wire [3:0]mul_ln192_1_reg_770_reg_5;
  wire [3:0]mul_ln192_1_reg_770_reg_6;
  wire [3:0]mul_ln192_1_reg_770_reg_7;
  wire [3:0]mul_ln192_1_reg_770_reg_8;
  wire [3:0]mul_ln192_1_reg_770_reg_9;
  wire [3:0]p_reg_reg;
  wire [7:0]stream_in_hresampled_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_28 bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_U
       (.D(D),
        .DI(DI),
        .K12_read(K12_read),
        .P(P),
        .Q(Q),
        .\Rres_reg_816_reg[13] (\Rres_reg_816_reg[13] ),
        .S(S),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .mul_ln192_1_reg_770_reg(mul_ln192_1_reg_770_reg),
        .mul_ln192_1_reg_770_reg_0(mul_ln192_1_reg_770_reg_0),
        .mul_ln192_1_reg_770_reg_1(mul_ln192_1_reg_770_reg_1),
        .mul_ln192_1_reg_770_reg_2(mul_ln192_1_reg_770_reg_2),
        .mul_ln192_1_reg_770_reg_3(mul_ln192_1_reg_770_reg_3),
        .mul_ln192_1_reg_770_reg_4(mul_ln192_1_reg_770_reg_4),
        .mul_ln192_1_reg_770_reg_5(mul_ln192_1_reg_770_reg_5),
        .mul_ln192_1_reg_770_reg_6(mul_ln192_1_reg_770_reg_6),
        .mul_ln192_1_reg_770_reg_7(mul_ln192_1_reg_770_reg_7),
        .mul_ln192_1_reg_770_reg_8(mul_ln192_1_reg_770_reg_8),
        .mul_ln192_1_reg_770_reg_9(mul_ln192_1_reg_770_reg_9),
        .p_reg_reg_0(p_reg_reg),
        .stream_in_hresampled_dout(stream_in_hresampled_dout));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_25
   (D,
    S,
    p_reg_reg,
    DI,
    mul_ln194_1_reg_782_reg,
    mul_ln194_1_reg_782_reg_0,
    mul_ln194_1_reg_782_reg_1,
    mul_ln194_1_reg_782_reg_2,
    mul_ln194_1_reg_782_reg_3,
    mul_ln194_1_reg_782_reg_4,
    mul_ln194_1_reg_782_reg_5,
    mul_ln194_1_reg_782_reg_6,
    mul_ln194_1_reg_782_reg_7,
    mul_ln194_1_reg_782_reg_8,
    mul_ln194_1_reg_782_reg_9,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    K22_read,
    stream_in_hresampled_dout,
    p_reg_reg_0,
    P,
    \Gres_reg_832_reg[13] );
  output [19:0]D;
  output [0:0]S;
  output [3:0]p_reg_reg;
  output [3:0]DI;
  output [0:0]mul_ln194_1_reg_782_reg;
  output [2:0]mul_ln194_1_reg_782_reg_0;
  output [3:0]mul_ln194_1_reg_782_reg_1;
  output [3:0]mul_ln194_1_reg_782_reg_2;
  output [3:0]mul_ln194_1_reg_782_reg_3;
  output [3:0]mul_ln194_1_reg_782_reg_4;
  output [3:0]mul_ln194_1_reg_782_reg_5;
  output [3:0]mul_ln194_1_reg_782_reg_6;
  output [3:0]mul_ln194_1_reg_782_reg_7;
  output [3:0]mul_ln194_1_reg_782_reg_8;
  output [3:0]mul_ln194_1_reg_782_reg_9;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]K22_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]p_reg_reg_0;
  input [23:0]P;
  input [23:0]\Gres_reg_832_reg[13] ;

  wire [19:0]D;
  wire [3:0]DI;
  wire [23:0]\Gres_reg_832_reg[13] ;
  wire [15:0]K22_read;
  wire [23:0]P;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]mul_ln194_1_reg_782_reg;
  wire [2:0]mul_ln194_1_reg_782_reg_0;
  wire [3:0]mul_ln194_1_reg_782_reg_1;
  wire [3:0]mul_ln194_1_reg_782_reg_2;
  wire [3:0]mul_ln194_1_reg_782_reg_3;
  wire [3:0]mul_ln194_1_reg_782_reg_4;
  wire [3:0]mul_ln194_1_reg_782_reg_5;
  wire [3:0]mul_ln194_1_reg_782_reg_6;
  wire [3:0]mul_ln194_1_reg_782_reg_7;
  wire [3:0]mul_ln194_1_reg_782_reg_8;
  wire [3:0]mul_ln194_1_reg_782_reg_9;
  wire [3:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire [7:0]stream_in_hresampled_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_27 bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_U
       (.D(D),
        .DI(DI),
        .\Gres_reg_832_reg[13] (\Gres_reg_832_reg[13] ),
        .K22_read(K22_read),
        .P(P),
        .S(S),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .mul_ln194_1_reg_782_reg(mul_ln194_1_reg_782_reg),
        .mul_ln194_1_reg_782_reg_0(mul_ln194_1_reg_782_reg_0),
        .mul_ln194_1_reg_782_reg_1(mul_ln194_1_reg_782_reg_1),
        .mul_ln194_1_reg_782_reg_2(mul_ln194_1_reg_782_reg_2),
        .mul_ln194_1_reg_782_reg_3(mul_ln194_1_reg_782_reg_3),
        .mul_ln194_1_reg_782_reg_4(mul_ln194_1_reg_782_reg_4),
        .mul_ln194_1_reg_782_reg_5(mul_ln194_1_reg_782_reg_5),
        .mul_ln194_1_reg_782_reg_6(mul_ln194_1_reg_782_reg_6),
        .mul_ln194_1_reg_782_reg_7(mul_ln194_1_reg_782_reg_7),
        .mul_ln194_1_reg_782_reg_8(mul_ln194_1_reg_782_reg_8),
        .mul_ln194_1_reg_782_reg_9(mul_ln194_1_reg_782_reg_9),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .stream_in_hresampled_dout(stream_in_hresampled_dout));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_26
   (D,
    ap_block_pp0_stage0_subdone,
    S,
    p_reg_reg,
    DI,
    mul_ln196_1_reg_794_reg,
    mul_ln196_1_reg_794_reg_0,
    mul_ln196_1_reg_794_reg_1,
    mul_ln196_1_reg_794_reg_2,
    mul_ln196_1_reg_794_reg_3,
    mul_ln196_1_reg_794_reg_4,
    mul_ln196_1_reg_794_reg_5,
    mul_ln196_1_reg_794_reg_6,
    mul_ln196_1_reg_794_reg_7,
    mul_ln196_1_reg_794_reg_8,
    mul_ln196_1_reg_794_reg_9,
    ap_clk,
    K32_read,
    stream_in_hresampled_dout,
    p_reg_reg_0,
    P,
    \Bres_reg_848_reg[13] ,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    ap_enable_reg_pp0_iter6,
    stream_csc_full_n);
  output [19:0]D;
  output ap_block_pp0_stage0_subdone;
  output [0:0]S;
  output [3:0]p_reg_reg;
  output [3:0]DI;
  output [0:0]mul_ln196_1_reg_794_reg;
  output [2:0]mul_ln196_1_reg_794_reg_0;
  output [3:0]mul_ln196_1_reg_794_reg_1;
  output [3:0]mul_ln196_1_reg_794_reg_2;
  output [3:0]mul_ln196_1_reg_794_reg_3;
  output [3:0]mul_ln196_1_reg_794_reg_4;
  output [3:0]mul_ln196_1_reg_794_reg_5;
  output [3:0]mul_ln196_1_reg_794_reg_6;
  output [3:0]mul_ln196_1_reg_794_reg_7;
  output [3:0]mul_ln196_1_reg_794_reg_8;
  output [3:0]mul_ln196_1_reg_794_reg_9;
  input ap_clk;
  input [15:0]K32_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]p_reg_reg_0;
  input [23:0]P;
  input [23:0]\Bres_reg_848_reg[13] ;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input ap_enable_reg_pp0_iter6;
  input stream_csc_full_n;

  wire [23:0]\Bres_reg_848_reg[13] ;
  wire [19:0]D;
  wire [3:0]DI;
  wire [15:0]K32_read;
  wire [23:0]P;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter6;
  wire [0:0]mul_ln196_1_reg_794_reg;
  wire [2:0]mul_ln196_1_reg_794_reg_0;
  wire [3:0]mul_ln196_1_reg_794_reg_1;
  wire [3:0]mul_ln196_1_reg_794_reg_2;
  wire [3:0]mul_ln196_1_reg_794_reg_3;
  wire [3:0]mul_ln196_1_reg_794_reg_4;
  wire [3:0]mul_ln196_1_reg_794_reg_5;
  wire [3:0]mul_ln196_1_reg_794_reg_6;
  wire [3:0]mul_ln196_1_reg_794_reg_7;
  wire [3:0]mul_ln196_1_reg_794_reg_8;
  wire [3:0]mul_ln196_1_reg_794_reg_9;
  wire [3:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire stream_csc_full_n;
  wire [7:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0 bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_U
       (.\Bres_reg_848_reg[13] (\Bres_reg_848_reg[13] ),
        .D(D),
        .DI(DI),
        .K32_read(K32_read),
        .P(P),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_block_pp0_stage0_subdone),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .mul_ln196_1_reg_794_reg(mul_ln196_1_reg_794_reg),
        .mul_ln196_1_reg_794_reg_0(mul_ln196_1_reg_794_reg_0),
        .mul_ln196_1_reg_794_reg_1(mul_ln196_1_reg_794_reg_1),
        .mul_ln196_1_reg_794_reg_2(mul_ln196_1_reg_794_reg_2),
        .mul_ln196_1_reg_794_reg_3(mul_ln196_1_reg_794_reg_3),
        .mul_ln196_1_reg_794_reg_4(mul_ln196_1_reg_794_reg_4),
        .mul_ln196_1_reg_794_reg_5(mul_ln196_1_reg_794_reg_5),
        .mul_ln196_1_reg_794_reg_6(mul_ln196_1_reg_794_reg_6),
        .mul_ln196_1_reg_794_reg_7(mul_ln196_1_reg_794_reg_7),
        .mul_ln196_1_reg_794_reg_8(mul_ln196_1_reg_794_reg_8),
        .mul_ln196_1_reg_794_reg_9(mul_ln196_1_reg_794_reg_9),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_dout(stream_in_hresampled_dout),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0
   (D,
    ap_enable_reg_pp0_iter1_reg,
    S,
    p_reg_reg_0,
    DI,
    mul_ln196_1_reg_794_reg,
    mul_ln196_1_reg_794_reg_0,
    mul_ln196_1_reg_794_reg_1,
    mul_ln196_1_reg_794_reg_2,
    mul_ln196_1_reg_794_reg_3,
    mul_ln196_1_reg_794_reg_4,
    mul_ln196_1_reg_794_reg_5,
    mul_ln196_1_reg_794_reg_6,
    mul_ln196_1_reg_794_reg_7,
    mul_ln196_1_reg_794_reg_8,
    mul_ln196_1_reg_794_reg_9,
    ap_clk,
    K32_read,
    stream_in_hresampled_dout,
    p_reg_reg_1,
    P,
    \Bres_reg_848_reg[13] ,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    ap_enable_reg_pp0_iter6,
    stream_csc_full_n);
  output [19:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]S;
  output [3:0]p_reg_reg_0;
  output [3:0]DI;
  output [0:0]mul_ln196_1_reg_794_reg;
  output [2:0]mul_ln196_1_reg_794_reg_0;
  output [3:0]mul_ln196_1_reg_794_reg_1;
  output [3:0]mul_ln196_1_reg_794_reg_2;
  output [3:0]mul_ln196_1_reg_794_reg_3;
  output [3:0]mul_ln196_1_reg_794_reg_4;
  output [3:0]mul_ln196_1_reg_794_reg_5;
  output [3:0]mul_ln196_1_reg_794_reg_6;
  output [3:0]mul_ln196_1_reg_794_reg_7;
  output [3:0]mul_ln196_1_reg_794_reg_8;
  output [3:0]mul_ln196_1_reg_794_reg_9;
  input ap_clk;
  input [15:0]K32_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]p_reg_reg_1;
  input [23:0]P;
  input [23:0]\Bres_reg_848_reg[13] ;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input ap_enable_reg_pp0_iter6;
  input stream_csc_full_n;

  wire [23:0]\Bres_reg_848_reg[13] ;
  wire [19:0]D;
  wire [3:0]DI;
  wire [15:0]K32_read;
  wire [23:0]P;
  wire [0:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter6;
  wire [0:0]mul_ln196_1_reg_794_reg;
  wire [2:0]mul_ln196_1_reg_794_reg_0;
  wire [3:0]mul_ln196_1_reg_794_reg_1;
  wire [3:0]mul_ln196_1_reg_794_reg_2;
  wire [3:0]mul_ln196_1_reg_794_reg_3;
  wire [3:0]mul_ln196_1_reg_794_reg_4;
  wire [3:0]mul_ln196_1_reg_794_reg_5;
  wire [3:0]mul_ln196_1_reg_794_reg_6;
  wire [3:0]mul_ln196_1_reg_794_reg_7;
  wire [3:0]mul_ln196_1_reg_794_reg_8;
  wire [3:0]mul_ln196_1_reg_794_reg_9;
  wire [3:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire stream_csc_full_n;
  wire [7:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__0_i_1
       (.I0(\Bres_reg_848_reg[13] [6]),
        .I1(D[6]),
        .I2(P[6]),
        .O(mul_ln196_1_reg_794_reg_2[3]));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__0_i_2
       (.I0(\Bres_reg_848_reg[13] [5]),
        .I1(D[5]),
        .I2(P[5]),
        .O(mul_ln196_1_reg_794_reg_2[2]));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__0_i_3
       (.I0(\Bres_reg_848_reg[13] [4]),
        .I1(D[4]),
        .I2(P[4]),
        .O(mul_ln196_1_reg_794_reg_2[1]));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__0_i_4
       (.I0(\Bres_reg_848_reg[13] [3]),
        .I1(D[3]),
        .I2(P[3]),
        .O(mul_ln196_1_reg_794_reg_2[0]));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__0_i_5
       (.I0(\Bres_reg_848_reg[13] [7]),
        .I1(D[7]),
        .I2(P[7]),
        .I3(mul_ln196_1_reg_794_reg_2[3]),
        .O(mul_ln196_1_reg_794_reg_3[3]));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__0_i_6
       (.I0(\Bres_reg_848_reg[13] [6]),
        .I1(D[6]),
        .I2(P[6]),
        .I3(mul_ln196_1_reg_794_reg_2[2]),
        .O(mul_ln196_1_reg_794_reg_3[2]));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__0_i_7
       (.I0(\Bres_reg_848_reg[13] [5]),
        .I1(D[5]),
        .I2(P[5]),
        .I3(mul_ln196_1_reg_794_reg_2[1]),
        .O(mul_ln196_1_reg_794_reg_3[1]));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__0_i_8
       (.I0(\Bres_reg_848_reg[13] [4]),
        .I1(D[4]),
        .I2(P[4]),
        .I3(mul_ln196_1_reg_794_reg_2[0]),
        .O(mul_ln196_1_reg_794_reg_3[0]));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__1_i_1
       (.I0(\Bres_reg_848_reg[13] [10]),
        .I1(D[10]),
        .I2(P[10]),
        .O(mul_ln196_1_reg_794_reg_4[3]));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__1_i_2
       (.I0(\Bres_reg_848_reg[13] [9]),
        .I1(D[9]),
        .I2(P[9]),
        .O(mul_ln196_1_reg_794_reg_4[2]));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__1_i_3
       (.I0(\Bres_reg_848_reg[13] [8]),
        .I1(D[8]),
        .I2(P[8]),
        .O(mul_ln196_1_reg_794_reg_4[1]));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__1_i_4
       (.I0(\Bres_reg_848_reg[13] [7]),
        .I1(D[7]),
        .I2(P[7]),
        .O(mul_ln196_1_reg_794_reg_4[0]));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__1_i_5
       (.I0(\Bres_reg_848_reg[13] [11]),
        .I1(D[11]),
        .I2(P[11]),
        .I3(mul_ln196_1_reg_794_reg_4[3]),
        .O(mul_ln196_1_reg_794_reg_5[3]));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__1_i_6
       (.I0(\Bres_reg_848_reg[13] [10]),
        .I1(D[10]),
        .I2(P[10]),
        .I3(mul_ln196_1_reg_794_reg_4[2]),
        .O(mul_ln196_1_reg_794_reg_5[2]));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__1_i_7
       (.I0(\Bres_reg_848_reg[13] [9]),
        .I1(D[9]),
        .I2(P[9]),
        .I3(mul_ln196_1_reg_794_reg_4[1]),
        .O(mul_ln196_1_reg_794_reg_5[1]));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__1_i_8
       (.I0(\Bres_reg_848_reg[13] [8]),
        .I1(D[8]),
        .I2(P[8]),
        .I3(mul_ln196_1_reg_794_reg_4[0]),
        .O(mul_ln196_1_reg_794_reg_5[0]));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__2_i_1
       (.I0(\Bres_reg_848_reg[13] [14]),
        .I1(D[14]),
        .I2(P[14]),
        .O(mul_ln196_1_reg_794_reg_6[3]));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__2_i_2
       (.I0(\Bres_reg_848_reg[13] [13]),
        .I1(D[13]),
        .I2(P[13]),
        .O(mul_ln196_1_reg_794_reg_6[2]));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__2_i_3
       (.I0(\Bres_reg_848_reg[13] [12]),
        .I1(D[12]),
        .I2(P[12]),
        .O(mul_ln196_1_reg_794_reg_6[1]));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__2_i_4
       (.I0(\Bres_reg_848_reg[13] [11]),
        .I1(D[11]),
        .I2(P[11]),
        .O(mul_ln196_1_reg_794_reg_6[0]));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__2_i_5
       (.I0(\Bres_reg_848_reg[13] [15]),
        .I1(D[15]),
        .I2(P[15]),
        .I3(mul_ln196_1_reg_794_reg_6[3]),
        .O(mul_ln196_1_reg_794_reg_7[3]));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__2_i_6
       (.I0(\Bres_reg_848_reg[13] [14]),
        .I1(D[14]),
        .I2(P[14]),
        .I3(mul_ln196_1_reg_794_reg_6[2]),
        .O(mul_ln196_1_reg_794_reg_7[2]));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__2_i_7
       (.I0(\Bres_reg_848_reg[13] [13]),
        .I1(D[13]),
        .I2(P[13]),
        .I3(mul_ln196_1_reg_794_reg_6[1]),
        .O(mul_ln196_1_reg_794_reg_7[1]));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__2_i_8
       (.I0(\Bres_reg_848_reg[13] [12]),
        .I1(D[12]),
        .I2(P[12]),
        .I3(mul_ln196_1_reg_794_reg_6[0]),
        .O(mul_ln196_1_reg_794_reg_7[0]));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__3_i_1
       (.I0(\Bres_reg_848_reg[13] [18]),
        .I1(D[18]),
        .I2(P[18]),
        .O(mul_ln196_1_reg_794_reg_8[3]));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__3_i_2
       (.I0(\Bres_reg_848_reg[13] [17]),
        .I1(D[17]),
        .I2(P[17]),
        .O(mul_ln196_1_reg_794_reg_8[2]));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__3_i_3
       (.I0(\Bres_reg_848_reg[13] [16]),
        .I1(D[16]),
        .I2(P[16]),
        .O(mul_ln196_1_reg_794_reg_8[1]));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__3_i_4
       (.I0(\Bres_reg_848_reg[13] [15]),
        .I1(D[15]),
        .I2(P[15]),
        .O(mul_ln196_1_reg_794_reg_8[0]));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__3_i_5
       (.I0(\Bres_reg_848_reg[13] [19]),
        .I1(D[19]),
        .I2(P[19]),
        .I3(mul_ln196_1_reg_794_reg_8[3]),
        .O(mul_ln196_1_reg_794_reg_9[3]));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__3_i_6
       (.I0(\Bres_reg_848_reg[13] [18]),
        .I1(D[18]),
        .I2(P[18]),
        .I3(mul_ln196_1_reg_794_reg_8[2]),
        .O(mul_ln196_1_reg_794_reg_9[2]));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__3_i_7
       (.I0(\Bres_reg_848_reg[13] [17]),
        .I1(D[17]),
        .I2(P[17]),
        .I3(mul_ln196_1_reg_794_reg_8[1]),
        .O(mul_ln196_1_reg_794_reg_9[1]));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__3_i_8
       (.I0(\Bres_reg_848_reg[13] [16]),
        .I1(D[16]),
        .I2(P[16]),
        .I3(mul_ln196_1_reg_794_reg_8[0]),
        .O(mul_ln196_1_reg_794_reg_9[0]));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__4_i_1
       (.I0(\Bres_reg_848_reg[13] [22]),
        .I1(p_reg_reg_n_88),
        .I2(P[22]),
        .O(DI[3]));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__4_i_2
       (.I0(\Bres_reg_848_reg[13] [21]),
        .I1(p_reg_reg_n_89),
        .I2(P[21]),
        .O(DI[2]));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__4_i_3
       (.I0(\Bres_reg_848_reg[13] [20]),
        .I1(p_reg_reg_n_90),
        .I2(P[20]),
        .O(DI[1]));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry__4_i_4
       (.I0(\Bres_reg_848_reg[13] [19]),
        .I1(D[19]),
        .I2(P[19]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__4_i_5
       (.I0(DI[3]),
        .I1(p_reg_reg_n_87),
        .I2(\Bres_reg_848_reg[13] [23]),
        .I3(P[23]),
        .O(p_reg_reg_0[3]));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__4_i_6
       (.I0(\Bres_reg_848_reg[13] [22]),
        .I1(p_reg_reg_n_88),
        .I2(P[22]),
        .I3(DI[2]),
        .O(p_reg_reg_0[2]));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__4_i_7
       (.I0(\Bres_reg_848_reg[13] [21]),
        .I1(p_reg_reg_n_89),
        .I2(P[21]),
        .I3(DI[1]),
        .O(p_reg_reg_0[1]));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry__4_i_8
       (.I0(\Bres_reg_848_reg[13] [20]),
        .I1(p_reg_reg_n_90),
        .I2(P[20]),
        .I3(DI[0]),
        .O(p_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'h4D)) 
    add_ln196_2_fu_484_p2__0_carry__5_i_1
       (.I0(\Bres_reg_848_reg[13] [23]),
        .I1(p_reg_reg_n_87),
        .I2(P[23]),
        .O(mul_ln196_1_reg_794_reg));
  LUT4 #(
    .INIT(16'h4DB2)) 
    add_ln196_2_fu_484_p2__0_carry__5_i_2
       (.I0(P[23]),
        .I1(p_reg_reg_n_87),
        .I2(\Bres_reg_848_reg[13] [23]),
        .I3(p_reg_reg_n_86),
        .O(S));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry_i_1
       (.I0(\Bres_reg_848_reg[13] [2]),
        .I1(D[2]),
        .I2(P[2]),
        .O(mul_ln196_1_reg_794_reg_0[2]));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry_i_2
       (.I0(\Bres_reg_848_reg[13] [1]),
        .I1(D[1]),
        .I2(P[1]),
        .O(mul_ln196_1_reg_794_reg_0[1]));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln196_2_fu_484_p2__0_carry_i_3
       (.I0(\Bres_reg_848_reg[13] [0]),
        .I1(D[0]),
        .I2(P[0]),
        .O(mul_ln196_1_reg_794_reg_0[0]));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry_i_4
       (.I0(\Bres_reg_848_reg[13] [3]),
        .I1(D[3]),
        .I2(P[3]),
        .I3(mul_ln196_1_reg_794_reg_0[2]),
        .O(mul_ln196_1_reg_794_reg_1[3]));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry_i_5
       (.I0(\Bres_reg_848_reg[13] [2]),
        .I1(D[2]),
        .I2(P[2]),
        .I3(mul_ln196_1_reg_794_reg_0[1]),
        .O(mul_ln196_1_reg_794_reg_1[2]));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln196_2_fu_484_p2__0_carry_i_6
       (.I0(\Bres_reg_848_reg[13] [1]),
        .I1(D[1]),
        .I2(P[1]),
        .I3(mul_ln196_1_reg_794_reg_0[0]),
        .O(mul_ln196_1_reg_794_reg_1[1]));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    add_ln196_2_fu_484_p2__0_carry_i_7
       (.I0(\Bres_reg_848_reg[13] [0]),
        .I1(D[0]),
        .I2(P[0]),
        .O(mul_ln196_1_reg_794_reg_1[0]));
  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(stream_csc_full_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({K32_read[15],K32_read[15],K32_read}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_enable_reg_pp0_iter1_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_enable_reg_pp0_iter1_reg),
        .CEB2(ap_enable_reg_pp0_iter1_reg),
        .CEC(ap_enable_reg_pp0_iter1_reg),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_enable_reg_pp0_iter1_reg),
        .CEP(ap_enable_reg_pp0_iter1_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_27
   (D,
    S,
    p_reg_reg_0,
    DI,
    mul_ln194_1_reg_782_reg,
    mul_ln194_1_reg_782_reg_0,
    mul_ln194_1_reg_782_reg_1,
    mul_ln194_1_reg_782_reg_2,
    mul_ln194_1_reg_782_reg_3,
    mul_ln194_1_reg_782_reg_4,
    mul_ln194_1_reg_782_reg_5,
    mul_ln194_1_reg_782_reg_6,
    mul_ln194_1_reg_782_reg_7,
    mul_ln194_1_reg_782_reg_8,
    mul_ln194_1_reg_782_reg_9,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    K22_read,
    stream_in_hresampled_dout,
    p_reg_reg_1,
    P,
    \Gres_reg_832_reg[13] );
  output [19:0]D;
  output [0:0]S;
  output [3:0]p_reg_reg_0;
  output [3:0]DI;
  output [0:0]mul_ln194_1_reg_782_reg;
  output [2:0]mul_ln194_1_reg_782_reg_0;
  output [3:0]mul_ln194_1_reg_782_reg_1;
  output [3:0]mul_ln194_1_reg_782_reg_2;
  output [3:0]mul_ln194_1_reg_782_reg_3;
  output [3:0]mul_ln194_1_reg_782_reg_4;
  output [3:0]mul_ln194_1_reg_782_reg_5;
  output [3:0]mul_ln194_1_reg_782_reg_6;
  output [3:0]mul_ln194_1_reg_782_reg_7;
  output [3:0]mul_ln194_1_reg_782_reg_8;
  output [3:0]mul_ln194_1_reg_782_reg_9;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]K22_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]p_reg_reg_1;
  input [23:0]P;
  input [23:0]\Gres_reg_832_reg[13] ;

  wire [19:0]D;
  wire [3:0]DI;
  wire [23:0]\Gres_reg_832_reg[13] ;
  wire [15:0]K22_read;
  wire [23:0]P;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]mul_ln194_1_reg_782_reg;
  wire [2:0]mul_ln194_1_reg_782_reg_0;
  wire [3:0]mul_ln194_1_reg_782_reg_1;
  wire [3:0]mul_ln194_1_reg_782_reg_2;
  wire [3:0]mul_ln194_1_reg_782_reg_3;
  wire [3:0]mul_ln194_1_reg_782_reg_4;
  wire [3:0]mul_ln194_1_reg_782_reg_5;
  wire [3:0]mul_ln194_1_reg_782_reg_6;
  wire [3:0]mul_ln194_1_reg_782_reg_7;
  wire [3:0]mul_ln194_1_reg_782_reg_8;
  wire [3:0]mul_ln194_1_reg_782_reg_9;
  wire [3:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire [7:0]stream_in_hresampled_dout;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__0_i_1
       (.I0(\Gres_reg_832_reg[13] [6]),
        .I1(D[6]),
        .I2(P[6]),
        .O(mul_ln194_1_reg_782_reg_2[3]));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__0_i_2
       (.I0(\Gres_reg_832_reg[13] [5]),
        .I1(D[5]),
        .I2(P[5]),
        .O(mul_ln194_1_reg_782_reg_2[2]));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__0_i_3
       (.I0(\Gres_reg_832_reg[13] [4]),
        .I1(D[4]),
        .I2(P[4]),
        .O(mul_ln194_1_reg_782_reg_2[1]));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__0_i_4
       (.I0(\Gres_reg_832_reg[13] [3]),
        .I1(D[3]),
        .I2(P[3]),
        .O(mul_ln194_1_reg_782_reg_2[0]));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__0_i_5
       (.I0(\Gres_reg_832_reg[13] [7]),
        .I1(D[7]),
        .I2(P[7]),
        .I3(mul_ln194_1_reg_782_reg_2[3]),
        .O(mul_ln194_1_reg_782_reg_3[3]));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__0_i_6
       (.I0(\Gres_reg_832_reg[13] [6]),
        .I1(D[6]),
        .I2(P[6]),
        .I3(mul_ln194_1_reg_782_reg_2[2]),
        .O(mul_ln194_1_reg_782_reg_3[2]));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__0_i_7
       (.I0(\Gres_reg_832_reg[13] [5]),
        .I1(D[5]),
        .I2(P[5]),
        .I3(mul_ln194_1_reg_782_reg_2[1]),
        .O(mul_ln194_1_reg_782_reg_3[1]));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__0_i_8
       (.I0(\Gres_reg_832_reg[13] [4]),
        .I1(D[4]),
        .I2(P[4]),
        .I3(mul_ln194_1_reg_782_reg_2[0]),
        .O(mul_ln194_1_reg_782_reg_3[0]));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__1_i_1
       (.I0(\Gres_reg_832_reg[13] [10]),
        .I1(D[10]),
        .I2(P[10]),
        .O(mul_ln194_1_reg_782_reg_4[3]));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__1_i_2
       (.I0(\Gres_reg_832_reg[13] [9]),
        .I1(D[9]),
        .I2(P[9]),
        .O(mul_ln194_1_reg_782_reg_4[2]));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__1_i_3
       (.I0(\Gres_reg_832_reg[13] [8]),
        .I1(D[8]),
        .I2(P[8]),
        .O(mul_ln194_1_reg_782_reg_4[1]));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__1_i_4
       (.I0(\Gres_reg_832_reg[13] [7]),
        .I1(D[7]),
        .I2(P[7]),
        .O(mul_ln194_1_reg_782_reg_4[0]));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__1_i_5
       (.I0(\Gres_reg_832_reg[13] [11]),
        .I1(D[11]),
        .I2(P[11]),
        .I3(mul_ln194_1_reg_782_reg_4[3]),
        .O(mul_ln194_1_reg_782_reg_5[3]));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__1_i_6
       (.I0(\Gres_reg_832_reg[13] [10]),
        .I1(D[10]),
        .I2(P[10]),
        .I3(mul_ln194_1_reg_782_reg_4[2]),
        .O(mul_ln194_1_reg_782_reg_5[2]));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__1_i_7
       (.I0(\Gres_reg_832_reg[13] [9]),
        .I1(D[9]),
        .I2(P[9]),
        .I3(mul_ln194_1_reg_782_reg_4[1]),
        .O(mul_ln194_1_reg_782_reg_5[1]));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__1_i_8
       (.I0(\Gres_reg_832_reg[13] [8]),
        .I1(D[8]),
        .I2(P[8]),
        .I3(mul_ln194_1_reg_782_reg_4[0]),
        .O(mul_ln194_1_reg_782_reg_5[0]));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__2_i_1
       (.I0(\Gres_reg_832_reg[13] [14]),
        .I1(D[14]),
        .I2(P[14]),
        .O(mul_ln194_1_reg_782_reg_6[3]));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__2_i_2
       (.I0(\Gres_reg_832_reg[13] [13]),
        .I1(D[13]),
        .I2(P[13]),
        .O(mul_ln194_1_reg_782_reg_6[2]));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__2_i_3
       (.I0(\Gres_reg_832_reg[13] [12]),
        .I1(D[12]),
        .I2(P[12]),
        .O(mul_ln194_1_reg_782_reg_6[1]));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__2_i_4
       (.I0(\Gres_reg_832_reg[13] [11]),
        .I1(D[11]),
        .I2(P[11]),
        .O(mul_ln194_1_reg_782_reg_6[0]));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__2_i_5
       (.I0(\Gres_reg_832_reg[13] [15]),
        .I1(D[15]),
        .I2(P[15]),
        .I3(mul_ln194_1_reg_782_reg_6[3]),
        .O(mul_ln194_1_reg_782_reg_7[3]));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__2_i_6
       (.I0(\Gres_reg_832_reg[13] [14]),
        .I1(D[14]),
        .I2(P[14]),
        .I3(mul_ln194_1_reg_782_reg_6[2]),
        .O(mul_ln194_1_reg_782_reg_7[2]));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__2_i_7
       (.I0(\Gres_reg_832_reg[13] [13]),
        .I1(D[13]),
        .I2(P[13]),
        .I3(mul_ln194_1_reg_782_reg_6[1]),
        .O(mul_ln194_1_reg_782_reg_7[1]));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__2_i_8
       (.I0(\Gres_reg_832_reg[13] [12]),
        .I1(D[12]),
        .I2(P[12]),
        .I3(mul_ln194_1_reg_782_reg_6[0]),
        .O(mul_ln194_1_reg_782_reg_7[0]));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__3_i_1
       (.I0(\Gres_reg_832_reg[13] [18]),
        .I1(D[18]),
        .I2(P[18]),
        .O(mul_ln194_1_reg_782_reg_8[3]));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__3_i_2
       (.I0(\Gres_reg_832_reg[13] [17]),
        .I1(D[17]),
        .I2(P[17]),
        .O(mul_ln194_1_reg_782_reg_8[2]));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__3_i_3
       (.I0(\Gres_reg_832_reg[13] [16]),
        .I1(D[16]),
        .I2(P[16]),
        .O(mul_ln194_1_reg_782_reg_8[1]));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__3_i_4
       (.I0(\Gres_reg_832_reg[13] [15]),
        .I1(D[15]),
        .I2(P[15]),
        .O(mul_ln194_1_reg_782_reg_8[0]));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__3_i_5
       (.I0(\Gres_reg_832_reg[13] [19]),
        .I1(D[19]),
        .I2(P[19]),
        .I3(mul_ln194_1_reg_782_reg_8[3]),
        .O(mul_ln194_1_reg_782_reg_9[3]));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__3_i_6
       (.I0(\Gres_reg_832_reg[13] [18]),
        .I1(D[18]),
        .I2(P[18]),
        .I3(mul_ln194_1_reg_782_reg_8[2]),
        .O(mul_ln194_1_reg_782_reg_9[2]));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__3_i_7
       (.I0(\Gres_reg_832_reg[13] [17]),
        .I1(D[17]),
        .I2(P[17]),
        .I3(mul_ln194_1_reg_782_reg_8[1]),
        .O(mul_ln194_1_reg_782_reg_9[1]));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__3_i_8
       (.I0(\Gres_reg_832_reg[13] [16]),
        .I1(D[16]),
        .I2(P[16]),
        .I3(mul_ln194_1_reg_782_reg_8[0]),
        .O(mul_ln194_1_reg_782_reg_9[0]));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__4_i_1
       (.I0(\Gres_reg_832_reg[13] [22]),
        .I1(p_reg_reg_n_88),
        .I2(P[22]),
        .O(DI[3]));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__4_i_2
       (.I0(\Gres_reg_832_reg[13] [21]),
        .I1(p_reg_reg_n_89),
        .I2(P[21]),
        .O(DI[2]));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__4_i_3
       (.I0(\Gres_reg_832_reg[13] [20]),
        .I1(p_reg_reg_n_90),
        .I2(P[20]),
        .O(DI[1]));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry__4_i_4
       (.I0(\Gres_reg_832_reg[13] [19]),
        .I1(D[19]),
        .I2(P[19]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__4_i_5
       (.I0(DI[3]),
        .I1(p_reg_reg_n_87),
        .I2(\Gres_reg_832_reg[13] [23]),
        .I3(P[23]),
        .O(p_reg_reg_0[3]));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__4_i_6
       (.I0(\Gres_reg_832_reg[13] [22]),
        .I1(p_reg_reg_n_88),
        .I2(P[22]),
        .I3(DI[2]),
        .O(p_reg_reg_0[2]));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__4_i_7
       (.I0(\Gres_reg_832_reg[13] [21]),
        .I1(p_reg_reg_n_89),
        .I2(P[21]),
        .I3(DI[1]),
        .O(p_reg_reg_0[1]));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry__4_i_8
       (.I0(\Gres_reg_832_reg[13] [20]),
        .I1(p_reg_reg_n_90),
        .I2(P[20]),
        .I3(DI[0]),
        .O(p_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'h4D)) 
    add_ln194_2_fu_438_p2__0_carry__5_i_1
       (.I0(\Gres_reg_832_reg[13] [23]),
        .I1(p_reg_reg_n_87),
        .I2(P[23]),
        .O(mul_ln194_1_reg_782_reg));
  LUT4 #(
    .INIT(16'h4DB2)) 
    add_ln194_2_fu_438_p2__0_carry__5_i_2
       (.I0(P[23]),
        .I1(p_reg_reg_n_87),
        .I2(\Gres_reg_832_reg[13] [23]),
        .I3(p_reg_reg_n_86),
        .O(S));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry_i_1
       (.I0(\Gres_reg_832_reg[13] [2]),
        .I1(D[2]),
        .I2(P[2]),
        .O(mul_ln194_1_reg_782_reg_0[2]));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry_i_2
       (.I0(\Gres_reg_832_reg[13] [1]),
        .I1(D[1]),
        .I2(P[1]),
        .O(mul_ln194_1_reg_782_reg_0[1]));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln194_2_fu_438_p2__0_carry_i_3
       (.I0(\Gres_reg_832_reg[13] [0]),
        .I1(D[0]),
        .I2(P[0]),
        .O(mul_ln194_1_reg_782_reg_0[0]));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry_i_4
       (.I0(\Gres_reg_832_reg[13] [3]),
        .I1(D[3]),
        .I2(P[3]),
        .I3(mul_ln194_1_reg_782_reg_0[2]),
        .O(mul_ln194_1_reg_782_reg_1[3]));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry_i_5
       (.I0(\Gres_reg_832_reg[13] [2]),
        .I1(D[2]),
        .I2(P[2]),
        .I3(mul_ln194_1_reg_782_reg_0[1]),
        .O(mul_ln194_1_reg_782_reg_1[2]));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln194_2_fu_438_p2__0_carry_i_6
       (.I0(\Gres_reg_832_reg[13] [1]),
        .I1(D[1]),
        .I2(P[1]),
        .I3(mul_ln194_1_reg_782_reg_0[0]),
        .O(mul_ln194_1_reg_782_reg_1[1]));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h96)) 
    add_ln194_2_fu_438_p2__0_carry_i_7
       (.I0(\Gres_reg_832_reg[13] [0]),
        .I1(D[0]),
        .I2(P[0]),
        .O(mul_ln194_1_reg_782_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({K22_read[15],K22_read[15],K22_read}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_28
   (D,
    S,
    p_reg_reg_0,
    DI,
    mul_ln192_1_reg_770_reg,
    mul_ln192_1_reg_770_reg_0,
    mul_ln192_1_reg_770_reg_1,
    mul_ln192_1_reg_770_reg_2,
    mul_ln192_1_reg_770_reg_3,
    mul_ln192_1_reg_770_reg_4,
    mul_ln192_1_reg_770_reg_5,
    mul_ln192_1_reg_770_reg_6,
    mul_ln192_1_reg_770_reg_7,
    mul_ln192_1_reg_770_reg_8,
    mul_ln192_1_reg_770_reg_9,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    K12_read,
    stream_in_hresampled_dout,
    Q,
    P,
    \Rres_reg_816_reg[13] );
  output [19:0]D;
  output [0:0]S;
  output [3:0]p_reg_reg_0;
  output [3:0]DI;
  output [0:0]mul_ln192_1_reg_770_reg;
  output [2:0]mul_ln192_1_reg_770_reg_0;
  output [3:0]mul_ln192_1_reg_770_reg_1;
  output [3:0]mul_ln192_1_reg_770_reg_2;
  output [3:0]mul_ln192_1_reg_770_reg_3;
  output [3:0]mul_ln192_1_reg_770_reg_4;
  output [3:0]mul_ln192_1_reg_770_reg_5;
  output [3:0]mul_ln192_1_reg_770_reg_6;
  output [3:0]mul_ln192_1_reg_770_reg_7;
  output [3:0]mul_ln192_1_reg_770_reg_8;
  output [3:0]mul_ln192_1_reg_770_reg_9;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]K12_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]Q;
  input [23:0]P;
  input [23:0]\Rres_reg_816_reg[13] ;

  wire [19:0]D;
  wire [3:0]DI;
  wire [15:0]K12_read;
  wire [23:0]P;
  wire [9:0]Q;
  wire [23:0]\Rres_reg_816_reg[13] ;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]mul_ln192_1_reg_770_reg;
  wire [2:0]mul_ln192_1_reg_770_reg_0;
  wire [3:0]mul_ln192_1_reg_770_reg_1;
  wire [3:0]mul_ln192_1_reg_770_reg_2;
  wire [3:0]mul_ln192_1_reg_770_reg_3;
  wire [3:0]mul_ln192_1_reg_770_reg_4;
  wire [3:0]mul_ln192_1_reg_770_reg_5;
  wire [3:0]mul_ln192_1_reg_770_reg_6;
  wire [3:0]mul_ln192_1_reg_770_reg_7;
  wire [3:0]mul_ln192_1_reg_770_reg_8;
  wire [3:0]mul_ln192_1_reg_770_reg_9;
  wire [3:0]p_reg_reg_0;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire [7:0]stream_in_hresampled_dout;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__0_i_1
       (.I0(\Rres_reg_816_reg[13] [6]),
        .I1(D[6]),
        .I2(P[6]),
        .O(mul_ln192_1_reg_770_reg_2[3]));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__0_i_2
       (.I0(\Rres_reg_816_reg[13] [5]),
        .I1(D[5]),
        .I2(P[5]),
        .O(mul_ln192_1_reg_770_reg_2[2]));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__0_i_3
       (.I0(\Rres_reg_816_reg[13] [4]),
        .I1(D[4]),
        .I2(P[4]),
        .O(mul_ln192_1_reg_770_reg_2[1]));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__0_i_4
       (.I0(\Rres_reg_816_reg[13] [3]),
        .I1(D[3]),
        .I2(P[3]),
        .O(mul_ln192_1_reg_770_reg_2[0]));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__0_i_5
       (.I0(\Rres_reg_816_reg[13] [7]),
        .I1(D[7]),
        .I2(P[7]),
        .I3(mul_ln192_1_reg_770_reg_2[3]),
        .O(mul_ln192_1_reg_770_reg_3[3]));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__0_i_6
       (.I0(\Rres_reg_816_reg[13] [6]),
        .I1(D[6]),
        .I2(P[6]),
        .I3(mul_ln192_1_reg_770_reg_2[2]),
        .O(mul_ln192_1_reg_770_reg_3[2]));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__0_i_7
       (.I0(\Rres_reg_816_reg[13] [5]),
        .I1(D[5]),
        .I2(P[5]),
        .I3(mul_ln192_1_reg_770_reg_2[1]),
        .O(mul_ln192_1_reg_770_reg_3[1]));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__0_i_8
       (.I0(\Rres_reg_816_reg[13] [4]),
        .I1(D[4]),
        .I2(P[4]),
        .I3(mul_ln192_1_reg_770_reg_2[0]),
        .O(mul_ln192_1_reg_770_reg_3[0]));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__1_i_1
       (.I0(\Rres_reg_816_reg[13] [10]),
        .I1(D[10]),
        .I2(P[10]),
        .O(mul_ln192_1_reg_770_reg_4[3]));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__1_i_2
       (.I0(\Rres_reg_816_reg[13] [9]),
        .I1(D[9]),
        .I2(P[9]),
        .O(mul_ln192_1_reg_770_reg_4[2]));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__1_i_3
       (.I0(\Rres_reg_816_reg[13] [8]),
        .I1(D[8]),
        .I2(P[8]),
        .O(mul_ln192_1_reg_770_reg_4[1]));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__1_i_4
       (.I0(\Rres_reg_816_reg[13] [7]),
        .I1(D[7]),
        .I2(P[7]),
        .O(mul_ln192_1_reg_770_reg_4[0]));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__1_i_5
       (.I0(\Rres_reg_816_reg[13] [11]),
        .I1(D[11]),
        .I2(P[11]),
        .I3(mul_ln192_1_reg_770_reg_4[3]),
        .O(mul_ln192_1_reg_770_reg_5[3]));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__1_i_6
       (.I0(\Rres_reg_816_reg[13] [10]),
        .I1(D[10]),
        .I2(P[10]),
        .I3(mul_ln192_1_reg_770_reg_4[2]),
        .O(mul_ln192_1_reg_770_reg_5[2]));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__1_i_7
       (.I0(\Rres_reg_816_reg[13] [9]),
        .I1(D[9]),
        .I2(P[9]),
        .I3(mul_ln192_1_reg_770_reg_4[1]),
        .O(mul_ln192_1_reg_770_reg_5[1]));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__1_i_8
       (.I0(\Rres_reg_816_reg[13] [8]),
        .I1(D[8]),
        .I2(P[8]),
        .I3(mul_ln192_1_reg_770_reg_4[0]),
        .O(mul_ln192_1_reg_770_reg_5[0]));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__2_i_1
       (.I0(\Rres_reg_816_reg[13] [14]),
        .I1(D[14]),
        .I2(P[14]),
        .O(mul_ln192_1_reg_770_reg_6[3]));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__2_i_2
       (.I0(\Rres_reg_816_reg[13] [13]),
        .I1(D[13]),
        .I2(P[13]),
        .O(mul_ln192_1_reg_770_reg_6[2]));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__2_i_3
       (.I0(\Rres_reg_816_reg[13] [12]),
        .I1(D[12]),
        .I2(P[12]),
        .O(mul_ln192_1_reg_770_reg_6[1]));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__2_i_4
       (.I0(\Rres_reg_816_reg[13] [11]),
        .I1(D[11]),
        .I2(P[11]),
        .O(mul_ln192_1_reg_770_reg_6[0]));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__2_i_5
       (.I0(\Rres_reg_816_reg[13] [15]),
        .I1(D[15]),
        .I2(P[15]),
        .I3(mul_ln192_1_reg_770_reg_6[3]),
        .O(mul_ln192_1_reg_770_reg_7[3]));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__2_i_6
       (.I0(\Rres_reg_816_reg[13] [14]),
        .I1(D[14]),
        .I2(P[14]),
        .I3(mul_ln192_1_reg_770_reg_6[2]),
        .O(mul_ln192_1_reg_770_reg_7[2]));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__2_i_7
       (.I0(\Rres_reg_816_reg[13] [13]),
        .I1(D[13]),
        .I2(P[13]),
        .I3(mul_ln192_1_reg_770_reg_6[1]),
        .O(mul_ln192_1_reg_770_reg_7[1]));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__2_i_8
       (.I0(\Rres_reg_816_reg[13] [12]),
        .I1(D[12]),
        .I2(P[12]),
        .I3(mul_ln192_1_reg_770_reg_6[0]),
        .O(mul_ln192_1_reg_770_reg_7[0]));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__3_i_1
       (.I0(\Rres_reg_816_reg[13] [18]),
        .I1(D[18]),
        .I2(P[18]),
        .O(mul_ln192_1_reg_770_reg_8[3]));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__3_i_2
       (.I0(\Rres_reg_816_reg[13] [17]),
        .I1(D[17]),
        .I2(P[17]),
        .O(mul_ln192_1_reg_770_reg_8[2]));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__3_i_3
       (.I0(\Rres_reg_816_reg[13] [16]),
        .I1(D[16]),
        .I2(P[16]),
        .O(mul_ln192_1_reg_770_reg_8[1]));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__3_i_4
       (.I0(\Rres_reg_816_reg[13] [15]),
        .I1(D[15]),
        .I2(P[15]),
        .O(mul_ln192_1_reg_770_reg_8[0]));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__3_i_5
       (.I0(\Rres_reg_816_reg[13] [19]),
        .I1(D[19]),
        .I2(P[19]),
        .I3(mul_ln192_1_reg_770_reg_8[3]),
        .O(mul_ln192_1_reg_770_reg_9[3]));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__3_i_6
       (.I0(\Rres_reg_816_reg[13] [18]),
        .I1(D[18]),
        .I2(P[18]),
        .I3(mul_ln192_1_reg_770_reg_8[2]),
        .O(mul_ln192_1_reg_770_reg_9[2]));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__3_i_7
       (.I0(\Rres_reg_816_reg[13] [17]),
        .I1(D[17]),
        .I2(P[17]),
        .I3(mul_ln192_1_reg_770_reg_8[1]),
        .O(mul_ln192_1_reg_770_reg_9[1]));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__3_i_8
       (.I0(\Rres_reg_816_reg[13] [16]),
        .I1(D[16]),
        .I2(P[16]),
        .I3(mul_ln192_1_reg_770_reg_8[0]),
        .O(mul_ln192_1_reg_770_reg_9[0]));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__4_i_1
       (.I0(\Rres_reg_816_reg[13] [22]),
        .I1(p_reg_reg_n_88),
        .I2(P[22]),
        .O(DI[3]));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__4_i_2
       (.I0(\Rres_reg_816_reg[13] [21]),
        .I1(p_reg_reg_n_89),
        .I2(P[21]),
        .O(DI[2]));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__4_i_3
       (.I0(\Rres_reg_816_reg[13] [20]),
        .I1(p_reg_reg_n_90),
        .I2(P[20]),
        .O(DI[1]));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry__4_i_4
       (.I0(\Rres_reg_816_reg[13] [19]),
        .I1(D[19]),
        .I2(P[19]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__4_i_5
       (.I0(DI[3]),
        .I1(p_reg_reg_n_87),
        .I2(\Rres_reg_816_reg[13] [23]),
        .I3(P[23]),
        .O(p_reg_reg_0[3]));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__4_i_6
       (.I0(\Rres_reg_816_reg[13] [22]),
        .I1(p_reg_reg_n_88),
        .I2(P[22]),
        .I3(DI[2]),
        .O(p_reg_reg_0[2]));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__4_i_7
       (.I0(\Rres_reg_816_reg[13] [21]),
        .I1(p_reg_reg_n_89),
        .I2(P[21]),
        .I3(DI[1]),
        .O(p_reg_reg_0[1]));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry__4_i_8
       (.I0(\Rres_reg_816_reg[13] [20]),
        .I1(p_reg_reg_n_90),
        .I2(P[20]),
        .I3(DI[0]),
        .O(p_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'h4D)) 
    add_ln192_2_fu_392_p2__0_carry__5_i_1
       (.I0(\Rres_reg_816_reg[13] [23]),
        .I1(p_reg_reg_n_87),
        .I2(P[23]),
        .O(mul_ln192_1_reg_770_reg));
  LUT4 #(
    .INIT(16'h4DB2)) 
    add_ln192_2_fu_392_p2__0_carry__5_i_2
       (.I0(P[23]),
        .I1(p_reg_reg_n_87),
        .I2(\Rres_reg_816_reg[13] [23]),
        .I3(p_reg_reg_n_86),
        .O(S));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry_i_1
       (.I0(\Rres_reg_816_reg[13] [2]),
        .I1(D[2]),
        .I2(P[2]),
        .O(mul_ln192_1_reg_770_reg_0[2]));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry_i_2
       (.I0(\Rres_reg_816_reg[13] [1]),
        .I1(D[1]),
        .I2(P[1]),
        .O(mul_ln192_1_reg_770_reg_0[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln192_2_fu_392_p2__0_carry_i_3
       (.I0(\Rres_reg_816_reg[13] [0]),
        .I1(D[0]),
        .I2(P[0]),
        .O(mul_ln192_1_reg_770_reg_0[0]));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry_i_4
       (.I0(\Rres_reg_816_reg[13] [3]),
        .I1(D[3]),
        .I2(P[3]),
        .I3(mul_ln192_1_reg_770_reg_0[2]),
        .O(mul_ln192_1_reg_770_reg_1[3]));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry_i_5
       (.I0(\Rres_reg_816_reg[13] [2]),
        .I1(D[2]),
        .I2(P[2]),
        .I3(mul_ln192_1_reg_770_reg_0[1]),
        .O(mul_ln192_1_reg_770_reg_1[2]));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln192_2_fu_392_p2__0_carry_i_6
       (.I0(\Rres_reg_816_reg[13] [1]),
        .I1(D[1]),
        .I2(P[1]),
        .I3(mul_ln192_1_reg_770_reg_0[0]),
        .O(mul_ln192_1_reg_770_reg_1[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    add_ln192_2_fu_392_p2__0_carry_i_7
       (.I0(\Rres_reg_816_reg[13] [0]),
        .I1(D[0]),
        .I2(P[0]),
        .O(mul_ln192_1_reg_770_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({K12_read[15],K12_read[15],K12_read}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_reg_unsigned_short_s
   (E,
    \d_read_reg_22_reg[10]_0 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_height_c_empty_n,
    HwReg_width_c_empty_n,
    Q,
    \d_read_reg_22_reg[10]_1 ,
    ap_clk);
  output [0:0]E;
  output [10:0]\d_read_reg_22_reg[10]_0 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_height_c_empty_n;
  input HwReg_width_c_empty_n;
  input [1:0]Q;
  input [10:0]\d_read_reg_22_reg[10]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire [10:0]\d_read_reg_22_reg[10]_1 ;

  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \d_read_reg_22[10]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(HwReg_height_c_empty_n),
        .I2(HwReg_width_c_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(E));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [0]),
        .Q(\d_read_reg_22_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [10]),
        .Q(\d_read_reg_22_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [1]),
        .Q(\d_read_reg_22_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [2]),
        .Q(\d_read_reg_22_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [3]),
        .Q(\d_read_reg_22_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [4]),
        .Q(\d_read_reg_22_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [5]),
        .Q(\d_read_reg_22_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [6]),
        .Q(\d_read_reg_22_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [7]),
        .Q(\d_read_reg_22_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [8]),
        .Q(\d_read_reg_22_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_1 [9]),
        .Q(\d_read_reg_22_reg[10]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_reg_unsigned_short_s_32
   (D,
    Q,
    \sub_reg_208_reg[6] ,
    E,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [9:0]D;
  output [10:0]Q;
  input \sub_reg_208_reg[6] ;
  input [0:0]E;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire \sub_reg_208_reg[6] ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_reg_208[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\sub_reg_208_reg[6] ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_208[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_reg_208[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_208[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_reg_208[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_reg_208[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_208[6]_i_1 
       (.I0(\sub_reg_208_reg[6] ),
        .I1(Q[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_reg_208[7]_i_1 
       (.I0(Q[6]),
        .I1(\sub_reg_208_reg[6] ),
        .I2(Q[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_208[8]_i_1 
       (.I0(Q[7]),
        .I1(\sub_reg_208_reg[6] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_reg_208[9]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\sub_reg_208_reg[6] ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_reg_unsigned_short_s_55
   (Q,
    E,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [0:0]E;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_reg_unsigned_short_s_56
   (Q,
    E,
    D,
    ap_clk);
  output [10:0]Q;
  input [0:0]E;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    m_axis_video_TVALID,
    D,
    MultiPixStream2AXIvideo_U0_ap_done,
    \mOutPtr_reg[0] ,
    addr110_out,
    p_9_in,
    p_6_in,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ack_in_t_reg_0,
    m_axis_video_TREADY,
    Q,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_height_c_empty_n,
    HwReg_width_c_empty_n,
    CO,
    \data_p2_reg[23]_0 ,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[15]_1 ,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[23]_1 ,
    \mOutPtr_reg[0]_0 ,
    push,
    E);
  output m_axis_video_TREADY_int_regslice;
  output m_axis_video_TVALID;
  output [1:0]D;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output \mOutPtr_reg[0] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output [23:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ack_in_t_reg_0;
  input m_axis_video_TREADY;
  input [2:0]Q;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_height_c_empty_n;
  input HwReg_width_c_empty_n;
  input [0:0]CO;
  input [23:0]\data_p2_reg[23]_0 ;
  input [7:0]\data_p1_reg[15]_0 ;
  input [7:0]\data_p1_reg[15]_1 ;
  input \data_p1_reg[23]_0 ;
  input [7:0]\data_p1_reg[23]_1 ;
  input \mOutPtr_reg[0]_0 ;
  input push;
  input [0:0]E;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:0]Q;
  wire ack_in_t_i_1__2_n_5;
  wire ack_in_t_reg_0;
  wire addr110_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__2_n_5 ;
  wire \data_p1[10]_i_1__0_n_5 ;
  wire \data_p1[11]_i_1__0_n_5 ;
  wire \data_p1[12]_i_1__0_n_5 ;
  wire \data_p1[13]_i_1__0_n_5 ;
  wire \data_p1[14]_i_1__0_n_5 ;
  wire \data_p1[15]_i_1__0_n_5 ;
  wire \data_p1[16]_i_1__0_n_5 ;
  wire \data_p1[17]_i_1__0_n_5 ;
  wire \data_p1[18]_i_1__0_n_5 ;
  wire \data_p1[19]_i_1__0_n_5 ;
  wire \data_p1[1]_i_1__0_n_5 ;
  wire \data_p1[20]_i_1__0_n_5 ;
  wire \data_p1[21]_i_1__0_n_5 ;
  wire \data_p1[22]_i_1__0_n_5 ;
  wire \data_p1[23]_i_2__0_n_5 ;
  wire \data_p1[2]_i_1__0_n_5 ;
  wire \data_p1[3]_i_1__0_n_5 ;
  wire \data_p1[4]_i_1__0_n_5 ;
  wire \data_p1[5]_i_1__0_n_5 ;
  wire \data_p1[6]_i_1__0_n_5 ;
  wire \data_p1[7]_i_1__0_n_5 ;
  wire \data_p1[8]_i_1__0_n_5 ;
  wire \data_p1[9]_i_1__0_n_5 ;
  wire [7:0]\data_p1_reg[15]_0 ;
  wire [7:0]\data_p1_reg[15]_1 ;
  wire \data_p1_reg[23]_0 ;
  wire [7:0]\data_p1_reg[23]_1 ;
  wire [23:0]\data_p2_reg[23]_0 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire load_p1;
  wire \mOutPtr[0]_i_2_n_5 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire m_axis_video_TVALID;
  wire [1:0]next__0;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1__0_n_5 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0304)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(ack_in_t_reg_0),
        .I1(state__0[1]),
        .I2(m_axis_video_TREADY),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h182B)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(m_axis_video_TREADY),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ack_in_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFD5505)) 
    ack_in_t_i_1__2
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_0),
        .I2(state__0[0]),
        .I3(m_axis_video_TREADY),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(ack_in_t_i_1__2_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_5),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0828AAAAAAAAAAAA)) 
    \addr[2]_i_2 
       (.I0(push),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .I4(Q[2]),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h5F75000000000000)) 
    \addr[2]_i_4 
       (.I0(Q[2]),
        .I1(m_axis_video_TREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(push),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(addr110_out));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[0]),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(HwReg_height_c_empty_n),
        .I3(HwReg_width_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0FFD5C0C0C0C0C0)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(m_axis_video_TREADY),
        .I1(Q[1]),
        .I2(CO),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(Q[2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg[23]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[0] ),
        .O(\data_p1[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(\data_p1_reg[15]_0 [2]),
        .I2(\data_p1_reg[15]_1 [2]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[10]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(\data_p1_reg[15]_0 [3]),
        .I2(\data_p1_reg[15]_1 [3]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[11]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(\data_p1_reg[15]_0 [4]),
        .I2(\data_p1_reg[15]_1 [4]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[12]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(\data_p1_reg[15]_0 [5]),
        .I2(\data_p1_reg[15]_1 [5]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[13]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(\data_p1_reg[15]_0 [6]),
        .I2(\data_p1_reg[15]_1 [6]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[14]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(\data_p1_reg[15]_0 [7]),
        .I2(\data_p1_reg[15]_1 [7]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[15]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(\data_p1_reg[23]_1 [0]),
        .I2(\data_p1_reg[15]_0 [0]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[16]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(\data_p1_reg[23]_1 [1]),
        .I2(\data_p1_reg[15]_0 [1]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[17]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(\data_p1_reg[23]_1 [2]),
        .I2(\data_p1_reg[15]_0 [2]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[18]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(\data_p1_reg[23]_1 [3]),
        .I2(\data_p1_reg[15]_0 [3]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[19]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg[23]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[1] ),
        .O(\data_p1[1]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(\data_p1_reg[23]_1 [4]),
        .I2(\data_p1_reg[15]_0 [4]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[20]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(\data_p1_reg[23]_1 [5]),
        .I2(\data_p1_reg[15]_0 [5]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[21]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(\data_p1_reg[23]_1 [6]),
        .I2(\data_p1_reg[15]_0 [6]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[22]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h3501)) 
    \data_p1[23]_i_1__0 
       (.I0(ack_in_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(m_axis_video_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[23]_i_2__0 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(\data_p1_reg[23]_1 [7]),
        .I2(\data_p1_reg[15]_0 [7]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[23]_i_2__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[23]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[2] ),
        .O(\data_p1[2]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[23]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[3] ),
        .O(\data_p1[3]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[23]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[4] ),
        .O(\data_p1[4]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[23]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[5] ),
        .O(\data_p1[5]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[23]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[6] ),
        .O(\data_p1[6]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[23]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[7] ),
        .O(\data_p1[7]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(\data_p1_reg[15]_0 [0]),
        .I2(\data_p1_reg[15]_1 [0]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[8]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCF0CCAAAAF0CC)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(\data_p1_reg[15]_0 [1]),
        .I2(\data_p1_reg[15]_1 [1]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\data_p1[9]_i_1__0_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_5 ),
        .Q(m_axis_video_TDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_2__0_n_5 ),
        .Q(m_axis_video_TDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_5 ),
        .Q(m_axis_video_TDATA[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [10]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [11]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [12]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [13]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [14]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [15]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [16]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [17]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [18]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [19]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [20]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [21]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [22]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [23]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hD900)) 
    \int_isr[0]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axis_video_TREADY),
        .I3(Q[2]),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr[0]_i_2_n_5 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h6A6AAAAA6AAA6A6A)) 
    \mOutPtr[0]_i_2 
       (.I0(push),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(Q[2]),
        .I3(m_axis_video_TREADY),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\mOutPtr[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00000000D9000000)) 
    \mOutPtr[3]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axis_video_TREADY),
        .I3(Q[2]),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(push),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h7F50)) 
    \state[0]_i_1__0 
       (.I0(ack_in_t_reg_0),
        .I1(m_axis_video_TREADY),
        .I2(state),
        .I3(m_axis_video_TVALID),
        .O(\state[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(ack_in_t_reg_0),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TVALID),
        .O(\state[1]_i_1__0_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(m_axis_video_TVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both_57
   (ack_in_t_reg_0,
    Q,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[23]_1 ,
    ap_rst_n_inv,
    ap_clk,
    s_axis_video_TVALID,
    s_axis_video_TREADY_int_regslice,
    \axi_data_fu_100_reg[0] ,
    \axi_data_fu_100_reg[23] ,
    s_axis_video_TDATA);
  output ack_in_t_reg_0;
  output [0:0]Q;
  output [23:0]\data_p1_reg[23]_0 ;
  output [23:0]\data_p1_reg[23]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axis_video_TVALID;
  input s_axis_video_TREADY_int_regslice;
  input \axi_data_fu_100_reg[0] ;
  input [23:0]\axi_data_fu_100_reg[23] ;
  input [23:0]s_axis_video_TDATA;

  wire [0:0]Q;
  wire ack_in_t_i_1_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \axi_data_fu_100_reg[0] ;
  wire [23:0]\axi_data_fu_100_reg[23] ;
  wire \data_p1[0]_i_1_n_5 ;
  wire \data_p1[10]_i_1_n_5 ;
  wire \data_p1[11]_i_1_n_5 ;
  wire \data_p1[12]_i_1_n_5 ;
  wire \data_p1[13]_i_1_n_5 ;
  wire \data_p1[14]_i_1_n_5 ;
  wire \data_p1[15]_i_1_n_5 ;
  wire \data_p1[16]_i_1_n_5 ;
  wire \data_p1[17]_i_1_n_5 ;
  wire \data_p1[18]_i_1_n_5 ;
  wire \data_p1[19]_i_1_n_5 ;
  wire \data_p1[1]_i_1_n_5 ;
  wire \data_p1[20]_i_1_n_5 ;
  wire \data_p1[21]_i_1_n_5 ;
  wire \data_p1[22]_i_1_n_5 ;
  wire \data_p1[23]_i_2_n_5 ;
  wire \data_p1[2]_i_1_n_5 ;
  wire \data_p1[3]_i_1_n_5 ;
  wire \data_p1[4]_i_1_n_5 ;
  wire \data_p1[5]_i_1_n_5 ;
  wire \data_p1[6]_i_1_n_5 ;
  wire \data_p1[7]_i_1_n_5 ;
  wire \data_p1[8]_i_1_n_5 ;
  wire \data_p1[9]_i_1_n_5 ;
  wire [23:0]\data_p1_reg[23]_0 ;
  wire [23:0]\data_p1_reg[23]_1 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [23:0]s_axis_video_TDATA;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h040A)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00A5F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_0),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hF5D1F5F1)) 
    ack_in_t_i_1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ack_in_t_reg_0),
        .I3(s_axis_video_TREADY_int_regslice),
        .I4(s_axis_video_TVALID),
        .O(ack_in_t_i_1_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[0]_i_1 
       (.I0(\data_p1_reg[23]_1 [0]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [0]),
        .O(\data_p1_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[10]_i_1 
       (.I0(\data_p1_reg[23]_1 [10]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [10]),
        .O(\data_p1_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[11]_i_1 
       (.I0(\data_p1_reg[23]_1 [11]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [11]),
        .O(\data_p1_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[12]_i_1 
       (.I0(\data_p1_reg[23]_1 [12]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [12]),
        .O(\data_p1_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[13]_i_1 
       (.I0(\data_p1_reg[23]_1 [13]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [13]),
        .O(\data_p1_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[14]_i_1 
       (.I0(\data_p1_reg[23]_1 [14]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [14]),
        .O(\data_p1_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[15]_i_1 
       (.I0(\data_p1_reg[23]_1 [15]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [15]),
        .O(\data_p1_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[16]_i_1 
       (.I0(\data_p1_reg[23]_1 [16]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [16]),
        .O(\data_p1_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[17]_i_1 
       (.I0(\data_p1_reg[23]_1 [17]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [17]),
        .O(\data_p1_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[18]_i_1 
       (.I0(\data_p1_reg[23]_1 [18]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [18]),
        .O(\data_p1_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[19]_i_1 
       (.I0(\data_p1_reg[23]_1 [19]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [19]),
        .O(\data_p1_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[1]_i_1 
       (.I0(\data_p1_reg[23]_1 [1]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [1]),
        .O(\data_p1_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[20]_i_1 
       (.I0(\data_p1_reg[23]_1 [20]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [20]),
        .O(\data_p1_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[21]_i_1 
       (.I0(\data_p1_reg[23]_1 [21]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [21]),
        .O(\data_p1_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[22]_i_1 
       (.I0(\data_p1_reg[23]_1 [22]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [22]),
        .O(\data_p1_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[23]_i_2 
       (.I0(\data_p1_reg[23]_1 [23]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [23]),
        .O(\data_p1_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[2]_i_1 
       (.I0(\data_p1_reg[23]_1 [2]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [2]),
        .O(\data_p1_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[3]_i_1 
       (.I0(\data_p1_reg[23]_1 [3]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [3]),
        .O(\data_p1_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[4]_i_1 
       (.I0(\data_p1_reg[23]_1 [4]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [4]),
        .O(\data_p1_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[5]_i_1 
       (.I0(\data_p1_reg[23]_1 [5]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [5]),
        .O(\data_p1_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[6]_i_1 
       (.I0(\data_p1_reg[23]_1 [6]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [6]),
        .O(\data_p1_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[7]_i_1 
       (.I0(\data_p1_reg[23]_1 [7]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [7]),
        .O(\data_p1_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[8]_i_1 
       (.I0(\data_p1_reg[23]_1 [8]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [8]),
        .O(\data_p1_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_100[9]_i_1 
       (.I0(\data_p1_reg[23]_1 [9]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\axi_data_fu_100_reg[23] [9]),
        .O(\data_p1_reg[23]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_5_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[0]),
        .O(\data_p1[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[10]),
        .O(\data_p1[10]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[11]),
        .O(\data_p1[11]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[12]),
        .O(\data_p1[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[13]),
        .O(\data_p1[13]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[14]),
        .O(\data_p1[14]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[15]),
        .O(\data_p1[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[16]),
        .O(\data_p1[16]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[17]),
        .O(\data_p1[17]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[18]),
        .O(\data_p1[18]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[19]),
        .O(\data_p1[19]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_5_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[1]),
        .O(\data_p1[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[20]),
        .O(\data_p1[20]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[21]),
        .O(\data_p1[21]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[22]),
        .O(\data_p1[22]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[23]_i_1 
       (.I0(s_axis_video_TVALID),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_2 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[23]),
        .O(\data_p1[23]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[2]),
        .O(\data_p1[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[3]),
        .O(\data_p1[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[4]),
        .O(\data_p1[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[5]),
        .O(\data_p1[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[6]),
        .O(\data_p1[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[7]),
        .O(\data_p1[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[8]),
        .O(\data_p1[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[9]),
        .O(\data_p1[9]_i_1_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_2_n_5 ),
        .Q(\data_p1_reg[23]_1 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_5 ),
        .Q(\data_p1_reg[23]_1 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_1 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[10]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[11]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[12]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[13]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[14]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[15]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[16]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[17]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[18]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[19]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[20]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[21]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[22]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[23]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(ack_in_t_reg_0),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(s_axis_video_TVALID),
        .I4(Q),
        .O(\state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(s_axis_video_TVALID),
        .I2(state),
        .I3(s_axis_video_TREADY_int_regslice),
        .O(\state[1]_i_1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both__parameterized1
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    m_axis_video_TREADY,
    ack_in_t_reg_1,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input m_axis_video_TREADY;
  input ack_in_t_reg_1;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST;

  wire ack_in_t_i_1__4_n_5;
  wire ack_in_t_reg_0;
  wire ack_in_t_reg_1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__4_n_5 ;
  wire \data_p1[0]_i_2__2_n_5 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h1104)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(state__0[1]),
        .I2(ack_in_t_reg_1),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h505E0A04)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_0),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_1),
        .I4(m_axis_video_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFD4455)) 
    ack_in_t_i_1__4
       (.I0(state__0[1]),
        .I1(m_axis_video_TREADY),
        .I2(ack_in_t_reg_1),
        .I3(state__0[0]),
        .I4(ack_in_t_reg_0),
        .O(ack_in_t_i_1__4_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFAEFE0200A202)) 
    \data_p1[0]_i_1__4 
       (.I0(\data_p1[0]_i_2__2_n_5 ),
        .I1(ack_in_t_reg_1),
        .I2(state__0[0]),
        .I3(m_axis_video_TREADY),
        .I4(state__0[1]),
        .I5(m_axis_video_TLAST),
        .O(\data_p1[0]_i_1__4_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2__2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__4_n_5 ),
        .Q(m_axis_video_TLAST),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both__parameterized1_33
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    ack_in_t_reg_1,
    m_axis_video_TREADY,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input ack_in_t_reg_1;
  input m_axis_video_TREADY;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER;

  wire ack_in_t_i_1__3_n_5;
  wire ack_in_t_reg_0;
  wire ack_in_t_reg_1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_5 ;
  wire \data_p1[0]_i_2__1_n_5 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h1104)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(m_axis_video_TREADY),
        .I1(state__0[1]),
        .I2(ack_in_t_reg_1),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h505E0A04)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_0),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_1),
        .I4(m_axis_video_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFD4455)) 
    ack_in_t_i_1__3
       (.I0(state__0[1]),
        .I1(m_axis_video_TREADY),
        .I2(ack_in_t_reg_1),
        .I3(state__0[0]),
        .I4(ack_in_t_reg_0),
        .O(ack_in_t_i_1__3_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFAEFE0200A202)) 
    \data_p1[0]_i_1__3 
       (.I0(\data_p1[0]_i_2__1_n_5 ),
        .I1(ack_in_t_reg_1),
        .I2(state__0[0]),
        .I3(m_axis_video_TREADY),
        .I4(state__0[1]),
        .I5(m_axis_video_TUSER),
        .O(\data_p1[0]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2__1_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__3_n_5 ),
        .Q(m_axis_video_TUSER),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both__parameterized1_58
   (s_axis_video_TLAST_int_regslice,
    \data_p1_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    s_axis_video_TVALID,
    s_axis_video_TREADY_int_regslice,
    \axi_last_fu_104_reg[0] ,
    axi_last_2_reg_164,
    s_axis_video_TLAST);
  output s_axis_video_TLAST_int_regslice;
  output \data_p1_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_video_TVALID;
  input s_axis_video_TREADY_int_regslice;
  input \axi_last_fu_104_reg[0] ;
  input axi_last_2_reg_164;
  input [0:0]s_axis_video_TLAST;

  wire ack_in_t_i_1__1_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_164;
  wire \axi_last_fu_104_reg[0] ;
  wire \data_p1[0]_i_1__1_n_5 ;
  wire \data_p1[0]_i_2__0_n_5 ;
  wire \data_p1_reg[0]_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1__0_n_5 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h040A)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h0FA80058)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_n_5),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(s_axis_video_TREADY_int_regslice),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hF5D1F5F1)) 
    ack_in_t_i_1__1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ack_in_t_reg_n_5),
        .I3(s_axis_video_TREADY_int_regslice),
        .I4(s_axis_video_TVALID),
        .O(ack_in_t_i_1__1_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_104[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(\axi_last_fu_104_reg[0] ),
        .I2(axi_last_2_reg_164),
        .O(\data_p1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFABBFFFB0A880008)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2__0_n_5 ),
        .I1(s_axis_video_TVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(s_axis_video_TREADY_int_regslice),
        .I5(s_axis_video_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2__0 
       (.I0(s_axis_video_TLAST),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2__0_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_5 ),
        .Q(s_axis_video_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__0_n_5 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__0_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_d868_csc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_regslice_both__parameterized1_59
   (\data_p1_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    s_axis_video_TVALID,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TUSER);
  output \data_p1_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_video_TVALID;
  input s_axis_video_TREADY_int_regslice;
  input [0:0]s_axis_video_TUSER;

  wire ack_in_t_i_1__0_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_5 ;
  wire \data_p1[0]_i_2_n_5 ;
  wire \data_p1_reg[0]_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1_n_5 ;
  wire [1:0]next__0;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h040A)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0FA80058)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_n_5),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(s_axis_video_TREADY_int_regslice),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF5D1F5F1)) 
    ack_in_t_i_1__0
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ack_in_t_reg_n_5),
        .I3(s_axis_video_TREADY_int_regslice),
        .I4(s_axis_video_TVALID),
        .O(ack_in_t_i_1__0_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFABBFFFB0A880008)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p1[0]_i_2_n_5 ),
        .I1(s_axis_video_TVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(s_axis_video_TREADY_int_regslice),
        .I5(\data_p1_reg[0]_0 ),
        .O(\data_p1[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2 
       (.I0(s_axis_video_TUSER),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__0_n_5 ),
        .Q(\data_p1_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(data_p2),
        .O(\data_p2[0]_i_1_n_5 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_csc
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]s_axis_video_TDATA;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [23:0]m_axis_video_TDATA;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_n_10;
  wire AXIvideo2MultiPixStream_U0_n_12;
  wire AXIvideo2MultiPixStream_U0_n_41;
  wire AXIvideo2MultiPixStream_U0_n_43;
  wire AXIvideo2MultiPixStream_U0_n_46;
  wire AXIvideo2MultiPixStream_U0_n_5;
  wire [23:0]AXIvideo2MultiPixStream_U0_stream_in_din;
  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire Block_entry_split_proc_U0_ap_continue;
  wire Block_entry_split_proc_U0_ap_done;
  wire [7:0]Block_entry_split_proc_U0_ap_return_0;
  wire [7:0]Block_entry_split_proc_U0_ap_return_1;
  wire [15:0]Block_entry_split_proc_U0_ap_return_10;
  wire [9:0]Block_entry_split_proc_U0_ap_return_11;
  wire [9:0]Block_entry_split_proc_U0_ap_return_12;
  wire [9:0]Block_entry_split_proc_U0_ap_return_13;
  wire [7:0]Block_entry_split_proc_U0_ap_return_14;
  wire [7:0]Block_entry_split_proc_U0_ap_return_15;
  wire Block_entry_split_proc_U0_ap_return_16;
  wire Block_entry_split_proc_U0_ap_return_17;
  wire [10:0]Block_entry_split_proc_U0_ap_return_18;
  wire [10:0]Block_entry_split_proc_U0_ap_return_19;
  wire [15:0]Block_entry_split_proc_U0_ap_return_2;
  wire [15:0]Block_entry_split_proc_U0_ap_return_3;
  wire [15:0]Block_entry_split_proc_U0_ap_return_4;
  wire [15:0]Block_entry_split_proc_U0_ap_return_5;
  wire [15:0]Block_entry_split_proc_U0_ap_return_6;
  wire [15:0]Block_entry_split_proc_U0_ap_return_7;
  wire [15:0]Block_entry_split_proc_U0_ap_return_8;
  wire [15:0]Block_entry_split_proc_U0_ap_return_9;
  wire Block_entry_split_proc_U0_ap_start;
  wire Block_entry_split_proc_U0_n_10;
  wire Block_entry_split_proc_U0_n_8;
  wire Block_entry_split_proc_U0_n_9;
  wire CTRL_s_axi_U_n_108;
  wire CTRL_s_axi_U_n_145;
  wire CTRL_s_axi_U_n_146;
  wire CTRL_s_axi_U_n_147;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_38;
  wire CTRL_s_axi_U_n_59;
  wire [9:0]HwReg_BOffset_channel_dout;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_channel_U_n_9;
  wire [7:0]HwReg_ClampMin_channel_dout;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_channel_U_n_8;
  wire [7:0]HwReg_ClipMax_channel_dout;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire [9:0]HwReg_GOffset_channel_dout;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_InVideoFormat_channel_U_n_7;
  wire HwReg_InVideoFormat_channel_U_n_8;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_channel_U_n_7;
  wire [15:0]HwReg_K11_channel_dout;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_channel_U_n_8;
  wire [15:0]HwReg_K12_channel_dout;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire [15:0]HwReg_K13_channel_dout;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire HwReg_K21_channel_U_n_7;
  wire [15:0]HwReg_K21_channel_dout;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_channel_U_n_7;
  wire [15:0]HwReg_K22_channel_dout;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire [15:0]HwReg_K23_channel_dout;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_channel_U_n_8;
  wire HwReg_K31_channel_U_n_9;
  wire [15:0]HwReg_K31_channel_dout;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_channel_U_n_7;
  wire [15:0]HwReg_K32_channel_dout;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_channel_U_n_7;
  wire [15:0]HwReg_K33_channel_dout;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_U_n_5;
  wire HwReg_OutVideoFormat_channel_U_n_8;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire HwReg_ROffset_channel_U_n_8;
  wire [9:0]HwReg_ROffset_channel_dout;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_height_c10_channel_U_n_7;
  wire [10:0]HwReg_height_c10_channel_dout;
  wire HwReg_height_c10_channel_empty_n;
  wire [10:0]HwReg_height_c7_dout;
  wire HwReg_height_c7_empty_n;
  wire HwReg_height_c7_full_n;
  wire HwReg_height_c8_U_n_7;
  wire [10:0]HwReg_height_c8_dout;
  wire HwReg_height_c8_empty_n;
  wire HwReg_height_c8_full_n;
  wire [10:0]HwReg_height_c9_dout;
  wire HwReg_height_c9_empty_n;
  wire HwReg_height_c9_full_n;
  wire [10:0]HwReg_height_c_dout;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire [10:0]HwReg_width_c3_dout;
  wire HwReg_width_c3_empty_n;
  wire HwReg_width_c3_full_n;
  wire HwReg_width_c4_U_n_7;
  wire [10:0]HwReg_width_c4_dout;
  wire HwReg_width_c4_empty_n;
  wire HwReg_width_c4_full_n;
  wire HwReg_width_c5_U_n_7;
  wire [10:0]HwReg_width_c5_dout;
  wire HwReg_width_c5_empty_n;
  wire HwReg_width_c5_full_n;
  wire HwReg_width_c6_channel_U_n_11;
  wire HwReg_width_c6_channel_U_n_6;
  wire [10:0]HwReg_width_c6_channel_dout;
  wire HwReg_width_c6_channel_empty_n;
  wire [10:0]HwReg_width_c_dout;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K12;
  wire [15:0]K13;
  wire [15:0]K21;
  wire [15:0]K22;
  wire [15:0]K23;
  wire [15:15]K31;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_12;
  wire MultiPixStream2AXIvideo_U0_n_16;
  wire MultiPixStream2AXIvideo_U0_n_17;
  wire MultiPixStream2AXIvideo_U0_n_19;
  wire MultiPixStream2AXIvideo_U0_n_20;
  wire MultiPixStream2AXIvideo_U0_n_21;
  wire MultiPixStream2AXIvideo_U0_n_22;
  wire MultiPixStream2AXIvideo_U0_n_23;
  wire MultiPixStream2AXIvideo_U0_n_5;
  wire MultiPixStream2AXIvideo_U0_n_9;
  wire [7:0]OutVideoFormat;
  wire [10:0]\SRL_SIG_reg[0]_6 ;
  wire [10:0]\SRL_SIG_reg[0]_8 ;
  wire [10:0]\SRL_SIG_reg[1]_5 ;
  wire [10:0]\SRL_SIG_reg[1]_7 ;
  wire [11:0]add_ln767_fu_249_p2;
  wire [11:0]add_ln767_fu_264_p2;
  wire addr110_out;
  wire addr110_out_44;
  wire [1:0]addr_reg;
  wire [1:0]addr_reg_18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_41;
  wire ap_CS_fsm_state2_46;
  wire ap_CS_fsm_state5;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:0]ap_return_10_preg;
  wire [9:0]ap_return_11_preg;
  wire [9:0]ap_return_12_preg;
  wire [9:0]ap_return_13_preg;
  wire [7:0]ap_return_14_preg;
  wire [7:0]ap_return_15_preg;
  wire ap_return_16_preg;
  wire ap_return_17_preg;
  wire [10:0]ap_return_18_preg;
  wire [10:0]ap_return_19_preg;
  wire [14:0]ap_return_8_preg;
  wire [15:0]ap_return_9_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_channel_write_HwReg_GOffset_channel;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_ROffset_channel;
  wire ap_sync_channel_write_HwReg_height_c10_channel;
  wire ap_sync_channel_write_HwReg_width_c6_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c10_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c6_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5;
  wire bPassThru_422_or_420_In_loc_channel_U_n_8;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire bPassThru_422_or_420_Out_loc_channel_U_n_8;
  wire bPassThru_422_or_420_Out_loc_channel_U_n_9;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire cmp36676_i_fu_235_p2;
  wire cmp36676_i_fu_250_p2;
  wire \grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/ap_block_pp0_stage0_11001__0 ;
  wire icmp_ln134_fu_285_p2;
  wire icmp_ln541_fu_273_p2;
  wire icmp_ln767_fu_263_p2;
  wire icmp_ln767_fu_278_p2;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire p_6_in;
  wire p_6_in_0;
  wire p_6_in_1;
  wire p_6_in_15;
  wire p_6_in_19;
  wire p_6_in_2;
  wire p_6_in_20;
  wire p_6_in_21;
  wire p_6_in_22;
  wire p_6_in_23;
  wire p_6_in_24;
  wire p_6_in_25;
  wire p_6_in_26;
  wire p_6_in_27;
  wire p_6_in_28;
  wire p_6_in_29;
  wire p_6_in_30;
  wire p_6_in_31;
  wire p_6_in_32;
  wire p_6_in_34;
  wire p_6_in_36;
  wire p_6_in_38;
  wire p_6_in_39;
  wire p_6_in_40;
  wire p_6_in_45;
  wire p_9_in;
  wire p_9_in_10;
  wire p_9_in_12;
  wire p_9_in_14;
  wire p_9_in_16;
  wire p_9_in_37;
  wire p_9_in_43;
  wire push;
  wire push_11;
  wire push_13;
  wire push_17;
  wire push_3;
  wire push_33;
  wire push_35;
  wire push_4;
  wire push_42;
  wire push_9;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [23:0]stream_csc_dout;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire [23:0]stream_in_dout;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire stream_in_hresampled_U_n_9;
  wire [23:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;
  wire stream_out_hresampled_U_n_10;
  wire stream_out_hresampled_U_n_11;
  wire stream_out_hresampled_U_n_12;
  wire stream_out_hresampled_U_n_13;
  wire stream_out_hresampled_U_n_14;
  wire stream_out_hresampled_U_n_15;
  wire stream_out_hresampled_U_n_16;
  wire stream_out_hresampled_U_n_41;
  wire stream_out_hresampled_U_n_9;
  wire [23:0]stream_out_hresampled_dout;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_csc_core_U0_n_11;
  wire v_csc_core_U0_n_14;
  wire v_csc_core_U0_n_29;
  wire v_csc_core_U0_n_5;
  wire v_csc_core_U0_n_6;
  wire v_csc_core_U0_n_7;
  wire v_csc_core_U0_n_8;
  wire [23:0]v_csc_core_U0_stream_csc_din;
  wire v_hcresampler_core_1_U0_HwReg_width_c4_write;
  wire v_hcresampler_core_1_U0_ap_start;
  wire v_hcresampler_core_1_U0_n_37;
  wire v_hcresampler_core_1_U0_n_38;
  wire v_hcresampler_core_1_U0_n_40;
  wire v_hcresampler_core_1_U0_n_41;
  wire v_hcresampler_core_1_U0_n_44;
  wire v_hcresampler_core_1_U0_n_8;
  wire [23:0]v_hcresampler_core_1_U0_stream_in_hresampled_din;
  wire v_hcresampler_core_1_U0_stream_in_read;
  wire v_hcresampler_core_U0_HwReg_height_read;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_n_38;
  wire v_hcresampler_core_U0_n_5;
  wire v_hcresampler_core_U0_n_8;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire [23:0]v_hcresampler_core_U0_stream_out_hresampled_din;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln541_fu_273_p2),
        .D(HwReg_width_c6_channel_dout),
        .E(AXIvideo2MultiPixStream_U0_n_41),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_height_c10_channel_empty_n(HwReg_height_c10_channel_empty_n),
        .HwReg_height_c9_full_n(HwReg_height_c9_full_n),
        .HwReg_width_c5_full_n(HwReg_width_c5_full_n),
        .HwReg_width_c6_channel_empty_n(HwReg_width_c6_channel_empty_n),
        .Q({ap_CS_fsm_state5,AXIvideo2MultiPixStream_U0_n_12}),
        .ack_in_t_reg(s_axis_video_TREADY),
        .\ap_CS_fsm_reg[0]_0 (HwReg_width_c6_channel_U_n_6),
        .\ap_CS_fsm_reg[6]_0 (AXIvideo2MultiPixStream_U0_n_10),
        .ap_block_pp0_stage0_11001__0(\grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .\cond_reg_342_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_5),
        .\cond_reg_342_reg[0]_1 (HwReg_InVideoFormat_channel_U_n_7),
        .\d_read_reg_22_reg[10] (HwReg_height_c10_channel_dout),
        .full_n_reg(AXIvideo2MultiPixStream_U0_n_43),
        .full_n_reg_0(AXIvideo2MultiPixStream_U0_n_46),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .p_6_in(p_6_in_2),
        .p_6_in_0(p_6_in_1),
        .p_6_in_1(p_6_in_0),
        .p_6_in_2(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_3(push_13),
        .push_4(push_4),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_1_U0_stream_in_read(v_hcresampler_core_1_U0_stream_in_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_Block_entry_split_proc Block_entry_split_proc_U0
       (.D(Block_entry_split_proc_U0_ap_return_0),
        .Q(InVideoFormat),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(CTRL_s_axi_U_n_108),
        .ap_done_reg_reg_rep_0(Block_entry_split_proc_U0_n_8),
        .ap_done_reg_reg_rep_1(Block_entry_split_proc_U0_ap_return_1),
        .ap_done_reg_reg_rep_2(CTRL_s_axi_U_n_145),
        .ap_done_reg_reg_rep__0_0(Block_entry_split_proc_U0_n_9),
        .ap_done_reg_reg_rep__0_1(Block_entry_split_proc_U0_ap_return_5),
        .ap_done_reg_reg_rep__0_2(Block_entry_split_proc_U0_ap_return_6),
        .ap_done_reg_reg_rep__0_3(Block_entry_split_proc_U0_ap_return_7),
        .ap_done_reg_reg_rep__0_4(Block_entry_split_proc_U0_ap_return_8[15]),
        .ap_done_reg_reg_rep__0_5(CTRL_s_axi_U_n_146),
        .ap_done_reg_reg_rep__1_0(Block_entry_split_proc_U0_n_10),
        .ap_done_reg_reg_rep__1_1(Block_entry_split_proc_U0_ap_return_3),
        .ap_done_reg_reg_rep__1_2(Block_entry_split_proc_U0_ap_return_4),
        .ap_done_reg_reg_rep__1_3(CTRL_s_axi_U_n_147),
        .\ap_return_0_preg_reg[0]_0 (CTRL_s_axi_U_n_59),
        .\ap_return_10_preg_reg[15]_0 (ap_return_10_preg),
        .\ap_return_10_preg_reg[15]_1 (Block_entry_split_proc_U0_ap_return_10),
        .\ap_return_11_preg_reg[9]_0 (ap_return_11_preg),
        .\ap_return_11_preg_reg[9]_1 (Block_entry_split_proc_U0_ap_return_11),
        .\ap_return_12_preg_reg[9]_0 (ap_return_12_preg),
        .\ap_return_12_preg_reg[9]_1 (Block_entry_split_proc_U0_ap_return_12),
        .\ap_return_13_preg_reg[9]_0 (ap_return_13_preg),
        .\ap_return_13_preg_reg[9]_1 (Block_entry_split_proc_U0_ap_return_13),
        .\ap_return_14_preg_reg[7]_0 (ap_return_14_preg),
        .\ap_return_14_preg_reg[7]_1 (Block_entry_split_proc_U0_ap_return_14),
        .\ap_return_15_preg_reg[7]_0 (ap_return_15_preg),
        .\ap_return_15_preg_reg[7]_1 (Block_entry_split_proc_U0_ap_return_15),
        .ap_return_16_preg(ap_return_16_preg),
        .ap_return_17_preg(ap_return_17_preg),
        .\ap_return_17_preg_reg[0]_0 (Block_entry_split_proc_U0_ap_return_17),
        .\ap_return_18_preg_reg[10]_0 (ap_return_18_preg),
        .\ap_return_18_preg_reg[10]_1 (Block_entry_split_proc_U0_ap_return_18),
        .\ap_return_19_preg_reg[10]_0 (ap_return_19_preg),
        .\ap_return_19_preg_reg[10]_1 (Block_entry_split_proc_U0_ap_return_19),
        .\ap_return_1_preg_reg[7]_0 (OutVideoFormat),
        .\ap_return_2_preg_reg[15]_0 (K11),
        .\ap_return_3_preg_reg[15]_0 (K12),
        .\ap_return_4_preg_reg[15]_0 (K13),
        .\ap_return_4_preg_reg[9]_0 (CTRL_s_axi_U_n_21),
        .\ap_return_5_preg_reg[15]_0 (K21),
        .\ap_return_6_preg_reg[15]_0 (K22),
        .\ap_return_7_preg_reg[15]_0 (K23),
        .\ap_return_8_preg_reg[14]_0 (ap_return_8_preg),
        .\ap_return_8_preg_reg[14]_1 (Block_entry_split_proc_U0_ap_return_8[14:0]),
        .\ap_return_8_preg_reg[15]_0 (K31),
        .\ap_return_9_preg_reg[15]_0 (ap_return_9_preg),
        .\ap_return_9_preg_reg[15]_1 (Block_entry_split_proc_U0_ap_return_9),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg(CTRL_s_axi_U_n_38),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .if_din(Block_entry_split_proc_U0_ap_return_16),
        .in(Block_entry_split_proc_U0_ap_return_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_CTRL_s_axi CTRL_s_axi_U
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .Block_entry_split_proc_U0_ap_start(Block_entry_split_proc_U0_ap_start),
        .D(Block_entry_split_proc_U0_ap_return_18),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .InVideoFormat(InVideoFormat),
        .K11(K11),
        .K12(K12),
        .K13(K13),
        .K21(K21),
        .K22(K22),
        .K23(K23),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .OutVideoFormat(OutVideoFormat),
        .\SRL_SIG_reg[0][10] (ap_return_18_preg),
        .\SRL_SIG_reg[0][10]_0 (ap_return_19_preg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(Block_entry_split_proc_U0_ap_return_17),
        .ap_idle(ap_idle),
        .\ap_return_10_preg_reg[15] (ap_return_10_preg),
        .\ap_return_11_preg_reg[9] (ap_return_11_preg),
        .\ap_return_12_preg_reg[9] (Block_entry_split_proc_U0_n_10),
        .\ap_return_12_preg_reg[9]_0 (ap_return_12_preg),
        .\ap_return_13_preg_reg[9] (ap_return_13_preg),
        .\ap_return_14_preg_reg[7] (ap_return_14_preg),
        .\ap_return_15_preg_reg[7] (ap_return_15_preg),
        .ap_return_16_preg(ap_return_16_preg),
        .\ap_return_16_preg_reg[0] (Block_entry_split_proc_U0_n_8),
        .ap_return_17_preg(ap_return_17_preg),
        .\ap_return_8_preg_reg[14] (ap_return_8_preg),
        .\ap_return_9_preg_reg[14] (Block_entry_split_proc_U0_n_9),
        .\ap_return_9_preg_reg[15] (ap_return_9_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(CTRL_s_axi_U_n_108),
        .ap_rst_n_1(CTRL_s_axi_U_n_145),
        .ap_rst_n_2(CTRL_s_axi_U_n_146),
        .ap_rst_n_3(CTRL_s_axi_U_n_147),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(Block_entry_split_proc_U0_ap_return_16),
        .in(Block_entry_split_proc_U0_ap_return_9),
        .\int_BOffset_reg[9]_0 (Block_entry_split_proc_U0_ap_return_13),
        .\int_ClampMin_reg[7]_0 (Block_entry_split_proc_U0_ap_return_14),
        .\int_ClipMax_reg[7]_0 (Block_entry_split_proc_U0_ap_return_15),
        .\int_GOffset_reg[9]_0 (Block_entry_split_proc_U0_ap_return_12),
        .\int_K31_reg[14]_0 (Block_entry_split_proc_U0_ap_return_8[14:0]),
        .\int_K31_reg[15]_0 (K31),
        .\int_K33_reg[15]_0 (Block_entry_split_proc_U0_ap_return_10),
        .\int_ROffset_reg[9]_0 (Block_entry_split_proc_U0_ap_return_11),
        .int_ap_start_reg_rep_0(CTRL_s_axi_U_n_38),
        .int_ap_start_reg_rep__0_0(CTRL_s_axi_U_n_59),
        .int_ap_start_reg_rep__1_0(CTRL_s_axi_U_n_21),
        .\int_height_reg[10]_0 (Block_entry_split_proc_U0_ap_return_19),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[7:2]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S HwReg_BOffset_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_BOffset_channel(ap_sync_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0(CTRL_s_axi_U_n_38),
        .in(Block_entry_split_proc_U0_ap_return_13),
        .out(HwReg_BOffset_channel_dout),
        .p_6_in(p_6_in_19),
        .\thr_add3_reg_375_reg[21] (CTRL_s_axi_U_n_59),
        .\thr_add3_reg_375_reg[21]_0 (Block_entry_split_proc_U0_n_10),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .\y_fu_92_reg[11] (HwReg_K31_channel_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d4_S HwReg_ClampMin_channel_U
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ClampMin_channel(ap_sync_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg(bPassThru_422_or_420_Out_loc_channel_U_n_9),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0(HwReg_K32_channel_U_n_7),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1(HwReg_height_c10_channel_U_n_7),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2(HwReg_InVideoFormat_channel_U_n_8),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3(HwReg_K21_channel_U_n_7),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4(CTRL_s_axi_U_n_38),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_5(Block_entry_split_proc_U0_n_8),
        .in(Block_entry_split_proc_U0_ap_return_14),
        .int_ap_start_reg_rep(HwReg_ClampMin_channel_U_n_9),
        .out(HwReg_ClampMin_channel_dout),
        .p_6_in(p_6_in_32),
        .\p_read12_cast_cast_reg_668_reg[7] (CTRL_s_axi_U_n_59),
        .\p_read12_cast_cast_reg_668_reg[7]_0 (Block_entry_split_proc_U0_n_10),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d4_S_0 HwReg_ClipMax_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .HwReg_height_c10_channel_empty_n(HwReg_height_c10_channel_empty_n),
        .HwReg_width_c6_channel_empty_n(HwReg_width_c6_channel_empty_n),
        .Q({ap_CS_fsm_state2,v_csc_core_U0_n_14}),
        .\ap_CS_fsm_reg[0] (HwReg_ClipMax_channel_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ClipMax_channel(ap_sync_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0(CTRL_s_axi_U_n_38),
        .in(Block_entry_split_proc_U0_ap_return_15),
        .int_ap_idle_reg(v_hcresampler_core_1_U0_n_8),
        .out(HwReg_ClipMax_channel_dout),
        .p_6_in(p_6_in_20),
        .\p_read13_cast_cast_reg_661_reg[7] (CTRL_s_axi_U_n_59),
        .\p_read13_cast_cast_reg_661_reg[7]_0 (Block_entry_split_proc_U0_n_10),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_1 HwReg_GOffset_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_GOffset_channel(ap_sync_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0(CTRL_s_axi_U_n_38),
        .in(Block_entry_split_proc_U0_ap_return_12),
        .out(HwReg_GOffset_channel_dout),
        .p_6_in(p_6_in_31),
        .\thr_add1_reg_370_reg[21] (CTRL_s_axi_U_n_59),
        .\thr_add1_reg_370_reg[21]_0 (Block_entry_split_proc_U0_n_10),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d2_S HwReg_InVideoFormat_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln541_fu_273_p2),
        .D(Block_entry_split_proc_U0_ap_return_0),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .Q({ap_CS_fsm_state5,AXIvideo2MultiPixStream_U0_n_12}),
        .\SRL_SIG_reg[0][7] (CTRL_s_axi_U_n_59),
        .\SRL_SIG_reg[0][7]_0 (Block_entry_split_proc_U0_n_10),
        .\ap_CS_fsm_reg[0] (HwReg_InVideoFormat_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg_i_2(HwReg_K11_channel_U_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_InVideoFormat_channel(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg_0(CTRL_s_axi_U_n_38),
        .\cond_reg_342_reg[0] (HwReg_width_c6_channel_U_n_6),
        .\cond_reg_342_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_5),
        .full_n_reg_0(HwReg_InVideoFormat_channel_U_n_8),
        .p_6_in(p_6_in_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S HwReg_K11_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K11_channel(ap_sync_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel_reg(HwReg_K11_channel_U_n_7),
        .ap_sync_reg_channel_write_HwReg_K11_channel_reg_0(CTRL_s_axi_U_n_38),
        .ap_sync_reg_channel_write_HwReg_K11_channel_reg_1(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .in(Block_entry_split_proc_U0_ap_return_2),
        .mul_ln192_2_reg_776_reg(CTRL_s_axi_U_n_59),
        .mul_ln192_2_reg_776_reg_0(Block_entry_split_proc_U0_n_10),
        .out(HwReg_K11_channel_dout),
        .p_6_in(p_6_in_30),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_2 HwReg_K12_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K12_channel(ap_sync_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K12_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_K12_channel_reg_0(CTRL_s_axi_U_n_38),
        .empty_n_reg_0(HwReg_K12_channel_U_n_8),
        .in(Block_entry_split_proc_U0_ap_return_3),
        .out(HwReg_K12_channel_dout),
        .p_6_in(p_6_in_21),
        .p_reg_reg(CTRL_s_axi_U_n_59),
        .p_reg_reg_0(Block_entry_split_proc_U0_n_10),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_3 HwReg_K13_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K13_channel(ap_sync_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_K13_channel_reg_0(CTRL_s_axi_U_n_38),
        .in(Block_entry_split_proc_U0_ap_return_4),
        .mul_ln192_1_reg_770_reg(CTRL_s_axi_U_n_59),
        .mul_ln192_1_reg_770_reg_0(Block_entry_split_proc_U0_n_9),
        .out(HwReg_K13_channel_dout),
        .p_6_in(p_6_in_29),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_4 HwReg_K21_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_done_reg_i_2(HwReg_K22_channel_U_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K21_channel(ap_sync_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_K21_channel_reg_0(CTRL_s_axi_U_n_38),
        .full_n_reg_0(HwReg_K21_channel_U_n_7),
        .in(Block_entry_split_proc_U0_ap_return_5),
        .mul_ln194_2_reg_788_reg(CTRL_s_axi_U_n_21),
        .mul_ln194_2_reg_788_reg_0(Block_entry_split_proc_U0_n_9),
        .out(HwReg_K21_channel_dout),
        .p_6_in(p_6_in_22),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_5 HwReg_K22_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K22_channel(ap_sync_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel_reg(HwReg_K22_channel_U_n_7),
        .ap_sync_reg_channel_write_HwReg_K22_channel_reg_0(CTRL_s_axi_U_n_38),
        .ap_sync_reg_channel_write_HwReg_K22_channel_reg_1(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .in(Block_entry_split_proc_U0_ap_return_6),
        .out(HwReg_K22_channel_dout),
        .p_6_in(p_6_in_28),
        .p_reg_reg(CTRL_s_axi_U_n_21),
        .p_reg_reg_0(Block_entry_split_proc_U0_n_9),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_6 HwReg_K23_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K23_channel(ap_sync_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_K23_channel_reg_0(CTRL_s_axi_U_n_38),
        .in(Block_entry_split_proc_U0_ap_return_7),
        .mul_ln194_1_reg_782_reg(CTRL_s_axi_U_n_21),
        .mul_ln194_1_reg_782_reg_0(Block_entry_split_proc_U0_n_9),
        .out(HwReg_K23_channel_dout),
        .p_6_in(p_6_in_23),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_7 HwReg_K31_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K31_channel(ap_sync_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_K31_channel_reg_0(CTRL_s_axi_U_n_38),
        .empty_n_reg_0(HwReg_K31_channel_U_n_8),
        .empty_n_reg_1(HwReg_K31_channel_U_n_9),
        .in(Block_entry_split_proc_U0_ap_return_8),
        .int_ap_idle_reg(HwReg_ROffset_channel_U_n_8),
        .mul_ln196_2_reg_800_reg(CTRL_s_axi_U_n_21),
        .mul_ln196_2_reg_800_reg_0(Block_entry_split_proc_U0_n_9),
        .out(HwReg_K31_channel_dout),
        .p_6_in(p_6_in_27),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_8 HwReg_K32_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_done_reg_i_2(HwReg_K33_channel_U_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K32_channel(ap_sync_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_K32_channel_reg_0(CTRL_s_axi_U_n_38),
        .full_n_reg_0(HwReg_K32_channel_U_n_7),
        .in(Block_entry_split_proc_U0_ap_return_9),
        .out(HwReg_K32_channel_dout),
        .p_6_in(p_6_in_24),
        .p_reg_reg(CTRL_s_axi_U_n_21),
        .p_reg_reg_0(Block_entry_split_proc_U0_n_9),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w16_d4_S_9 HwReg_K33_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K33_channel(ap_sync_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel_reg(HwReg_K33_channel_U_n_7),
        .ap_sync_reg_channel_write_HwReg_K33_channel_reg_0(CTRL_s_axi_U_n_38),
        .ap_sync_reg_channel_write_HwReg_K33_channel_reg_1(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .in(Block_entry_split_proc_U0_ap_return_10),
        .out(HwReg_K33_channel_dout),
        .p_6_in(p_6_in_26),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w8_d6_S HwReg_OutVideoFormat_channel_U
       (.HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .addr110_out(addr110_out),
        .\addr_reg[0]_0 (HwReg_OutVideoFormat_channel_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_OutVideoFormat_channel(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg(CTRL_s_axi_U_n_38),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0(Block_entry_split_proc_U0_n_8),
        .in(Block_entry_split_proc_U0_ap_return_1),
        .\mOutPtr_reg[0]_0 (HwReg_OutVideoFormat_channel_U_n_5),
        .\mOutPtr_reg[0]_1 (MultiPixStream2AXIvideo_U0_n_12),
        .p_6_in(p_6_in_15),
        .p_9_in(p_9_in_16),
        .push(push_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w10_d4_S_10 HwReg_ROffset_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ROffset_channel(ap_sync_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel_reg(Block_entry_split_proc_U0_n_8),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel_reg_0(CTRL_s_axi_U_n_38),
        .empty_n_reg_0(HwReg_ROffset_channel_U_n_8),
        .in(Block_entry_split_proc_U0_ap_return_11),
        .out(HwReg_ROffset_channel_dout),
        .p_6_in(p_6_in_25),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S HwReg_height_c10_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln541_fu_273_p2),
        .D(Block_entry_split_proc_U0_ap_return_19),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .HwReg_height_c10_channel_empty_n(HwReg_height_c10_channel_empty_n),
        .Q(ap_CS_fsm_state5),
        .\SRL_SIG_reg[1][0] (CTRL_s_axi_U_n_38),
        .\SRL_SIG_reg[1][0]_0 (Block_entry_split_proc_U0_n_8),
        .\SRL_SIG_reg[1][10] (HwReg_height_c10_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg_i_2(HwReg_width_c6_channel_U_n_11),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_height_c10_channel(ap_sync_channel_write_HwReg_height_c10_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_height_c10_channel(ap_sync_reg_channel_write_HwReg_height_c10_channel),
        .full_n_reg_0(HwReg_height_c10_channel_U_n_7),
        .p_6_in(p_6_in_0),
        .push(push_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_11 HwReg_height_c7_U
       (.D(HwReg_height_c7_dout),
        .HwReg_height_c7_empty_n(HwReg_height_c7_empty_n),
        .HwReg_height_c7_full_n(HwReg_height_c7_full_n),
        .\SRL_SIG_reg[0][10] (v_csc_core_U0_n_29),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c8_dout),
        .v_hcresampler_core_U0_HwReg_height_read(v_hcresampler_core_U0_HwReg_height_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_12 HwReg_height_c8_U
       (.E(push_9),
        .HwReg_height_c8_empty_n(HwReg_height_c8_empty_n),
        .HwReg_height_c8_full_n(HwReg_height_c8_full_n),
        .Q(\SRL_SIG_reg[0]_6 ),
        .\SRL_SIG_reg[1][10] (\SRL_SIG_reg[1]_5 ),
        .\SRL_SIG_reg[1][10]_0 (HwReg_height_c8_dout),
        .\addr_reg[0]_0 (HwReg_height_c8_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c9_dout),
        .\mOutPtr_reg[2]_0 (v_csc_core_U0_n_29),
        .v_hcresampler_core_1_U0_HwReg_width_c4_write(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_13 HwReg_height_c9_U
       (.D(HwReg_height_c10_channel_dout),
        .E(push_11),
        .HwReg_height_c9_empty_n(HwReg_height_c9_empty_n),
        .HwReg_height_c9_full_n(HwReg_height_c9_full_n),
        .\SRL_SIG_reg[1][10] (HwReg_height_c9_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p_6_in(p_6_in_38),
        .p_9_in(p_9_in_10),
        .v_hcresampler_core_1_U0_HwReg_width_c4_write(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_14 HwReg_height_c_U
       (.D(HwReg_height_c_dout),
        .E(push_17),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_Height_read(MultiPixStream2AXIvideo_U0_Height_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c7_dout),
        .v_hcresampler_core_U0_HwReg_height_read(v_hcresampler_core_U0_HwReg_height_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_15 HwReg_width_c3_U
       (.CO(cmp36676_i_fu_250_p2),
        .D(HwReg_width_c3_dout),
        .HwReg_height_c7_empty_n(HwReg_height_c7_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c3_empty_n(HwReg_width_c3_empty_n),
        .HwReg_width_c3_full_n(HwReg_width_c3_full_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q(v_hcresampler_core_U0_n_8),
        .\SRL_SIG_reg[0][10] (v_csc_core_U0_n_29),
        .\SRL_SIG_reg[1][10] (add_ln767_fu_264_p2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c4_dout),
        .if_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .v_hcresampler_core_U0_HwReg_height_read(v_hcresampler_core_U0_HwReg_height_read),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_16 HwReg_width_c4_U
       (.E(push_9),
        .HwReg_width_c4_empty_n(HwReg_width_c4_empty_n),
        .HwReg_width_c4_full_n(HwReg_width_c4_full_n),
        .Q(\SRL_SIG_reg[0]_8 ),
        .\SRL_SIG_reg[1][10] (\SRL_SIG_reg[1]_7 ),
        .\SRL_SIG_reg[1][10]_0 (HwReg_width_c4_dout),
        .\addr_reg[0]_0 (HwReg_width_c4_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c5_dout),
        .\mOutPtr_reg[2]_0 (v_csc_core_U0_n_29),
        .v_hcresampler_core_1_U0_HwReg_width_c4_write(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_17 HwReg_width_c5_U
       (.CO(cmp36676_i_fu_235_p2),
        .D(HwReg_width_c5_dout),
        .E(push_11),
        .HwReg_height_c8_full_n(HwReg_height_c8_full_n),
        .HwReg_height_c9_empty_n(HwReg_height_c9_empty_n),
        .HwReg_width_c4_full_n(HwReg_width_c4_full_n),
        .HwReg_width_c5_empty_n(HwReg_width_c5_empty_n),
        .HwReg_width_c5_full_n(HwReg_width_c5_full_n),
        .Q(v_hcresampler_core_1_U0_n_8),
        .\SRL_SIG_reg[0][10] (HwReg_width_c6_channel_dout),
        .\SRL_SIG_reg[1][10] (add_ln767_fu_249_p2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(HwReg_width_c5_U_n_7),
        .empty_n_reg_1(push_9),
        .if_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .p_6_in(p_6_in_39),
        .p_9_in(p_9_in_12),
        .v_hcresampler_core_1_U0_HwReg_width_c4_write(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_18 HwReg_width_c6_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .CO(icmp_ln541_fu_273_p2),
        .D(Block_entry_split_proc_U0_ap_return_18),
        .E(push_11),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c10_channel_empty_n(HwReg_height_c10_channel_empty_n),
        .HwReg_height_c9_empty_n(HwReg_height_c9_empty_n),
        .HwReg_height_c9_full_n(HwReg_height_c9_full_n),
        .HwReg_width_c5_empty_n(HwReg_width_c5_empty_n),
        .HwReg_width_c5_full_n(HwReg_width_c5_full_n),
        .HwReg_width_c6_channel_empty_n(HwReg_width_c6_channel_empty_n),
        .Q({ap_CS_fsm_state5,AXIvideo2MultiPixStream_U0_n_12}),
        .\SRL_SIG_reg[1][0] (CTRL_s_axi_U_n_38),
        .\SRL_SIG_reg[1][0]_0 (Block_entry_split_proc_U0_n_8),
        .\SRL_SIG_reg[1][10] (HwReg_width_c6_channel_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_width_c6_channel(ap_sync_channel_write_HwReg_width_c6_channel),
        .ap_sync_reg_channel_write_HwReg_width_c6_channel(ap_sync_reg_channel_write_HwReg_width_c6_channel),
        .ap_sync_reg_channel_write_HwReg_width_c6_channel_reg(HwReg_width_c6_channel_U_n_11),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .empty_n_reg_0(HwReg_width_c6_channel_U_n_6),
        .p_6_in(p_6_in_1),
        .p_9_in(p_9_in_12),
        .p_9_in_0(p_9_in_10),
        .push(push_13),
        .v_hcresampler_core_1_U0_HwReg_width_c4_write(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w11_d2_S_19 HwReg_width_c_U
       (.D(HwReg_width_c_dout),
        .E(push_17),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .MultiPixStream2AXIvideo_U0_Height_read(MultiPixStream2AXIvideo_U0_Height_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c3_dout),
        .v_hcresampler_core_U0_HwReg_height_read(v_hcresampler_core_U0_HwReg_height_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.D(HwReg_width_c_dout),
        .E(MultiPixStream2AXIvideo_U0_n_23),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_9),
        .SR(MultiPixStream2AXIvideo_U0_Height_read),
        .ack_in_t_reg(MultiPixStream2AXIvideo_U0_n_21),
        .addr110_out(addr110_out),
        .addr_reg(addr_reg_18),
        .addr_reg_0_sp_1(MultiPixStream2AXIvideo_U0_n_20),
        .addr_reg_1_sp_1(MultiPixStream2AXIvideo_U0_n_16),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] ({stream_out_hresampled_U_n_9,stream_out_hresampled_U_n_10,stream_out_hresampled_U_n_11,stream_out_hresampled_U_n_12,stream_out_hresampled_U_n_13,stream_out_hresampled_U_n_14,stream_out_hresampled_U_n_15,stream_out_hresampled_U_n_16}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(MultiPixStream2AXIvideo_U0_n_17),
        .ap_rst_n_1(MultiPixStream2AXIvideo_U0_n_19),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\d_read_reg_22_reg[10] (HwReg_height_c_dout),
        .\data_p1_reg[23] (HwReg_OutVideoFormat_channel_U_n_8),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_22),
        .empty_n_reg_0(stream_out_hresampled_U_n_41),
        .\icmp_ln664_reg_380_reg[0] (MultiPixStream2AXIvideo_U0_n_5),
        .\mOutPtr_reg[0] (MultiPixStream2AXIvideo_U0_n_12),
        .\mOutPtr_reg[0]_0 (HwReg_OutVideoFormat_channel_U_n_5),
        .\mOutPtr_reg[4] (v_hcresampler_core_U0_n_38),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .out(stream_out_hresampled_dout),
        .p_6_in(p_6_in_15),
        .p_9_in(p_9_in_16),
        .p_9_in_0(p_9_in_14),
        .push(push_3),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_BOffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClampMin_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClipMax_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_GOffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K11_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K11_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K12_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K12_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K13_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K13_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K21_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K21_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K22_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K22_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K23_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K23_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K31_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K31_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K32_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K32_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K33_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K33_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ROffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_height_c10_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_height_c10_channel),
        .Q(ap_sync_reg_channel_write_HwReg_height_c10_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_width_c6_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_width_c6_channel),
        .Q(ap_sync_reg_channel_write_HwReg_width_c6_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .R(HwReg_ClampMin_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .R(HwReg_ClampMin_channel_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w1_d3_S bPassThru_422_or_420_In_loc_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln767_fu_263_p2),
        .Q(ap_CS_fsm_state2_41),
        .\addr_reg[0]_0 (bPassThru_422_or_420_In_loc_channel_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .if_din(Block_entry_split_proc_U0_ap_return_16),
        .if_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_38),
        .\mOutPtr_reg[1]_1 (Block_entry_split_proc_U0_n_8),
        .p_6_in(p_6_in_40),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w1_d5_S bPassThru_422_or_420_Out_loc_channel_U
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .Block_entry_split_proc_U0_ap_start(Block_entry_split_proc_U0_ap_start),
        .CO(icmp_ln767_fu_278_p2),
        .E(push_17),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c10_channel_empty_n(HwReg_height_c10_channel_empty_n),
        .HwReg_height_c7_empty_n(HwReg_height_c7_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c3_empty_n(HwReg_width_c3_empty_n),
        .HwReg_width_c6_channel_empty_n(HwReg_width_c6_channel_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2_46,v_hcresampler_core_U0_n_8}),
        .addr110_out(addr110_out_44),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(CTRL_s_axi_U_n_38),
        .ap_done_reg_i_2_0(Block_entry_split_proc_U0_n_8),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg(bPassThru_422_or_420_Out_loc_channel_U_n_9),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .if_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .int_ap_idle_i_2_0(AXIvideo2MultiPixStream_U0_n_12),
        .int_ap_idle_reg(HwReg_ClipMax_channel_U_n_8),
        .int_ap_idle_reg_0(HwReg_K31_channel_U_n_8),
        .int_ap_idle_reg_1(HwReg_K12_channel_U_n_8),
        .int_ap_idle_reg_2(MultiPixStream2AXIvideo_U0_n_9),
        .\mOutPtr_reg[1]_0 (ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_21),
        .p_6_in(p_6_in_45),
        .\select_ln765_reg_523_reg[1] (bPassThru_422_or_420_Out_loc_channel_U_n_8),
        .\select_ln765_reg_523_reg[1]_0 (Block_entry_split_proc_U0_ap_return_17),
        .\select_ln765_reg_523_reg[1]_1 (v_hcresampler_core_U0_n_5),
        .v_hcresampler_core_U0_HwReg_height_read(v_hcresampler_core_U0_HwReg_height_read),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S stream_csc_U
       (.E(v_csc_core_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(v_csc_core_U0_n_11),
        .in(v_csc_core_U0_stream_csc_din),
        .out(stream_csc_dout),
        .p_6_in(p_6_in_34),
        .p_9_in(p_9_in_43),
        .push(push_33),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_20 stream_in_U
       (.AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .E(AXIvideo2MultiPixStream_U0_n_41),
        .\addr_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_46),
        .\addr_reg[2]_0 (AXIvideo2MultiPixStream_U0_n_43),
        .\addr_reg[2]_1 (AXIvideo2MultiPixStream_U0_n_10),
        .ap_block_pp0_stage0_11001__0(\grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .out(stream_in_dout),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_1_U0_stream_in_read(v_hcresampler_core_1_U0_stream_in_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_21 stream_in_hresampled_U
       (.E(v_csc_core_U0_n_5),
        .\addr_reg[0]_0 (v_hcresampler_core_1_U0_n_41),
        .\addr_reg[1]_0 (addr_reg),
        .\addr_reg[1]_1 (v_hcresampler_core_1_U0_n_37),
        .\addr_reg[3]_0 (v_hcresampler_core_1_U0_n_38),
        .\addr_reg[3]_1 (v_hcresampler_core_1_U0_n_40),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(v_csc_core_U0_n_7),
        .in(v_hcresampler_core_1_U0_stream_in_hresampled_din),
        .\mOutPtr_reg[2]_0 (stream_in_hresampled_U_n_9),
        .out(stream_in_hresampled_dout),
        .p_6_in(p_6_in_36),
        .p_9_in(p_9_in_37),
        .push(push_35),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_fifo_w24_d16_S_22 stream_out_hresampled_U
       (.E(MultiPixStream2AXIvideo_U0_n_23),
        .\addr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_20),
        .\addr_reg[1]_0 (addr_reg_18),
        .\addr_reg[1]_1 (MultiPixStream2AXIvideo_U0_n_16),
        .\addr_reg[3]_0 (MultiPixStream2AXIvideo_U0_n_17),
        .\addr_reg[3]_1 (MultiPixStream2AXIvideo_U0_n_19),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] (HwReg_OutVideoFormat_channel_U_n_8),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0 (MultiPixStream2AXIvideo_U0_n_5),
        .empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_22),
        .full_n_reg_0(v_hcresampler_core_U0_n_38),
        .full_n_reg_1(MultiPixStream2AXIvideo_U0_n_21),
        .\icmp_ln664_reg_380_reg[0] ({stream_out_hresampled_U_n_9,stream_out_hresampled_U_n_10,stream_out_hresampled_U_n_11,stream_out_hresampled_U_n_12,stream_out_hresampled_U_n_13,stream_out_hresampled_U_n_14,stream_out_hresampled_U_n_15,stream_out_hresampled_U_n_16}),
        .in(v_hcresampler_core_U0_stream_out_hresampled_din),
        .\mOutPtr_reg[2]_0 (stream_out_hresampled_U_n_41),
        .out(stream_out_hresampled_dout),
        .p_9_in(p_9_in_14),
        .push(push_42),
        .reset(ap_rst_n_inv),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_csc_core v_csc_core_U0
       (.BOffset_read(HwReg_BOffset_channel_dout),
        .Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(icmp_ln134_fu_285_p2),
        .E(v_csc_core_U0_n_5),
        .GOffset_read(HwReg_GOffset_channel_dout),
        .HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .HwReg_height_c7_full_n(HwReg_height_c7_full_n),
        .HwReg_height_c8_empty_n(HwReg_height_c8_empty_n),
        .HwReg_width_c3_full_n(HwReg_width_c3_full_n),
        .HwReg_width_c4_empty_n(HwReg_width_c4_empty_n),
        .K12_read(HwReg_K12_channel_dout),
        .K22_read(HwReg_K22_channel_dout),
        .K32_read(HwReg_K32_channel_dout),
        .Q({ap_CS_fsm_state2,v_csc_core_U0_n_14}),
        .ROffset_read(HwReg_ROffset_channel_dout),
        .\add_ln134_1_reg_385_reg[0]_0 (HwReg_height_c8_U_n_7),
        .\add_ln134_1_reg_385_reg[10]_0 ({HwReg_height_c8_dout[10:8],HwReg_height_c8_dout[0]}),
        .\add_ln134_1_reg_385_reg[11]_0 (\SRL_SIG_reg[0]_6 ),
        .\add_ln134_1_reg_385_reg[11]_1 (\SRL_SIG_reg[1]_5 ),
        .\add_ln134_reg_380_reg[0]_0 (HwReg_width_c4_U_n_7),
        .\add_ln134_reg_380_reg[10]_0 ({HwReg_width_c4_dout[10:8],HwReg_width_c4_dout[0]}),
        .\add_ln134_reg_380_reg[11]_0 (\SRL_SIG_reg[0]_8 ),
        .\add_ln134_reg_380_reg[11]_1 (\SRL_SIG_reg[1]_7 ),
        .\ap_CS_fsm_reg[0]_0 (v_csc_core_U0_n_29),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(v_csc_core_U0_n_6),
        .ap_enable_reg_pp0_iter1_reg_0(v_csc_core_U0_n_11),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .empty_n_reg(v_csc_core_U0_n_7),
        .empty_n_reg_0(v_csc_core_U0_n_8),
        .empty_n_reg_1(v_hcresampler_core_1_U0_n_44),
        .empty_n_reg_2(stream_in_hresampled_U_n_9),
        .mul_ln192_2_reg_776_reg(HwReg_K11_channel_dout),
        .mul_ln194_1_reg_782_reg(HwReg_K23_channel_dout),
        .mul_ln194_2_reg_788_reg(HwReg_K21_channel_dout),
        .mul_ln196_1_reg_794_reg(HwReg_K33_channel_dout),
        .mul_ln196_2_reg_800_reg(HwReg_K31_channel_dout),
        .out(HwReg_K13_channel_dout),
        .p_6_in(p_6_in_34),
        .p_6_in_0(p_6_in_32),
        .p_6_in_1(p_6_in_31),
        .p_6_in_10(p_6_in_22),
        .p_6_in_11(p_6_in_21),
        .p_6_in_12(p_6_in_20),
        .p_6_in_13(p_6_in_19),
        .p_6_in_2(p_6_in_30),
        .p_6_in_3(p_6_in_29),
        .p_6_in_4(p_6_in_28),
        .p_6_in_5(p_6_in_27),
        .p_6_in_6(p_6_in_26),
        .p_6_in_7(p_6_in_25),
        .p_6_in_8(p_6_in_24),
        .p_6_in_9(p_6_in_23),
        .\p_read12_cast_cast_reg_668_reg[7] (HwReg_ClampMin_channel_dout),
        .\p_read13_cast_cast_reg_661_reg[7] (HwReg_ClipMax_channel_dout),
        .push(push_33),
        .stream_csc_din(v_csc_core_U0_stream_csc_din),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_dout(stream_in_hresampled_dout),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_hcresampler_core_1 v_hcresampler_core_1_U0
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(cmp36676_i_fu_235_p2),
        .D(add_ln767_fu_249_p2),
        .E(v_hcresampler_core_1_U0_stream_in_read),
        .HwReg_height_c8_full_n(HwReg_height_c8_full_n),
        .HwReg_height_c9_empty_n(HwReg_height_c9_empty_n),
        .HwReg_width_c4_full_n(HwReg_width_c4_full_n),
        .HwReg_width_c5_empty_n(HwReg_width_c5_empty_n),
        .\HwReg_width_read_reg_428_reg[10]_0 (HwReg_width_c5_dout),
        .Q({ap_CS_fsm_state2_41,v_hcresampler_core_1_U0_n_8}),
        .\addr_reg[0] (v_hcresampler_core_1_U0_n_41),
        .\addr_reg[0]_0 (stream_in_hresampled_U_n_9),
        .\addr_reg[1] (v_hcresampler_core_1_U0_n_37),
        .\addr_reg[1]_0 (addr_reg),
        .\addr_reg[1]_1 (v_csc_core_U0_n_6),
        .\ap_CS_fsm_reg[0]_0 (HwReg_width_c5_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(v_hcresampler_core_1_U0_n_38),
        .ap_rst_n_1(v_hcresampler_core_1_U0_n_40),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .full_n_reg(v_hcresampler_core_1_U0_n_44),
        .full_n_reg_0(push_11),
        .if_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .in(v_hcresampler_core_1_U0_stream_in_hresampled_din),
        .\loopHeight_reg_423_reg[10]_0 (HwReg_height_c9_dout),
        .\loopHeight_reg_423_reg[9]_0 (icmp_ln767_fu_263_p2),
        .out(stream_in_dout),
        .p_6_in(p_6_in_40),
        .p_6_in_0(p_6_in_39),
        .p_6_in_1(p_6_in_38),
        .p_6_in_2(p_6_in_36),
        .p_9_in(p_9_in_37),
        .push(push_35),
        .\select_ln765_reg_433_reg[2]_0 (bPassThru_422_or_420_In_loc_channel_U_n_8),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .v_hcresampler_core_1_U0_HwReg_width_c4_write(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_hcresampler_core v_hcresampler_core_U0
       (.Block_entry_split_proc_U0_ap_done(Block_entry_split_proc_U0_ap_done),
        .CO(cmp36676_i_fu_250_p2),
        .D(add_ln767_fu_264_p2),
        .E(v_hcresampler_core_U0_stream_csc_read),
        .\HwReg_width_read_reg_518_reg[10]_0 (HwReg_width_c3_dout),
        .Q({ap_CS_fsm_state2_46,v_hcresampler_core_U0_n_8}),
        .addr110_out(addr110_out_44),
        .\addr_reg[1] (v_csc_core_U0_n_11),
        .\ap_CS_fsm_reg[3]_0 (v_hcresampler_core_U0_n_38),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .full_n_reg(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .if_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .in(v_hcresampler_core_U0_stream_out_hresampled_din),
        .\loopHeight_reg_513_reg[10]_0 (HwReg_height_c7_dout),
        .\loopHeight_reg_513_reg[9]_0 (icmp_ln767_fu_278_p2),
        .out(stream_csc_dout),
        .p_6_in(p_6_in_45),
        .p_9_in(p_9_in_43),
        .push(push_42),
        .\select_ln765_reg_523_reg[1]_0 (v_hcresampler_core_U0_n_5),
        .\select_ln765_reg_523_reg[1]_1 (bPassThru_422_or_420_Out_loc_channel_U_n_8),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .v_hcresampler_core_U0_HwReg_height_read(v_hcresampler_core_U0_HwReg_height_read),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_csc_core
   (E,
    ap_enable_reg_pp0_iter1_reg,
    empty_n_reg,
    empty_n_reg_0,
    p_6_in,
    push,
    ap_enable_reg_pp0_iter1_reg_0,
    p_6_in_0,
    Q,
    CO,
    p_6_in_1,
    p_6_in_2,
    p_6_in_3,
    p_6_in_4,
    p_6_in_5,
    p_6_in_6,
    p_6_in_7,
    p_6_in_8,
    p_6_in_9,
    p_6_in_10,
    p_6_in_11,
    p_6_in_12,
    p_6_in_13,
    \ap_CS_fsm_reg[0]_0 ,
    stream_csc_din,
    v_csc_core_U0_ap_ready,
    ap_clk,
    stream_in_hresampled_empty_n,
    stream_csc_full_n,
    empty_n_reg_1,
    empty_n_reg_2,
    stream_csc_empty_n,
    v_hcresampler_core_U0_stream_csc_read,
    HwReg_ClampMin_channel_empty_n,
    Block_entry_split_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    HwReg_ClampMin_channel_full_n,
    HwReg_GOffset_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    HwReg_GOffset_channel_full_n,
    HwReg_K11_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    HwReg_K11_channel_full_n,
    HwReg_K13_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    HwReg_K13_channel_full_n,
    HwReg_K22_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    HwReg_K22_channel_full_n,
    HwReg_K31_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    HwReg_K31_channel_full_n,
    HwReg_K33_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    HwReg_K33_channel_full_n,
    HwReg_ROffset_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    HwReg_ROffset_channel_full_n,
    HwReg_K32_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    HwReg_K32_channel_full_n,
    HwReg_K23_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    HwReg_K23_channel_full_n,
    HwReg_K21_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    HwReg_K21_channel_full_n,
    HwReg_K12_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    HwReg_K12_channel_full_n,
    HwReg_ClipMax_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    HwReg_ClipMax_channel_full_n,
    HwReg_BOffset_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    HwReg_BOffset_channel_full_n,
    v_csc_core_U0_ap_start,
    HwReg_height_c7_full_n,
    HwReg_width_c3_full_n,
    HwReg_width_c4_empty_n,
    HwReg_height_c8_empty_n,
    \add_ln134_reg_380_reg[0]_0 ,
    \add_ln134_reg_380_reg[11]_0 ,
    \add_ln134_reg_380_reg[11]_1 ,
    \add_ln134_reg_380_reg[10]_0 ,
    ap_rst_n_inv,
    ROffset_read,
    K12_read,
    stream_in_hresampled_dout,
    out,
    mul_ln192_2_reg_776_reg,
    \p_read13_cast_cast_reg_661_reg[7] ,
    \p_read12_cast_cast_reg_668_reg[7] ,
    GOffset_read,
    K22_read,
    mul_ln194_1_reg_782_reg,
    mul_ln194_2_reg_788_reg,
    BOffset_read,
    K32_read,
    mul_ln196_1_reg_794_reg,
    mul_ln196_2_reg_800_reg,
    \add_ln134_1_reg_385_reg[0]_0 ,
    \add_ln134_1_reg_385_reg[11]_0 ,
    \add_ln134_1_reg_385_reg[11]_1 ,
    \add_ln134_1_reg_385_reg[10]_0 ,
    ap_rst_n);
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg;
  output empty_n_reg;
  output [0:0]empty_n_reg_0;
  output p_6_in;
  output push;
  output ap_enable_reg_pp0_iter1_reg_0;
  output p_6_in_0;
  output [1:0]Q;
  output [0:0]CO;
  output p_6_in_1;
  output p_6_in_2;
  output p_6_in_3;
  output p_6_in_4;
  output p_6_in_5;
  output p_6_in_6;
  output p_6_in_7;
  output p_6_in_8;
  output p_6_in_9;
  output p_6_in_10;
  output p_6_in_11;
  output p_6_in_12;
  output p_6_in_13;
  output \ap_CS_fsm_reg[0]_0 ;
  output [23:0]stream_csc_din;
  output v_csc_core_U0_ap_ready;
  input ap_clk;
  input stream_in_hresampled_empty_n;
  input stream_csc_full_n;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input stream_csc_empty_n;
  input v_hcresampler_core_U0_stream_csc_read;
  input HwReg_ClampMin_channel_empty_n;
  input Block_entry_split_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input HwReg_ClampMin_channel_full_n;
  input HwReg_GOffset_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input HwReg_GOffset_channel_full_n;
  input HwReg_K11_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input HwReg_K11_channel_full_n;
  input HwReg_K13_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input HwReg_K13_channel_full_n;
  input HwReg_K22_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input HwReg_K22_channel_full_n;
  input HwReg_K31_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input HwReg_K31_channel_full_n;
  input HwReg_K33_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input HwReg_K33_channel_full_n;
  input HwReg_ROffset_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input HwReg_ROffset_channel_full_n;
  input HwReg_K32_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input HwReg_K32_channel_full_n;
  input HwReg_K23_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input HwReg_K23_channel_full_n;
  input HwReg_K21_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input HwReg_K21_channel_full_n;
  input HwReg_K12_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input HwReg_K12_channel_full_n;
  input HwReg_ClipMax_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input HwReg_ClipMax_channel_full_n;
  input HwReg_BOffset_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input HwReg_BOffset_channel_full_n;
  input v_csc_core_U0_ap_start;
  input HwReg_height_c7_full_n;
  input HwReg_width_c3_full_n;
  input HwReg_width_c4_empty_n;
  input HwReg_height_c8_empty_n;
  input \add_ln134_reg_380_reg[0]_0 ;
  input [10:0]\add_ln134_reg_380_reg[11]_0 ;
  input [10:0]\add_ln134_reg_380_reg[11]_1 ;
  input [3:0]\add_ln134_reg_380_reg[10]_0 ;
  input ap_rst_n_inv;
  input [9:0]ROffset_read;
  input [15:0]K12_read;
  input [23:0]stream_in_hresampled_dout;
  input [15:0]out;
  input [15:0]mul_ln192_2_reg_776_reg;
  input [7:0]\p_read13_cast_cast_reg_661_reg[7] ;
  input [7:0]\p_read12_cast_cast_reg_668_reg[7] ;
  input [9:0]GOffset_read;
  input [15:0]K22_read;
  input [15:0]mul_ln194_1_reg_782_reg;
  input [15:0]mul_ln194_2_reg_788_reg;
  input [9:0]BOffset_read;
  input [15:0]K32_read;
  input [15:0]mul_ln196_1_reg_794_reg;
  input [15:0]mul_ln196_2_reg_800_reg;
  input \add_ln134_1_reg_385_reg[0]_0 ;
  input [10:0]\add_ln134_1_reg_385_reg[11]_0 ;
  input [10:0]\add_ln134_1_reg_385_reg[11]_1 ;
  input [3:0]\add_ln134_1_reg_385_reg[10]_0 ;
  input ap_rst_n;

  wire [9:0]BOffset_read;
  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire [0:0]E;
  wire [9:0]GOffset_read;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_height_c7_full_n;
  wire HwReg_height_c8_empty_n;
  wire HwReg_width_c3_full_n;
  wire HwReg_width_c4_empty_n;
  wire [15:0]K12_read;
  wire [15:0]K22_read;
  wire [15:0]K32_read;
  wire [1:0]Q;
  wire [9:0]ROffset_read;
  wire [11:0]add_ln134_1_fu_271_p2;
  wire [11:0]add_ln134_1_reg_385;
  wire \add_ln134_1_reg_385[11]_i_2_n_5 ;
  wire \add_ln134_1_reg_385[3]_i_2_n_5 ;
  wire \add_ln134_1_reg_385[4]_i_2_n_5 ;
  wire \add_ln134_1_reg_385[5]_i_2_n_5 ;
  wire \add_ln134_1_reg_385[6]_i_2_n_5 ;
  wire \add_ln134_1_reg_385[7]_i_2_n_5 ;
  wire \add_ln134_1_reg_385[8]_i_2_n_5 ;
  wire \add_ln134_1_reg_385_reg[0]_0 ;
  wire [3:0]\add_ln134_1_reg_385_reg[10]_0 ;
  wire [10:0]\add_ln134_1_reg_385_reg[11]_0 ;
  wire [10:0]\add_ln134_1_reg_385_reg[11]_1 ;
  wire [11:0]add_ln134_fu_261_p2;
  wire [11:0]add_ln134_reg_380;
  wire \add_ln134_reg_380[11]_i_4_n_5 ;
  wire \add_ln134_reg_380[3]_i_2_n_5 ;
  wire \add_ln134_reg_380[4]_i_2_n_5 ;
  wire \add_ln134_reg_380[5]_i_2_n_5 ;
  wire \add_ln134_reg_380[6]_i_2_n_5 ;
  wire \add_ln134_reg_380[7]_i_2_n_5 ;
  wire \add_ln134_reg_380[8]_i_2_n_5 ;
  wire \add_ln134_reg_380_reg[0]_0 ;
  wire [3:0]\add_ln134_reg_380_reg[10]_0 ;
  wire [10:0]\add_ln134_reg_380_reg[11]_0 ;
  wire [10:0]\add_ln134_reg_380_reg[11]_1 ;
  wire \ap_CS_fsm[2]_i_4__0_n_5 ;
  wire \ap_CS_fsm[2]_i_5__0_n_5 ;
  wire \ap_CS_fsm[2]_i_6__0_n_5 ;
  wire \ap_CS_fsm[2]_i_7_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_8 ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire empty_n_reg;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_n_14;
  wire [15:0]mul_ln192_2_reg_776_reg;
  wire [15:0]mul_ln194_1_reg_782_reg;
  wire [15:0]mul_ln194_2_reg_788_reg;
  wire [15:0]mul_ln196_1_reg_794_reg;
  wire [15:0]mul_ln196_2_reg_800_reg;
  wire [15:0]out;
  wire p_6_in;
  wire p_6_in_0;
  wire p_6_in_1;
  wire p_6_in_10;
  wire p_6_in_11;
  wire p_6_in_12;
  wire p_6_in_13;
  wire p_6_in_2;
  wire p_6_in_3;
  wire p_6_in_4;
  wire p_6_in_5;
  wire p_6_in_6;
  wire p_6_in_7;
  wire p_6_in_8;
  wire p_6_in_9;
  wire [7:0]\p_read12_cast_cast_reg_668_reg[7] ;
  wire [7:0]\p_read13_cast_cast_reg_661_reg[7] ;
  wire push;
  wire [23:0]stream_csc_din;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire [23:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire [21:12]thr_add131_cast;
  wire [9:0]thr_add1_reg_370_reg;
  wire [9:0]thr_add3_reg_375_reg;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire \y_fu_92[0]_i_3_n_5 ;
  wire [11:0]y_fu_92_reg;
  wire \y_fu_92_reg[0]_i_2_n_10 ;
  wire \y_fu_92_reg[0]_i_2_n_11 ;
  wire \y_fu_92_reg[0]_i_2_n_12 ;
  wire \y_fu_92_reg[0]_i_2_n_5 ;
  wire \y_fu_92_reg[0]_i_2_n_6 ;
  wire \y_fu_92_reg[0]_i_2_n_7 ;
  wire \y_fu_92_reg[0]_i_2_n_8 ;
  wire \y_fu_92_reg[0]_i_2_n_9 ;
  wire \y_fu_92_reg[4]_i_1_n_10 ;
  wire \y_fu_92_reg[4]_i_1_n_11 ;
  wire \y_fu_92_reg[4]_i_1_n_12 ;
  wire \y_fu_92_reg[4]_i_1_n_5 ;
  wire \y_fu_92_reg[4]_i_1_n_6 ;
  wire \y_fu_92_reg[4]_i_1_n_7 ;
  wire \y_fu_92_reg[4]_i_1_n_8 ;
  wire \y_fu_92_reg[4]_i_1_n_9 ;
  wire \y_fu_92_reg[8]_i_1_n_10 ;
  wire \y_fu_92_reg[8]_i_1_n_11 ;
  wire \y_fu_92_reg[8]_i_1_n_12 ;
  wire \y_fu_92_reg[8]_i_1_n_6 ;
  wire \y_fu_92_reg[8]_i_1_n_7 ;
  wire \y_fu_92_reg[8]_i_1_n_8 ;
  wire \y_fu_92_reg[8]_i_1_n_9 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_92_reg[8]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h1B)) 
    \add_ln134_1_reg_385[0]_i_1 
       (.I0(\add_ln134_1_reg_385_reg[0]_0 ),
        .I1(\add_ln134_1_reg_385_reg[11]_0 [0]),
        .I2(\add_ln134_1_reg_385_reg[11]_1 [0]),
        .O(add_ln134_1_fu_271_p2[0]));
  LUT6 #(
    .INIT(64'h7F7F77FF80808800)) 
    \add_ln134_1_reg_385[10]_i_1 
       (.I0(\add_ln134_1_reg_385_reg[10]_0 [1]),
        .I1(\add_ln134_1_reg_385[11]_i_2_n_5 ),
        .I2(\add_ln134_1_reg_385_reg[11]_1 [9]),
        .I3(\add_ln134_1_reg_385_reg[11]_0 [9]),
        .I4(\add_ln134_1_reg_385_reg[0]_0 ),
        .I5(\add_ln134_1_reg_385_reg[10]_0 [3]),
        .O(add_ln134_1_fu_271_p2[10]));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \add_ln134_1_reg_385[11]_i_1 
       (.I0(\add_ln134_1_reg_385_reg[0]_0 ),
        .I1(\add_ln134_1_reg_385_reg[11]_0 [10]),
        .I2(\add_ln134_1_reg_385_reg[11]_1 [10]),
        .I3(\add_ln134_1_reg_385_reg[10]_0 [1]),
        .I4(\add_ln134_1_reg_385[11]_i_2_n_5 ),
        .I5(\add_ln134_1_reg_385_reg[10]_0 [2]),
        .O(add_ln134_1_fu_271_p2[11]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_1_reg_385[11]_i_2 
       (.I0(\add_ln134_1_reg_385_reg[11]_0 [7]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [7]),
        .I2(\add_ln134_1_reg_385[7]_i_2_n_5 ),
        .I3(\add_ln134_1_reg_385_reg[11]_1 [6]),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [6]),
        .I5(\add_ln134_1_reg_385_reg[0]_0 ),
        .O(\add_ln134_1_reg_385[11]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \add_ln134_1_reg_385[1]_i_1 
       (.I0(\add_ln134_1_reg_385_reg[11]_0 [0]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [0]),
        .I2(\add_ln134_1_reg_385_reg[0]_0 ),
        .I3(\add_ln134_1_reg_385_reg[11]_0 [1]),
        .I4(\add_ln134_1_reg_385_reg[11]_1 [1]),
        .O(add_ln134_1_fu_271_p2[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_1_reg_385[2]_i_1 
       (.I0(\add_ln134_1_reg_385_reg[10]_0 [0]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [1]),
        .I2(\add_ln134_1_reg_385_reg[11]_0 [1]),
        .I3(\add_ln134_1_reg_385_reg[0]_0 ),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [2]),
        .I5(\add_ln134_1_reg_385_reg[11]_1 [2]),
        .O(add_ln134_1_fu_271_p2[2]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_1_reg_385[3]_i_1 
       (.I0(\add_ln134_1_reg_385[3]_i_2_n_5 ),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [2]),
        .I2(\add_ln134_1_reg_385_reg[11]_0 [2]),
        .I3(\add_ln134_1_reg_385_reg[0]_0 ),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [3]),
        .I5(\add_ln134_1_reg_385_reg[11]_1 [3]),
        .O(add_ln134_1_fu_271_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \add_ln134_1_reg_385[3]_i_2 
       (.I0(\add_ln134_1_reg_385_reg[11]_0 [1]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [1]),
        .I2(\add_ln134_1_reg_385_reg[0]_0 ),
        .I3(\add_ln134_1_reg_385_reg[11]_0 [0]),
        .I4(\add_ln134_1_reg_385_reg[11]_1 [0]),
        .O(\add_ln134_1_reg_385[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_1_reg_385[4]_i_1 
       (.I0(\add_ln134_1_reg_385[4]_i_2_n_5 ),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [3]),
        .I2(\add_ln134_1_reg_385_reg[11]_0 [3]),
        .I3(\add_ln134_1_reg_385_reg[0]_0 ),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [4]),
        .I5(\add_ln134_1_reg_385_reg[11]_1 [4]),
        .O(add_ln134_1_fu_271_p2[4]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_1_reg_385[4]_i_2 
       (.I0(\add_ln134_1_reg_385_reg[11]_0 [2]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [2]),
        .I2(\add_ln134_1_reg_385_reg[10]_0 [0]),
        .I3(\add_ln134_1_reg_385_reg[11]_1 [1]),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [1]),
        .I5(\add_ln134_1_reg_385_reg[0]_0 ),
        .O(\add_ln134_1_reg_385[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_1_reg_385[5]_i_1 
       (.I0(\add_ln134_1_reg_385[5]_i_2_n_5 ),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [4]),
        .I2(\add_ln134_1_reg_385_reg[11]_0 [4]),
        .I3(\add_ln134_1_reg_385_reg[0]_0 ),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [5]),
        .I5(\add_ln134_1_reg_385_reg[11]_1 [5]),
        .O(add_ln134_1_fu_271_p2[5]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_1_reg_385[5]_i_2 
       (.I0(\add_ln134_1_reg_385_reg[11]_0 [3]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [3]),
        .I2(\add_ln134_1_reg_385[3]_i_2_n_5 ),
        .I3(\add_ln134_1_reg_385_reg[11]_1 [2]),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [2]),
        .I5(\add_ln134_1_reg_385_reg[0]_0 ),
        .O(\add_ln134_1_reg_385[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_1_reg_385[6]_i_1 
       (.I0(\add_ln134_1_reg_385[6]_i_2_n_5 ),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [5]),
        .I2(\add_ln134_1_reg_385_reg[11]_0 [5]),
        .I3(\add_ln134_1_reg_385_reg[0]_0 ),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [6]),
        .I5(\add_ln134_1_reg_385_reg[11]_1 [6]),
        .O(add_ln134_1_fu_271_p2[6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_1_reg_385[6]_i_2 
       (.I0(\add_ln134_1_reg_385_reg[11]_0 [4]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [4]),
        .I2(\add_ln134_1_reg_385[4]_i_2_n_5 ),
        .I3(\add_ln134_1_reg_385_reg[11]_1 [3]),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [3]),
        .I5(\add_ln134_1_reg_385_reg[0]_0 ),
        .O(\add_ln134_1_reg_385[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_1_reg_385[7]_i_1 
       (.I0(\add_ln134_1_reg_385[7]_i_2_n_5 ),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [6]),
        .I2(\add_ln134_1_reg_385_reg[11]_0 [6]),
        .I3(\add_ln134_1_reg_385_reg[0]_0 ),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [7]),
        .I5(\add_ln134_1_reg_385_reg[11]_1 [7]),
        .O(add_ln134_1_fu_271_p2[7]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_1_reg_385[7]_i_2 
       (.I0(\add_ln134_1_reg_385_reg[11]_0 [5]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [5]),
        .I2(\add_ln134_1_reg_385[5]_i_2_n_5 ),
        .I3(\add_ln134_1_reg_385_reg[11]_1 [4]),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [4]),
        .I5(\add_ln134_1_reg_385_reg[0]_0 ),
        .O(\add_ln134_1_reg_385[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_1_reg_385[8]_i_1 
       (.I0(\add_ln134_1_reg_385[8]_i_2_n_5 ),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [7]),
        .I2(\add_ln134_1_reg_385_reg[11]_0 [7]),
        .I3(\add_ln134_1_reg_385_reg[0]_0 ),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [8]),
        .I5(\add_ln134_1_reg_385_reg[11]_1 [8]),
        .O(add_ln134_1_fu_271_p2[8]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_1_reg_385[8]_i_2 
       (.I0(\add_ln134_1_reg_385_reg[11]_0 [6]),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [6]),
        .I2(\add_ln134_1_reg_385[6]_i_2_n_5 ),
        .I3(\add_ln134_1_reg_385_reg[11]_1 [5]),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [5]),
        .I5(\add_ln134_1_reg_385_reg[0]_0 ),
        .O(\add_ln134_1_reg_385[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_1_reg_385[9]_i_1 
       (.I0(\add_ln134_1_reg_385[11]_i_2_n_5 ),
        .I1(\add_ln134_1_reg_385_reg[11]_1 [8]),
        .I2(\add_ln134_1_reg_385_reg[11]_0 [8]),
        .I3(\add_ln134_1_reg_385_reg[0]_0 ),
        .I4(\add_ln134_1_reg_385_reg[11]_0 [9]),
        .I5(\add_ln134_1_reg_385_reg[11]_1 [9]),
        .O(add_ln134_1_fu_271_p2[9]));
  FDRE \add_ln134_1_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[0]),
        .Q(add_ln134_1_reg_385[0]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[10]),
        .Q(add_ln134_1_reg_385[10]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[11]),
        .Q(add_ln134_1_reg_385[11]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[1]),
        .Q(add_ln134_1_reg_385[1]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[2]),
        .Q(add_ln134_1_reg_385[2]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[3]),
        .Q(add_ln134_1_reg_385[3]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[4]),
        .Q(add_ln134_1_reg_385[4]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[5]),
        .Q(add_ln134_1_reg_385[5]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[6]),
        .Q(add_ln134_1_reg_385[6]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[7]),
        .Q(add_ln134_1_reg_385[7]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[8]),
        .Q(add_ln134_1_reg_385[8]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_385_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_271_p2[9]),
        .Q(add_ln134_1_reg_385[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1B)) 
    \add_ln134_reg_380[0]_i_1 
       (.I0(\add_ln134_reg_380_reg[0]_0 ),
        .I1(\add_ln134_reg_380_reg[11]_0 [0]),
        .I2(\add_ln134_reg_380_reg[11]_1 [0]),
        .O(add_ln134_fu_261_p2[0]));
  LUT6 #(
    .INIT(64'h7F7F77FF80808800)) 
    \add_ln134_reg_380[10]_i_1 
       (.I0(\add_ln134_reg_380_reg[10]_0 [1]),
        .I1(\add_ln134_reg_380[11]_i_4_n_5 ),
        .I2(\add_ln134_reg_380_reg[11]_1 [9]),
        .I3(\add_ln134_reg_380_reg[11]_0 [9]),
        .I4(\add_ln134_reg_380_reg[0]_0 ),
        .I5(\add_ln134_reg_380_reg[10]_0 [3]),
        .O(add_ln134_fu_261_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln134_reg_380[11]_i_1 
       (.I0(Q[0]),
        .I1(v_csc_core_U0_ap_start),
        .I2(HwReg_height_c7_full_n),
        .I3(HwReg_width_c3_full_n),
        .I4(HwReg_width_c4_empty_n),
        .I5(HwReg_height_c8_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \add_ln134_reg_380[11]_i_2 
       (.I0(\add_ln134_reg_380_reg[0]_0 ),
        .I1(\add_ln134_reg_380_reg[11]_0 [10]),
        .I2(\add_ln134_reg_380_reg[11]_1 [10]),
        .I3(\add_ln134_reg_380_reg[10]_0 [1]),
        .I4(\add_ln134_reg_380[11]_i_4_n_5 ),
        .I5(\add_ln134_reg_380_reg[10]_0 [2]),
        .O(add_ln134_fu_261_p2[11]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_reg_380[11]_i_4 
       (.I0(\add_ln134_reg_380_reg[11]_0 [7]),
        .I1(\add_ln134_reg_380_reg[11]_1 [7]),
        .I2(\add_ln134_reg_380[7]_i_2_n_5 ),
        .I3(\add_ln134_reg_380_reg[11]_1 [6]),
        .I4(\add_ln134_reg_380_reg[11]_0 [6]),
        .I5(\add_ln134_reg_380_reg[0]_0 ),
        .O(\add_ln134_reg_380[11]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \add_ln134_reg_380[1]_i_1 
       (.I0(\add_ln134_reg_380_reg[11]_0 [0]),
        .I1(\add_ln134_reg_380_reg[11]_1 [0]),
        .I2(\add_ln134_reg_380_reg[0]_0 ),
        .I3(\add_ln134_reg_380_reg[11]_0 [1]),
        .I4(\add_ln134_reg_380_reg[11]_1 [1]),
        .O(add_ln134_fu_261_p2[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_reg_380[2]_i_1 
       (.I0(\add_ln134_reg_380_reg[10]_0 [0]),
        .I1(\add_ln134_reg_380_reg[11]_1 [1]),
        .I2(\add_ln134_reg_380_reg[11]_0 [1]),
        .I3(\add_ln134_reg_380_reg[0]_0 ),
        .I4(\add_ln134_reg_380_reg[11]_0 [2]),
        .I5(\add_ln134_reg_380_reg[11]_1 [2]),
        .O(add_ln134_fu_261_p2[2]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_reg_380[3]_i_1 
       (.I0(\add_ln134_reg_380[3]_i_2_n_5 ),
        .I1(\add_ln134_reg_380_reg[11]_1 [2]),
        .I2(\add_ln134_reg_380_reg[11]_0 [2]),
        .I3(\add_ln134_reg_380_reg[0]_0 ),
        .I4(\add_ln134_reg_380_reg[11]_0 [3]),
        .I5(\add_ln134_reg_380_reg[11]_1 [3]),
        .O(add_ln134_fu_261_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \add_ln134_reg_380[3]_i_2 
       (.I0(\add_ln134_reg_380_reg[11]_0 [1]),
        .I1(\add_ln134_reg_380_reg[11]_1 [1]),
        .I2(\add_ln134_reg_380_reg[0]_0 ),
        .I3(\add_ln134_reg_380_reg[11]_0 [0]),
        .I4(\add_ln134_reg_380_reg[11]_1 [0]),
        .O(\add_ln134_reg_380[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_reg_380[4]_i_1 
       (.I0(\add_ln134_reg_380[4]_i_2_n_5 ),
        .I1(\add_ln134_reg_380_reg[11]_1 [3]),
        .I2(\add_ln134_reg_380_reg[11]_0 [3]),
        .I3(\add_ln134_reg_380_reg[0]_0 ),
        .I4(\add_ln134_reg_380_reg[11]_0 [4]),
        .I5(\add_ln134_reg_380_reg[11]_1 [4]),
        .O(add_ln134_fu_261_p2[4]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_reg_380[4]_i_2 
       (.I0(\add_ln134_reg_380_reg[11]_0 [2]),
        .I1(\add_ln134_reg_380_reg[11]_1 [2]),
        .I2(\add_ln134_reg_380_reg[10]_0 [0]),
        .I3(\add_ln134_reg_380_reg[11]_1 [1]),
        .I4(\add_ln134_reg_380_reg[11]_0 [1]),
        .I5(\add_ln134_reg_380_reg[0]_0 ),
        .O(\add_ln134_reg_380[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_reg_380[5]_i_1 
       (.I0(\add_ln134_reg_380[5]_i_2_n_5 ),
        .I1(\add_ln134_reg_380_reg[11]_1 [4]),
        .I2(\add_ln134_reg_380_reg[11]_0 [4]),
        .I3(\add_ln134_reg_380_reg[0]_0 ),
        .I4(\add_ln134_reg_380_reg[11]_0 [5]),
        .I5(\add_ln134_reg_380_reg[11]_1 [5]),
        .O(add_ln134_fu_261_p2[5]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_reg_380[5]_i_2 
       (.I0(\add_ln134_reg_380_reg[11]_0 [3]),
        .I1(\add_ln134_reg_380_reg[11]_1 [3]),
        .I2(\add_ln134_reg_380[3]_i_2_n_5 ),
        .I3(\add_ln134_reg_380_reg[11]_1 [2]),
        .I4(\add_ln134_reg_380_reg[11]_0 [2]),
        .I5(\add_ln134_reg_380_reg[0]_0 ),
        .O(\add_ln134_reg_380[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_reg_380[6]_i_1 
       (.I0(\add_ln134_reg_380[6]_i_2_n_5 ),
        .I1(\add_ln134_reg_380_reg[11]_1 [5]),
        .I2(\add_ln134_reg_380_reg[11]_0 [5]),
        .I3(\add_ln134_reg_380_reg[0]_0 ),
        .I4(\add_ln134_reg_380_reg[11]_0 [6]),
        .I5(\add_ln134_reg_380_reg[11]_1 [6]),
        .O(add_ln134_fu_261_p2[6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_reg_380[6]_i_2 
       (.I0(\add_ln134_reg_380_reg[11]_0 [4]),
        .I1(\add_ln134_reg_380_reg[11]_1 [4]),
        .I2(\add_ln134_reg_380[4]_i_2_n_5 ),
        .I3(\add_ln134_reg_380_reg[11]_1 [3]),
        .I4(\add_ln134_reg_380_reg[11]_0 [3]),
        .I5(\add_ln134_reg_380_reg[0]_0 ),
        .O(\add_ln134_reg_380[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_reg_380[7]_i_1 
       (.I0(\add_ln134_reg_380[7]_i_2_n_5 ),
        .I1(\add_ln134_reg_380_reg[11]_1 [6]),
        .I2(\add_ln134_reg_380_reg[11]_0 [6]),
        .I3(\add_ln134_reg_380_reg[0]_0 ),
        .I4(\add_ln134_reg_380_reg[11]_0 [7]),
        .I5(\add_ln134_reg_380_reg[11]_1 [7]),
        .O(add_ln134_fu_261_p2[7]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_reg_380[7]_i_2 
       (.I0(\add_ln134_reg_380_reg[11]_0 [5]),
        .I1(\add_ln134_reg_380_reg[11]_1 [5]),
        .I2(\add_ln134_reg_380[5]_i_2_n_5 ),
        .I3(\add_ln134_reg_380_reg[11]_1 [4]),
        .I4(\add_ln134_reg_380_reg[11]_0 [4]),
        .I5(\add_ln134_reg_380_reg[0]_0 ),
        .O(\add_ln134_reg_380[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_reg_380[8]_i_1 
       (.I0(\add_ln134_reg_380[8]_i_2_n_5 ),
        .I1(\add_ln134_reg_380_reg[11]_1 [7]),
        .I2(\add_ln134_reg_380_reg[11]_0 [7]),
        .I3(\add_ln134_reg_380_reg[0]_0 ),
        .I4(\add_ln134_reg_380_reg[11]_0 [8]),
        .I5(\add_ln134_reg_380_reg[11]_1 [8]),
        .O(add_ln134_fu_261_p2[8]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln134_reg_380[8]_i_2 
       (.I0(\add_ln134_reg_380_reg[11]_0 [6]),
        .I1(\add_ln134_reg_380_reg[11]_1 [6]),
        .I2(\add_ln134_reg_380[6]_i_2_n_5 ),
        .I3(\add_ln134_reg_380_reg[11]_1 [5]),
        .I4(\add_ln134_reg_380_reg[11]_0 [5]),
        .I5(\add_ln134_reg_380_reg[0]_0 ),
        .O(\add_ln134_reg_380[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln134_reg_380[9]_i_1 
       (.I0(\add_ln134_reg_380[11]_i_4_n_5 ),
        .I1(\add_ln134_reg_380_reg[11]_1 [8]),
        .I2(\add_ln134_reg_380_reg[11]_0 [8]),
        .I3(\add_ln134_reg_380_reg[0]_0 ),
        .I4(\add_ln134_reg_380_reg[11]_0 [9]),
        .I5(\add_ln134_reg_380_reg[11]_1 [9]),
        .O(add_ln134_fu_261_p2[9]));
  FDRE \add_ln134_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[0]),
        .Q(add_ln134_reg_380[0]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[10]),
        .Q(add_ln134_reg_380[10]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[11]),
        .Q(add_ln134_reg_380[11]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[1]),
        .Q(add_ln134_reg_380[1]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[2]),
        .Q(add_ln134_reg_380[2]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[3]),
        .Q(add_ln134_reg_380[3]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[4]),
        .Q(add_ln134_reg_380[4]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[5]),
        .Q(add_ln134_reg_380[5]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[6]),
        .Q(add_ln134_reg_380[6]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[7]),
        .Q(add_ln134_reg_380[7]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[8]),
        .Q(add_ln134_reg_380[8]),
        .R(1'b0));
  FDRE \add_ln134_reg_380_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_261_p2[9]),
        .Q(add_ln134_reg_380[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(y_fu_92_reg[9]),
        .I1(add_ln134_1_reg_385[9]),
        .I2(add_ln134_1_reg_385[11]),
        .I3(y_fu_92_reg[11]),
        .I4(add_ln134_1_reg_385[10]),
        .I5(y_fu_92_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(y_fu_92_reg[6]),
        .I1(add_ln134_1_reg_385[6]),
        .I2(add_ln134_1_reg_385[8]),
        .I3(y_fu_92_reg[8]),
        .I4(add_ln134_1_reg_385[7]),
        .I5(y_fu_92_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(y_fu_92_reg[3]),
        .I1(add_ln134_1_reg_385[3]),
        .I2(add_ln134_1_reg_385[5]),
        .I3(y_fu_92_reg[5]),
        .I4(add_ln134_1_reg_385[4]),
        .I5(y_fu_92_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(y_fu_92_reg[0]),
        .I1(add_ln134_1_reg_385[0]),
        .I2(add_ln134_1_reg_385[2]),
        .I3(y_fu_92_reg[2]),
        .I4(add_ln134_1_reg_385[1]),
        .I5(y_fu_92_reg[1]),
        .O(\ap_CS_fsm[2]_i_7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_3_n_6 ,\ap_CS_fsm_reg[2]_i_3_n_7 ,\ap_CS_fsm_reg[2]_i_3_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__0_n_5 ,\ap_CS_fsm[2]_i_5__0_n_5 ,\ap_CS_fsm[2]_i_6__0_n_5 ,\ap_CS_fsm[2]_i_7_n_5 }));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__12
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_ClampMin_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I5(HwReg_ClampMin_channel_full_n),
        .O(p_6_in_0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__13
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_GOffset_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I5(HwReg_GOffset_channel_full_n),
        .O(p_6_in_1));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__14
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K11_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I5(HwReg_K11_channel_full_n),
        .O(p_6_in_2));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__15
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K13_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I5(HwReg_K13_channel_full_n),
        .O(p_6_in_3));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__16
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K22_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I5(HwReg_K22_channel_full_n),
        .O(p_6_in_4));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__17
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K31_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I5(HwReg_K31_channel_full_n),
        .O(p_6_in_5));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__18
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K33_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I5(HwReg_K33_channel_full_n),
        .O(p_6_in_6));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__19
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_ROffset_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I5(HwReg_ROffset_channel_full_n),
        .O(p_6_in_7));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__20
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K32_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I5(HwReg_K32_channel_full_n),
        .O(p_6_in_8));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__21
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K23_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I5(HwReg_K23_channel_full_n),
        .O(p_6_in_9));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__22
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K21_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I5(HwReg_K21_channel_full_n),
        .O(p_6_in_10));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__23
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_K12_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I5(HwReg_K12_channel_full_n),
        .O(p_6_in_11));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__24
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_ClipMax_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I5(HwReg_ClipMax_channel_full_n),
        .O(p_6_in_12));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__25
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_BOffset_channel_empty_n),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I5(HwReg_BOffset_channel_full_n),
        .O(p_6_in_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208
       (.CO(CO),
        .D(ap_NS_fsm[2:1]),
        .E(E),
        .K12_read(K12_read),
        .K22_read(K22_read),
        .K32_read(K32_read),
        .Q(thr_add131_cast),
        .\ap_CS_fsm_reg[1] (grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_n_14),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .empty_n_reg_1(empty_n_reg_1),
        .empty_n_reg_2(empty_n_reg_2),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .icmp_ln136_fu_281_p2_carry_i_1(add_ln134_reg_380),
        .\mOutPtr_reg[4] ({ap_CS_fsm_state3,Q}),
        .mul_ln192_2_reg_776_reg_0(mul_ln192_2_reg_776_reg),
        .mul_ln194_1_reg_782_reg_0(mul_ln194_1_reg_782_reg),
        .mul_ln194_2_reg_788_reg_0(mul_ln194_2_reg_788_reg),
        .mul_ln196_1_reg_794_reg_0(mul_ln196_1_reg_794_reg),
        .mul_ln196_2_reg_800_reg_0(mul_ln196_2_reg_800_reg),
        .out(out),
        .p_6_in(p_6_in),
        .\p_read12_cast_cast_reg_668_reg[7]_0 (\p_read12_cast_cast_reg_668_reg[7] ),
        .\p_read13_cast_cast_reg_661_reg[7]_0 (\p_read13_cast_cast_reg_661_reg[7] ),
        .p_reg_reg(thr_add1_reg_370_reg),
        .p_reg_reg_0(thr_add3_reg_375_reg),
        .push(push),
        .stream_csc_din(stream_csc_din),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_dout(stream_in_hresampled_dout),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_n_14),
        .Q(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Q[1]),
        .I1(CO),
        .O(v_csc_core_U0_ap_ready));
  FDRE \thr_add1_reg_370_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[0]),
        .Q(thr_add1_reg_370_reg[0]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[1]),
        .Q(thr_add1_reg_370_reg[1]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[2]),
        .Q(thr_add1_reg_370_reg[2]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[3]),
        .Q(thr_add1_reg_370_reg[3]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[4]),
        .Q(thr_add1_reg_370_reg[4]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[5]),
        .Q(thr_add1_reg_370_reg[5]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[6]),
        .Q(thr_add1_reg_370_reg[6]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[7]),
        .Q(thr_add1_reg_370_reg[7]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[8]),
        .Q(thr_add1_reg_370_reg[8]),
        .R(1'b0));
  FDRE \thr_add1_reg_370_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[9]),
        .Q(thr_add1_reg_370_reg[9]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[0]),
        .Q(thr_add3_reg_375_reg[0]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[1]),
        .Q(thr_add3_reg_375_reg[1]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[2]),
        .Q(thr_add3_reg_375_reg[2]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[3]),
        .Q(thr_add3_reg_375_reg[3]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[4]),
        .Q(thr_add3_reg_375_reg[4]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[5]),
        .Q(thr_add3_reg_375_reg[5]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[6]),
        .Q(thr_add3_reg_375_reg[6]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[7]),
        .Q(thr_add3_reg_375_reg[7]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[8]),
        .Q(thr_add3_reg_375_reg[8]),
        .R(1'b0));
  FDRE \thr_add3_reg_375_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[9]),
        .Q(thr_add3_reg_375_reg[9]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[0]),
        .Q(thr_add131_cast[12]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[1]),
        .Q(thr_add131_cast[13]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[2]),
        .Q(thr_add131_cast[14]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[3]),
        .Q(thr_add131_cast[15]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[4]),
        .Q(thr_add131_cast[16]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[5]),
        .Q(thr_add131_cast[17]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[6]),
        .Q(thr_add131_cast[18]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[7]),
        .Q(thr_add131_cast[19]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[8]),
        .Q(thr_add131_cast[20]),
        .R(1'b0));
  FDRE \thr_add_reg_365_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[9]),
        .Q(thr_add131_cast[21]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_92[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_92[0]_i_3 
       (.I0(y_fu_92_reg[0]),
        .O(\y_fu_92[0]_i_3_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[0]_i_2_n_12 ),
        .Q(y_fu_92_reg[0]),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_92_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_92_reg[0]_i_2_n_5 ,\y_fu_92_reg[0]_i_2_n_6 ,\y_fu_92_reg[0]_i_2_n_7 ,\y_fu_92_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_92_reg[0]_i_2_n_9 ,\y_fu_92_reg[0]_i_2_n_10 ,\y_fu_92_reg[0]_i_2_n_11 ,\y_fu_92_reg[0]_i_2_n_12 }),
        .S({y_fu_92_reg[3:1],\y_fu_92[0]_i_3_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[8]_i_1_n_10 ),
        .Q(y_fu_92_reg[10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[8]_i_1_n_9 ),
        .Q(y_fu_92_reg[11]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[0]_i_2_n_11 ),
        .Q(y_fu_92_reg[1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[0]_i_2_n_10 ),
        .Q(y_fu_92_reg[2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[0]_i_2_n_9 ),
        .Q(y_fu_92_reg[3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[4]_i_1_n_12 ),
        .Q(y_fu_92_reg[4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_92_reg[4]_i_1 
       (.CI(\y_fu_92_reg[0]_i_2_n_5 ),
        .CO({\y_fu_92_reg[4]_i_1_n_5 ,\y_fu_92_reg[4]_i_1_n_6 ,\y_fu_92_reg[4]_i_1_n_7 ,\y_fu_92_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_92_reg[4]_i_1_n_9 ,\y_fu_92_reg[4]_i_1_n_10 ,\y_fu_92_reg[4]_i_1_n_11 ,\y_fu_92_reg[4]_i_1_n_12 }),
        .S(y_fu_92_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[4]_i_1_n_11 ),
        .Q(y_fu_92_reg[5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[4]_i_1_n_10 ),
        .Q(y_fu_92_reg[6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[4]_i_1_n_9 ),
        .Q(y_fu_92_reg[7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[8]_i_1_n_12 ),
        .Q(y_fu_92_reg[8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_92_reg[8]_i_1 
       (.CI(\y_fu_92_reg[4]_i_1_n_5 ),
        .CO({\NLW_y_fu_92_reg[8]_i_1_CO_UNCONNECTED [3],\y_fu_92_reg[8]_i_1_n_6 ,\y_fu_92_reg[8]_i_1_n_7 ,\y_fu_92_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_92_reg[8]_i_1_n_9 ,\y_fu_92_reg[8]_i_1_n_10 ,\y_fu_92_reg[8]_i_1_n_11 ,\y_fu_92_reg[8]_i_1_n_12 }),
        .S(y_fu_92_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0),
        .D(\y_fu_92_reg[8]_i_1_n_11 ),
        .Q(y_fu_92_reg[9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2
   (E,
    ap_enable_reg_pp0_iter1_reg_0,
    empty_n_reg,
    empty_n_reg_0,
    p_6_in,
    push,
    ap_enable_reg_pp0_iter1_reg_1,
    D,
    \ap_CS_fsm_reg[1] ,
    stream_csc_din,
    ap_clk,
    ap_rst_n_inv,
    K12_read,
    stream_in_hresampled_dout,
    Q,
    out,
    mul_ln192_2_reg_776_reg_0,
    K22_read,
    p_reg_reg,
    mul_ln194_1_reg_782_reg_0,
    mul_ln194_2_reg_788_reg_0,
    K32_read,
    p_reg_reg_0,
    mul_ln196_1_reg_794_reg_0,
    mul_ln196_2_reg_800_reg_0,
    stream_in_hresampled_empty_n,
    stream_csc_full_n,
    \mOutPtr_reg[4] ,
    empty_n_reg_1,
    empty_n_reg_2,
    stream_csc_empty_n,
    v_hcresampler_core_U0_stream_csc_read,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
    ap_rst_n,
    icmp_ln136_fu_281_p2_carry_i_1,
    CO,
    \ap_CS_fsm_reg[1]_0 ,
    \p_read13_cast_cast_reg_661_reg[7]_0 ,
    \p_read12_cast_cast_reg_668_reg[7]_0 );
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  output empty_n_reg;
  output [0:0]empty_n_reg_0;
  output p_6_in;
  output push;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]stream_csc_din;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]K12_read;
  input [23:0]stream_in_hresampled_dout;
  input [9:0]Q;
  input [15:0]out;
  input [15:0]mul_ln192_2_reg_776_reg_0;
  input [15:0]K22_read;
  input [9:0]p_reg_reg;
  input [15:0]mul_ln194_1_reg_782_reg_0;
  input [15:0]mul_ln194_2_reg_788_reg_0;
  input [15:0]K32_read;
  input [9:0]p_reg_reg_0;
  input [15:0]mul_ln196_1_reg_794_reg_0;
  input [15:0]mul_ln196_2_reg_800_reg_0;
  input stream_in_hresampled_empty_n;
  input stream_csc_full_n;
  input [2:0]\mOutPtr_reg[4] ;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input stream_csc_empty_n;
  input v_hcresampler_core_U0_stream_csc_read;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg;
  input ap_rst_n;
  input [11:0]icmp_ln136_fu_281_p2_carry_i_1;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1]_0 ;
  input [7:0]\p_read13_cast_cast_reg_661_reg[7]_0 ;
  input [7:0]\p_read12_cast_cast_reg_668_reg[7]_0 ;

  wire [13:0]Bres_reg_848;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [13:0]Gres_reg_832;
  wire [15:0]K12_read;
  wire [15:0]K22_read;
  wire [15:0]K32_read;
  wire [9:0]Q;
  wire [13:0]Rres_reg_816;
  wire add_ln192_2_fu_392_p2__0_carry__0_n_5;
  wire add_ln192_2_fu_392_p2__0_carry__0_n_6;
  wire add_ln192_2_fu_392_p2__0_carry__0_n_7;
  wire add_ln192_2_fu_392_p2__0_carry__0_n_8;
  wire add_ln192_2_fu_392_p2__0_carry__1_n_5;
  wire add_ln192_2_fu_392_p2__0_carry__1_n_6;
  wire add_ln192_2_fu_392_p2__0_carry__1_n_7;
  wire add_ln192_2_fu_392_p2__0_carry__1_n_8;
  wire add_ln192_2_fu_392_p2__0_carry__2_n_5;
  wire add_ln192_2_fu_392_p2__0_carry__2_n_6;
  wire add_ln192_2_fu_392_p2__0_carry__2_n_7;
  wire add_ln192_2_fu_392_p2__0_carry__2_n_8;
  wire add_ln192_2_fu_392_p2__0_carry__3_n_5;
  wire add_ln192_2_fu_392_p2__0_carry__3_n_6;
  wire add_ln192_2_fu_392_p2__0_carry__3_n_7;
  wire add_ln192_2_fu_392_p2__0_carry__3_n_8;
  wire add_ln192_2_fu_392_p2__0_carry__4_n_5;
  wire add_ln192_2_fu_392_p2__0_carry__4_n_6;
  wire add_ln192_2_fu_392_p2__0_carry__4_n_7;
  wire add_ln192_2_fu_392_p2__0_carry__4_n_8;
  wire add_ln192_2_fu_392_p2__0_carry__5_n_8;
  wire add_ln192_2_fu_392_p2__0_carry_n_5;
  wire add_ln192_2_fu_392_p2__0_carry_n_6;
  wire add_ln192_2_fu_392_p2__0_carry_n_7;
  wire add_ln192_2_fu_392_p2__0_carry_n_8;
  wire [19:12]add_ln192_3_fu_500_p2;
  wire add_ln192_3_fu_500_p2_carry__0_i_1_n_5;
  wire add_ln192_3_fu_500_p2_carry__0_i_2_n_5;
  wire add_ln192_3_fu_500_p2_carry__0_i_3_n_5;
  wire add_ln192_3_fu_500_p2_carry__0_i_4_n_5;
  wire add_ln192_3_fu_500_p2_carry__0_n_5;
  wire add_ln192_3_fu_500_p2_carry__0_n_6;
  wire add_ln192_3_fu_500_p2_carry__0_n_7;
  wire add_ln192_3_fu_500_p2_carry__0_n_8;
  wire add_ln192_3_fu_500_p2_carry__1_i_1_n_5;
  wire add_ln192_3_fu_500_p2_carry__1_i_2_n_5;
  wire add_ln192_3_fu_500_p2_carry__1_i_3_n_5;
  wire add_ln192_3_fu_500_p2_carry__1_i_4_n_5;
  wire add_ln192_3_fu_500_p2_carry__1_n_5;
  wire add_ln192_3_fu_500_p2_carry__1_n_6;
  wire add_ln192_3_fu_500_p2_carry__1_n_7;
  wire add_ln192_3_fu_500_p2_carry__1_n_8;
  wire add_ln192_3_fu_500_p2_carry__2_i_1_n_5;
  wire add_ln192_3_fu_500_p2_carry__2_i_2_n_5;
  wire add_ln192_3_fu_500_p2_carry__2_i_3_n_5;
  wire add_ln192_3_fu_500_p2_carry__2_i_4_n_5;
  wire add_ln192_3_fu_500_p2_carry__2_n_5;
  wire add_ln192_3_fu_500_p2_carry__2_n_6;
  wire add_ln192_3_fu_500_p2_carry__2_n_7;
  wire add_ln192_3_fu_500_p2_carry__2_n_8;
  wire add_ln192_3_fu_500_p2_carry__3_i_1_n_5;
  wire add_ln192_3_fu_500_p2_carry__3_i_2_n_5;
  wire add_ln192_3_fu_500_p2_carry__3_i_3_n_5;
  wire add_ln192_3_fu_500_p2_carry__3_i_4_n_5;
  wire add_ln192_3_fu_500_p2_carry__3_n_6;
  wire add_ln192_3_fu_500_p2_carry__3_n_7;
  wire add_ln192_3_fu_500_p2_carry__3_n_8;
  wire add_ln192_3_fu_500_p2_carry_i_1_n_5;
  wire add_ln192_3_fu_500_p2_carry_i_2_n_5;
  wire add_ln192_3_fu_500_p2_carry_i_3_n_5;
  wire add_ln192_3_fu_500_p2_carry_i_4_n_5;
  wire add_ln192_3_fu_500_p2_carry_n_5;
  wire add_ln192_3_fu_500_p2_carry_n_6;
  wire add_ln192_3_fu_500_p2_carry_n_7;
  wire add_ln192_3_fu_500_p2_carry_n_8;
  wire add_ln192_4_fu_374_p2_carry__0_i_1_n_5;
  wire add_ln192_4_fu_374_p2_carry__0_i_2_n_5;
  wire add_ln192_4_fu_374_p2_carry__0_i_3_n_5;
  wire add_ln192_4_fu_374_p2_carry__0_i_4_n_5;
  wire add_ln192_4_fu_374_p2_carry__0_n_5;
  wire add_ln192_4_fu_374_p2_carry__0_n_6;
  wire add_ln192_4_fu_374_p2_carry__0_n_7;
  wire add_ln192_4_fu_374_p2_carry__0_n_8;
  wire add_ln192_4_fu_374_p2_carry__1_i_1_n_5;
  wire add_ln192_4_fu_374_p2_carry__1_i_2_n_5;
  wire add_ln192_4_fu_374_p2_carry__1_i_3_n_5;
  wire add_ln192_4_fu_374_p2_carry__1_i_4_n_5;
  wire add_ln192_4_fu_374_p2_carry__1_n_5;
  wire add_ln192_4_fu_374_p2_carry__1_n_6;
  wire add_ln192_4_fu_374_p2_carry__1_n_7;
  wire add_ln192_4_fu_374_p2_carry__1_n_8;
  wire add_ln192_4_fu_374_p2_carry__2_i_1_n_5;
  wire add_ln192_4_fu_374_p2_carry__2_i_2_n_5;
  wire add_ln192_4_fu_374_p2_carry__2_i_3_n_5;
  wire add_ln192_4_fu_374_p2_carry__2_i_4_n_5;
  wire add_ln192_4_fu_374_p2_carry__2_n_5;
  wire add_ln192_4_fu_374_p2_carry__2_n_6;
  wire add_ln192_4_fu_374_p2_carry__2_n_7;
  wire add_ln192_4_fu_374_p2_carry__2_n_8;
  wire add_ln192_4_fu_374_p2_carry__3_i_1_n_5;
  wire add_ln192_4_fu_374_p2_carry__3_i_2_n_5;
  wire add_ln192_4_fu_374_p2_carry__3_i_3_n_5;
  wire add_ln192_4_fu_374_p2_carry__3_i_4_n_5;
  wire add_ln192_4_fu_374_p2_carry__3_n_6;
  wire add_ln192_4_fu_374_p2_carry__3_n_7;
  wire add_ln192_4_fu_374_p2_carry__3_n_8;
  wire add_ln192_4_fu_374_p2_carry_i_1_n_5;
  wire add_ln192_4_fu_374_p2_carry_i_2_n_5;
  wire add_ln192_4_fu_374_p2_carry_i_3_n_5;
  wire add_ln192_4_fu_374_p2_carry_i_4_n_5;
  wire add_ln192_4_fu_374_p2_carry_n_5;
  wire add_ln192_4_fu_374_p2_carry_n_6;
  wire add_ln192_4_fu_374_p2_carry_n_7;
  wire add_ln192_4_fu_374_p2_carry_n_8;
  wire [25:12]add_ln194_2_fu_438_p2;
  wire add_ln194_2_fu_438_p2__0_carry__0_n_5;
  wire add_ln194_2_fu_438_p2__0_carry__0_n_6;
  wire add_ln194_2_fu_438_p2__0_carry__0_n_7;
  wire add_ln194_2_fu_438_p2__0_carry__0_n_8;
  wire add_ln194_2_fu_438_p2__0_carry__1_n_5;
  wire add_ln194_2_fu_438_p2__0_carry__1_n_6;
  wire add_ln194_2_fu_438_p2__0_carry__1_n_7;
  wire add_ln194_2_fu_438_p2__0_carry__1_n_8;
  wire add_ln194_2_fu_438_p2__0_carry__2_n_5;
  wire add_ln194_2_fu_438_p2__0_carry__2_n_6;
  wire add_ln194_2_fu_438_p2__0_carry__2_n_7;
  wire add_ln194_2_fu_438_p2__0_carry__2_n_8;
  wire add_ln194_2_fu_438_p2__0_carry__3_n_5;
  wire add_ln194_2_fu_438_p2__0_carry__3_n_6;
  wire add_ln194_2_fu_438_p2__0_carry__3_n_7;
  wire add_ln194_2_fu_438_p2__0_carry__3_n_8;
  wire add_ln194_2_fu_438_p2__0_carry__4_n_5;
  wire add_ln194_2_fu_438_p2__0_carry__4_n_6;
  wire add_ln194_2_fu_438_p2__0_carry__4_n_7;
  wire add_ln194_2_fu_438_p2__0_carry__4_n_8;
  wire add_ln194_2_fu_438_p2__0_carry__5_n_8;
  wire add_ln194_2_fu_438_p2__0_carry_n_5;
  wire add_ln194_2_fu_438_p2__0_carry_n_6;
  wire add_ln194_2_fu_438_p2__0_carry_n_7;
  wire add_ln194_2_fu_438_p2__0_carry_n_8;
  wire [19:12]add_ln194_3_fu_504_p2;
  wire add_ln194_3_fu_504_p2_carry__0_i_1_n_5;
  wire add_ln194_3_fu_504_p2_carry__0_i_2_n_5;
  wire add_ln194_3_fu_504_p2_carry__0_i_3_n_5;
  wire add_ln194_3_fu_504_p2_carry__0_i_4_n_5;
  wire add_ln194_3_fu_504_p2_carry__0_n_5;
  wire add_ln194_3_fu_504_p2_carry__0_n_6;
  wire add_ln194_3_fu_504_p2_carry__0_n_7;
  wire add_ln194_3_fu_504_p2_carry__0_n_8;
  wire add_ln194_3_fu_504_p2_carry__1_i_1_n_5;
  wire add_ln194_3_fu_504_p2_carry__1_i_2_n_5;
  wire add_ln194_3_fu_504_p2_carry__1_i_3_n_5;
  wire add_ln194_3_fu_504_p2_carry__1_i_4_n_5;
  wire add_ln194_3_fu_504_p2_carry__1_n_5;
  wire add_ln194_3_fu_504_p2_carry__1_n_6;
  wire add_ln194_3_fu_504_p2_carry__1_n_7;
  wire add_ln194_3_fu_504_p2_carry__1_n_8;
  wire add_ln194_3_fu_504_p2_carry__2_i_1_n_5;
  wire add_ln194_3_fu_504_p2_carry__2_i_2_n_5;
  wire add_ln194_3_fu_504_p2_carry__2_i_3_n_5;
  wire add_ln194_3_fu_504_p2_carry__2_i_4_n_5;
  wire add_ln194_3_fu_504_p2_carry__2_n_5;
  wire add_ln194_3_fu_504_p2_carry__2_n_6;
  wire add_ln194_3_fu_504_p2_carry__2_n_7;
  wire add_ln194_3_fu_504_p2_carry__2_n_8;
  wire add_ln194_3_fu_504_p2_carry__3_i_1_n_5;
  wire add_ln194_3_fu_504_p2_carry__3_i_2_n_5;
  wire add_ln194_3_fu_504_p2_carry__3_i_3_n_5;
  wire add_ln194_3_fu_504_p2_carry__3_i_4_n_5;
  wire add_ln194_3_fu_504_p2_carry__3_n_6;
  wire add_ln194_3_fu_504_p2_carry__3_n_7;
  wire add_ln194_3_fu_504_p2_carry__3_n_8;
  wire add_ln194_3_fu_504_p2_carry_i_1_n_5;
  wire add_ln194_3_fu_504_p2_carry_i_2_n_5;
  wire add_ln194_3_fu_504_p2_carry_i_3_n_5;
  wire add_ln194_3_fu_504_p2_carry_i_4_n_5;
  wire add_ln194_3_fu_504_p2_carry_n_5;
  wire add_ln194_3_fu_504_p2_carry_n_6;
  wire add_ln194_3_fu_504_p2_carry_n_7;
  wire add_ln194_3_fu_504_p2_carry_n_8;
  wire add_ln194_4_fu_420_p2_carry__0_i_1_n_5;
  wire add_ln194_4_fu_420_p2_carry__0_i_2_n_5;
  wire add_ln194_4_fu_420_p2_carry__0_i_3_n_5;
  wire add_ln194_4_fu_420_p2_carry__0_i_4_n_5;
  wire add_ln194_4_fu_420_p2_carry__0_n_5;
  wire add_ln194_4_fu_420_p2_carry__0_n_6;
  wire add_ln194_4_fu_420_p2_carry__0_n_7;
  wire add_ln194_4_fu_420_p2_carry__0_n_8;
  wire add_ln194_4_fu_420_p2_carry__1_i_1_n_5;
  wire add_ln194_4_fu_420_p2_carry__1_i_2_n_5;
  wire add_ln194_4_fu_420_p2_carry__1_i_3_n_5;
  wire add_ln194_4_fu_420_p2_carry__1_i_4_n_5;
  wire add_ln194_4_fu_420_p2_carry__1_n_5;
  wire add_ln194_4_fu_420_p2_carry__1_n_6;
  wire add_ln194_4_fu_420_p2_carry__1_n_7;
  wire add_ln194_4_fu_420_p2_carry__1_n_8;
  wire add_ln194_4_fu_420_p2_carry__2_i_1_n_5;
  wire add_ln194_4_fu_420_p2_carry__2_i_2_n_5;
  wire add_ln194_4_fu_420_p2_carry__2_i_3_n_5;
  wire add_ln194_4_fu_420_p2_carry__2_i_4_n_5;
  wire add_ln194_4_fu_420_p2_carry__2_n_5;
  wire add_ln194_4_fu_420_p2_carry__2_n_6;
  wire add_ln194_4_fu_420_p2_carry__2_n_7;
  wire add_ln194_4_fu_420_p2_carry__2_n_8;
  wire add_ln194_4_fu_420_p2_carry__3_i_1_n_5;
  wire add_ln194_4_fu_420_p2_carry__3_i_2_n_5;
  wire add_ln194_4_fu_420_p2_carry__3_i_3_n_5;
  wire add_ln194_4_fu_420_p2_carry__3_i_4_n_5;
  wire add_ln194_4_fu_420_p2_carry__3_n_6;
  wire add_ln194_4_fu_420_p2_carry__3_n_7;
  wire add_ln194_4_fu_420_p2_carry__3_n_8;
  wire add_ln194_4_fu_420_p2_carry_i_1_n_5;
  wire add_ln194_4_fu_420_p2_carry_i_2_n_5;
  wire add_ln194_4_fu_420_p2_carry_i_3_n_5;
  wire add_ln194_4_fu_420_p2_carry_i_4_n_5;
  wire add_ln194_4_fu_420_p2_carry_n_5;
  wire add_ln194_4_fu_420_p2_carry_n_6;
  wire add_ln194_4_fu_420_p2_carry_n_7;
  wire add_ln194_4_fu_420_p2_carry_n_8;
  wire [25:12]add_ln196_2_fu_484_p2;
  wire add_ln196_2_fu_484_p2__0_carry__0_n_5;
  wire add_ln196_2_fu_484_p2__0_carry__0_n_6;
  wire add_ln196_2_fu_484_p2__0_carry__0_n_7;
  wire add_ln196_2_fu_484_p2__0_carry__0_n_8;
  wire add_ln196_2_fu_484_p2__0_carry__1_n_5;
  wire add_ln196_2_fu_484_p2__0_carry__1_n_6;
  wire add_ln196_2_fu_484_p2__0_carry__1_n_7;
  wire add_ln196_2_fu_484_p2__0_carry__1_n_8;
  wire add_ln196_2_fu_484_p2__0_carry__2_n_5;
  wire add_ln196_2_fu_484_p2__0_carry__2_n_6;
  wire add_ln196_2_fu_484_p2__0_carry__2_n_7;
  wire add_ln196_2_fu_484_p2__0_carry__2_n_8;
  wire add_ln196_2_fu_484_p2__0_carry__3_n_5;
  wire add_ln196_2_fu_484_p2__0_carry__3_n_6;
  wire add_ln196_2_fu_484_p2__0_carry__3_n_7;
  wire add_ln196_2_fu_484_p2__0_carry__3_n_8;
  wire add_ln196_2_fu_484_p2__0_carry__4_n_5;
  wire add_ln196_2_fu_484_p2__0_carry__4_n_6;
  wire add_ln196_2_fu_484_p2__0_carry__4_n_7;
  wire add_ln196_2_fu_484_p2__0_carry__4_n_8;
  wire add_ln196_2_fu_484_p2__0_carry__5_n_8;
  wire add_ln196_2_fu_484_p2__0_carry_n_5;
  wire add_ln196_2_fu_484_p2__0_carry_n_6;
  wire add_ln196_2_fu_484_p2__0_carry_n_7;
  wire add_ln196_2_fu_484_p2__0_carry_n_8;
  wire [19:12]add_ln196_3_fu_508_p2;
  wire add_ln196_3_fu_508_p2_carry__0_i_1_n_5;
  wire add_ln196_3_fu_508_p2_carry__0_i_2_n_5;
  wire add_ln196_3_fu_508_p2_carry__0_i_3_n_5;
  wire add_ln196_3_fu_508_p2_carry__0_i_4_n_5;
  wire add_ln196_3_fu_508_p2_carry__0_n_5;
  wire add_ln196_3_fu_508_p2_carry__0_n_6;
  wire add_ln196_3_fu_508_p2_carry__0_n_7;
  wire add_ln196_3_fu_508_p2_carry__0_n_8;
  wire add_ln196_3_fu_508_p2_carry__1_i_1_n_5;
  wire add_ln196_3_fu_508_p2_carry__1_i_2_n_5;
  wire add_ln196_3_fu_508_p2_carry__1_i_3_n_5;
  wire add_ln196_3_fu_508_p2_carry__1_i_4_n_5;
  wire add_ln196_3_fu_508_p2_carry__1_n_5;
  wire add_ln196_3_fu_508_p2_carry__1_n_6;
  wire add_ln196_3_fu_508_p2_carry__1_n_7;
  wire add_ln196_3_fu_508_p2_carry__1_n_8;
  wire add_ln196_3_fu_508_p2_carry__2_i_1_n_5;
  wire add_ln196_3_fu_508_p2_carry__2_i_2_n_5;
  wire add_ln196_3_fu_508_p2_carry__2_i_3_n_5;
  wire add_ln196_3_fu_508_p2_carry__2_i_4_n_5;
  wire add_ln196_3_fu_508_p2_carry__2_n_5;
  wire add_ln196_3_fu_508_p2_carry__2_n_6;
  wire add_ln196_3_fu_508_p2_carry__2_n_7;
  wire add_ln196_3_fu_508_p2_carry__2_n_8;
  wire add_ln196_3_fu_508_p2_carry__3_i_1_n_5;
  wire add_ln196_3_fu_508_p2_carry__3_i_2_n_5;
  wire add_ln196_3_fu_508_p2_carry__3_i_3_n_5;
  wire add_ln196_3_fu_508_p2_carry__3_i_4_n_5;
  wire add_ln196_3_fu_508_p2_carry__3_n_6;
  wire add_ln196_3_fu_508_p2_carry__3_n_7;
  wire add_ln196_3_fu_508_p2_carry__3_n_8;
  wire add_ln196_3_fu_508_p2_carry_i_1_n_5;
  wire add_ln196_3_fu_508_p2_carry_i_2_n_5;
  wire add_ln196_3_fu_508_p2_carry_i_3_n_5;
  wire add_ln196_3_fu_508_p2_carry_i_4_n_5;
  wire add_ln196_3_fu_508_p2_carry_n_5;
  wire add_ln196_3_fu_508_p2_carry_n_6;
  wire add_ln196_3_fu_508_p2_carry_n_7;
  wire add_ln196_3_fu_508_p2_carry_n_8;
  wire add_ln196_4_fu_466_p2_carry__0_i_1_n_5;
  wire add_ln196_4_fu_466_p2_carry__0_i_2_n_5;
  wire add_ln196_4_fu_466_p2_carry__0_i_3_n_5;
  wire add_ln196_4_fu_466_p2_carry__0_i_4_n_5;
  wire add_ln196_4_fu_466_p2_carry__0_n_5;
  wire add_ln196_4_fu_466_p2_carry__0_n_6;
  wire add_ln196_4_fu_466_p2_carry__0_n_7;
  wire add_ln196_4_fu_466_p2_carry__0_n_8;
  wire add_ln196_4_fu_466_p2_carry__1_i_1_n_5;
  wire add_ln196_4_fu_466_p2_carry__1_i_2_n_5;
  wire add_ln196_4_fu_466_p2_carry__1_i_3_n_5;
  wire add_ln196_4_fu_466_p2_carry__1_i_4_n_5;
  wire add_ln196_4_fu_466_p2_carry__1_n_5;
  wire add_ln196_4_fu_466_p2_carry__1_n_6;
  wire add_ln196_4_fu_466_p2_carry__1_n_7;
  wire add_ln196_4_fu_466_p2_carry__1_n_8;
  wire add_ln196_4_fu_466_p2_carry__2_i_1_n_5;
  wire add_ln196_4_fu_466_p2_carry__2_i_2_n_5;
  wire add_ln196_4_fu_466_p2_carry__2_i_3_n_5;
  wire add_ln196_4_fu_466_p2_carry__2_i_4_n_5;
  wire add_ln196_4_fu_466_p2_carry__2_n_5;
  wire add_ln196_4_fu_466_p2_carry__2_n_6;
  wire add_ln196_4_fu_466_p2_carry__2_n_7;
  wire add_ln196_4_fu_466_p2_carry__2_n_8;
  wire add_ln196_4_fu_466_p2_carry__3_i_1_n_5;
  wire add_ln196_4_fu_466_p2_carry__3_i_2_n_5;
  wire add_ln196_4_fu_466_p2_carry__3_i_3_n_5;
  wire add_ln196_4_fu_466_p2_carry__3_i_4_n_5;
  wire add_ln196_4_fu_466_p2_carry__3_n_6;
  wire add_ln196_4_fu_466_p2_carry__3_n_7;
  wire add_ln196_4_fu_466_p2_carry__3_n_8;
  wire add_ln196_4_fu_466_p2_carry_i_1_n_5;
  wire add_ln196_4_fu_466_p2_carry_i_2_n_5;
  wire add_ln196_4_fu_466_p2_carry_i_3_n_5;
  wire add_ln196_4_fu_466_p2_carry_i_4_n_5;
  wire add_ln196_4_fu_466_p2_carry_n_5;
  wire add_ln196_4_fu_466_p2_carry_n_6;
  wire add_ln196_4_fu_466_p2_carry_n_7;
  wire add_ln196_4_fu_466_p2_carry_n_8;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg;
  wire icmp_ln136_fu_281_p2;
  wire [11:0]icmp_ln136_fu_281_p2_carry_i_1;
  wire icmp_ln136_fu_281_p2_carry_n_6;
  wire icmp_ln136_fu_281_p2_carry_n_7;
  wire icmp_ln136_fu_281_p2_carry_n_8;
  wire icmp_ln198_1_fu_516_p2_carry__0_i_1_n_5;
  wire icmp_ln198_1_fu_516_p2_carry__0_i_2_n_5;
  wire icmp_ln198_1_fu_516_p2_carry__0_i_3_n_5;
  wire icmp_ln198_1_fu_516_p2_carry__0_i_4_n_5;
  wire icmp_ln198_1_fu_516_p2_carry__0_i_5_n_5;
  wire icmp_ln198_1_fu_516_p2_carry__0_i_6_n_5;
  wire icmp_ln198_1_fu_516_p2_carry__0_n_6;
  wire icmp_ln198_1_fu_516_p2_carry__0_n_7;
  wire icmp_ln198_1_fu_516_p2_carry__0_n_8;
  wire icmp_ln198_1_fu_516_p2_carry_i_1_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_i_2_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_i_3_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_i_4_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_i_5_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_i_6_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_i_7_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_i_8_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_n_5;
  wire icmp_ln198_1_fu_516_p2_carry_n_6;
  wire icmp_ln198_1_fu_516_p2_carry_n_7;
  wire icmp_ln198_1_fu_516_p2_carry_n_8;
  wire icmp_ln198_fu_512_p2_carry__0_i_1_n_5;
  wire icmp_ln198_fu_512_p2_carry__0_i_2_n_5;
  wire icmp_ln198_fu_512_p2_carry__0_i_3_n_5;
  wire icmp_ln198_fu_512_p2_carry__0_n_6;
  wire icmp_ln198_fu_512_p2_carry__0_n_7;
  wire icmp_ln198_fu_512_p2_carry__0_n_8;
  wire icmp_ln198_fu_512_p2_carry_i_1_n_5;
  wire icmp_ln198_fu_512_p2_carry_i_2_n_5;
  wire icmp_ln198_fu_512_p2_carry_i_3_n_5;
  wire icmp_ln198_fu_512_p2_carry_i_4_n_5;
  wire icmp_ln198_fu_512_p2_carry_i_5_n_5;
  wire icmp_ln198_fu_512_p2_carry_i_6_n_5;
  wire icmp_ln198_fu_512_p2_carry_i_7_n_5;
  wire icmp_ln198_fu_512_p2_carry_i_8_n_5;
  wire icmp_ln198_fu_512_p2_carry_n_5;
  wire icmp_ln198_fu_512_p2_carry_n_6;
  wire icmp_ln198_fu_512_p2_carry_n_7;
  wire icmp_ln198_fu_512_p2_carry_n_8;
  wire icmp_ln199_1_fu_548_p2_carry__0_i_1_n_5;
  wire icmp_ln199_1_fu_548_p2_carry__0_i_2_n_5;
  wire icmp_ln199_1_fu_548_p2_carry__0_i_3_n_5;
  wire icmp_ln199_1_fu_548_p2_carry__0_i_4_n_5;
  wire icmp_ln199_1_fu_548_p2_carry__0_i_5_n_5;
  wire icmp_ln199_1_fu_548_p2_carry__0_i_6_n_5;
  wire icmp_ln199_1_fu_548_p2_carry__0_n_6;
  wire icmp_ln199_1_fu_548_p2_carry__0_n_7;
  wire icmp_ln199_1_fu_548_p2_carry__0_n_8;
  wire icmp_ln199_1_fu_548_p2_carry_i_1_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_i_2_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_i_3_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_i_4_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_i_5_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_i_6_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_i_7_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_i_8_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_n_5;
  wire icmp_ln199_1_fu_548_p2_carry_n_6;
  wire icmp_ln199_1_fu_548_p2_carry_n_7;
  wire icmp_ln199_1_fu_548_p2_carry_n_8;
  wire icmp_ln199_fu_544_p2_carry__0_i_1_n_5;
  wire icmp_ln199_fu_544_p2_carry__0_i_2_n_5;
  wire icmp_ln199_fu_544_p2_carry__0_i_3_n_5;
  wire icmp_ln199_fu_544_p2_carry__0_n_6;
  wire icmp_ln199_fu_544_p2_carry__0_n_7;
  wire icmp_ln199_fu_544_p2_carry__0_n_8;
  wire icmp_ln199_fu_544_p2_carry_i_1_n_5;
  wire icmp_ln199_fu_544_p2_carry_i_2_n_5;
  wire icmp_ln199_fu_544_p2_carry_i_3_n_5;
  wire icmp_ln199_fu_544_p2_carry_i_4_n_5;
  wire icmp_ln199_fu_544_p2_carry_i_5_n_5;
  wire icmp_ln199_fu_544_p2_carry_i_6_n_5;
  wire icmp_ln199_fu_544_p2_carry_i_7_n_5;
  wire icmp_ln199_fu_544_p2_carry_i_8_n_5;
  wire icmp_ln199_fu_544_p2_carry_n_5;
  wire icmp_ln199_fu_544_p2_carry_n_6;
  wire icmp_ln199_fu_544_p2_carry_n_7;
  wire icmp_ln199_fu_544_p2_carry_n_8;
  wire icmp_ln200_1_fu_566_p2_carry__0_i_1_n_5;
  wire icmp_ln200_1_fu_566_p2_carry__0_i_2_n_5;
  wire icmp_ln200_1_fu_566_p2_carry__0_i_3_n_5;
  wire icmp_ln200_1_fu_566_p2_carry__0_i_4_n_5;
  wire icmp_ln200_1_fu_566_p2_carry__0_i_5_n_5;
  wire icmp_ln200_1_fu_566_p2_carry__0_i_6_n_5;
  wire icmp_ln200_1_fu_566_p2_carry__0_n_6;
  wire icmp_ln200_1_fu_566_p2_carry__0_n_7;
  wire icmp_ln200_1_fu_566_p2_carry__0_n_8;
  wire icmp_ln200_1_fu_566_p2_carry_i_1_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_i_2_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_i_3_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_i_4_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_i_5_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_i_6_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_i_7_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_i_8_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_n_5;
  wire icmp_ln200_1_fu_566_p2_carry_n_6;
  wire icmp_ln200_1_fu_566_p2_carry_n_7;
  wire icmp_ln200_1_fu_566_p2_carry_n_8;
  wire icmp_ln200_fu_562_p2_carry__0_i_1_n_5;
  wire icmp_ln200_fu_562_p2_carry__0_i_2_n_5;
  wire icmp_ln200_fu_562_p2_carry__0_i_3_n_5;
  wire icmp_ln200_fu_562_p2_carry__0_n_6;
  wire icmp_ln200_fu_562_p2_carry__0_n_7;
  wire icmp_ln200_fu_562_p2_carry__0_n_8;
  wire icmp_ln200_fu_562_p2_carry_i_1_n_5;
  wire icmp_ln200_fu_562_p2_carry_i_2_n_5;
  wire icmp_ln200_fu_562_p2_carry_i_3_n_5;
  wire icmp_ln200_fu_562_p2_carry_i_4_n_5;
  wire icmp_ln200_fu_562_p2_carry_i_5_n_5;
  wire icmp_ln200_fu_562_p2_carry_i_6_n_5;
  wire icmp_ln200_fu_562_p2_carry_i_7_n_5;
  wire icmp_ln200_fu_562_p2_carry_i_8_n_5;
  wire icmp_ln200_fu_562_p2_carry_n_5;
  wire icmp_ln200_fu_562_p2_carry_n_6;
  wire icmp_ln200_fu_562_p2_carry_n_7;
  wire icmp_ln200_fu_562_p2_carry_n_8;
  wire [2:0]\mOutPtr_reg[4] ;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_10;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_11;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_12;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_13;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_14;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_15;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_16;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_17;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_18;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_19;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_20;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_21;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_22;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_23;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_24;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_25;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_26;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_27;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_28;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_29;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_30;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_31;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_32;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_33;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_34;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_35;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_36;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_37;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_38;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_39;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_40;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_41;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_42;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_43;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_44;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_45;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_46;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_47;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_48;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_49;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_5;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_50;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_51;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_52;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_53;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_54;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_55;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_56;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_57;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_58;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_59;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_6;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_60;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_61;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_62;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_63;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_64;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_65;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_66;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_67;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_68;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_69;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_7;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_70;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_71;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_72;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_73;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_8;
  wire mac_muladd_16s_8ns_22s_25_4_1_U114_n_9;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_10;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_11;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_12;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_13;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_14;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_15;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_16;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_17;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_18;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_19;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_20;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_21;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_22;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_23;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_24;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_25;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_26;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_27;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_28;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_29;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_30;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_31;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_32;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_33;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_34;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_35;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_36;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_37;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_38;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_39;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_40;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_41;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_42;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_43;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_44;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_45;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_46;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_47;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_48;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_49;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_5;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_50;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_51;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_52;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_53;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_54;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_55;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_56;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_57;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_58;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_59;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_6;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_60;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_61;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_62;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_63;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_64;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_65;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_66;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_67;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_68;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_69;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_7;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_70;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_71;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_72;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_73;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_8;
  wire mac_muladd_16s_8ns_22s_25_4_1_U115_n_9;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_10;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_11;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_12;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_13;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_14;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_15;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_16;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_17;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_18;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_19;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_20;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_21;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_22;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_23;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_24;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_26;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_27;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_28;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_29;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_30;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_31;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_32;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_33;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_34;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_35;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_36;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_37;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_38;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_39;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_40;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_41;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_42;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_43;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_44;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_45;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_46;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_47;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_48;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_49;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_5;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_50;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_51;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_52;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_53;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_54;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_55;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_56;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_57;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_58;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_59;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_6;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_60;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_61;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_62;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_63;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_64;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_65;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_66;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_67;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_68;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_69;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_7;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_70;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_71;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_72;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_73;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_74;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_8;
  wire mac_muladd_16s_8ns_22s_25_4_1_U116_n_9;
  wire mul_ln192_1_reg_770_reg_n_100;
  wire mul_ln192_1_reg_770_reg_n_101;
  wire mul_ln192_1_reg_770_reg_n_102;
  wire mul_ln192_1_reg_770_reg_n_103;
  wire mul_ln192_1_reg_770_reg_n_104;
  wire mul_ln192_1_reg_770_reg_n_105;
  wire mul_ln192_1_reg_770_reg_n_106;
  wire mul_ln192_1_reg_770_reg_n_107;
  wire mul_ln192_1_reg_770_reg_n_108;
  wire mul_ln192_1_reg_770_reg_n_109;
  wire mul_ln192_1_reg_770_reg_n_110;
  wire mul_ln192_1_reg_770_reg_n_87;
  wire mul_ln192_1_reg_770_reg_n_88;
  wire mul_ln192_1_reg_770_reg_n_89;
  wire mul_ln192_1_reg_770_reg_n_90;
  wire mul_ln192_1_reg_770_reg_n_91;
  wire mul_ln192_1_reg_770_reg_n_92;
  wire mul_ln192_1_reg_770_reg_n_93;
  wire mul_ln192_1_reg_770_reg_n_94;
  wire mul_ln192_1_reg_770_reg_n_95;
  wire mul_ln192_1_reg_770_reg_n_96;
  wire mul_ln192_1_reg_770_reg_n_97;
  wire mul_ln192_1_reg_770_reg_n_98;
  wire mul_ln192_1_reg_770_reg_n_99;
  wire [15:0]mul_ln192_2_reg_776_reg_0;
  wire mul_ln192_2_reg_776_reg_n_100;
  wire mul_ln192_2_reg_776_reg_n_101;
  wire mul_ln192_2_reg_776_reg_n_102;
  wire mul_ln192_2_reg_776_reg_n_103;
  wire mul_ln192_2_reg_776_reg_n_104;
  wire mul_ln192_2_reg_776_reg_n_105;
  wire mul_ln192_2_reg_776_reg_n_106;
  wire mul_ln192_2_reg_776_reg_n_107;
  wire mul_ln192_2_reg_776_reg_n_108;
  wire mul_ln192_2_reg_776_reg_n_109;
  wire mul_ln192_2_reg_776_reg_n_110;
  wire mul_ln192_2_reg_776_reg_n_87;
  wire mul_ln192_2_reg_776_reg_n_88;
  wire mul_ln192_2_reg_776_reg_n_89;
  wire mul_ln192_2_reg_776_reg_n_90;
  wire mul_ln192_2_reg_776_reg_n_91;
  wire mul_ln192_2_reg_776_reg_n_92;
  wire mul_ln192_2_reg_776_reg_n_93;
  wire mul_ln192_2_reg_776_reg_n_94;
  wire mul_ln192_2_reg_776_reg_n_95;
  wire mul_ln192_2_reg_776_reg_n_96;
  wire mul_ln192_2_reg_776_reg_n_97;
  wire mul_ln192_2_reg_776_reg_n_98;
  wire mul_ln192_2_reg_776_reg_n_99;
  wire [15:0]mul_ln194_1_reg_782_reg_0;
  wire mul_ln194_1_reg_782_reg_n_100;
  wire mul_ln194_1_reg_782_reg_n_101;
  wire mul_ln194_1_reg_782_reg_n_102;
  wire mul_ln194_1_reg_782_reg_n_103;
  wire mul_ln194_1_reg_782_reg_n_104;
  wire mul_ln194_1_reg_782_reg_n_105;
  wire mul_ln194_1_reg_782_reg_n_106;
  wire mul_ln194_1_reg_782_reg_n_107;
  wire mul_ln194_1_reg_782_reg_n_108;
  wire mul_ln194_1_reg_782_reg_n_109;
  wire mul_ln194_1_reg_782_reg_n_110;
  wire mul_ln194_1_reg_782_reg_n_87;
  wire mul_ln194_1_reg_782_reg_n_88;
  wire mul_ln194_1_reg_782_reg_n_89;
  wire mul_ln194_1_reg_782_reg_n_90;
  wire mul_ln194_1_reg_782_reg_n_91;
  wire mul_ln194_1_reg_782_reg_n_92;
  wire mul_ln194_1_reg_782_reg_n_93;
  wire mul_ln194_1_reg_782_reg_n_94;
  wire mul_ln194_1_reg_782_reg_n_95;
  wire mul_ln194_1_reg_782_reg_n_96;
  wire mul_ln194_1_reg_782_reg_n_97;
  wire mul_ln194_1_reg_782_reg_n_98;
  wire mul_ln194_1_reg_782_reg_n_99;
  wire [15:0]mul_ln194_2_reg_788_reg_0;
  wire mul_ln194_2_reg_788_reg_n_100;
  wire mul_ln194_2_reg_788_reg_n_101;
  wire mul_ln194_2_reg_788_reg_n_102;
  wire mul_ln194_2_reg_788_reg_n_103;
  wire mul_ln194_2_reg_788_reg_n_104;
  wire mul_ln194_2_reg_788_reg_n_105;
  wire mul_ln194_2_reg_788_reg_n_106;
  wire mul_ln194_2_reg_788_reg_n_107;
  wire mul_ln194_2_reg_788_reg_n_108;
  wire mul_ln194_2_reg_788_reg_n_109;
  wire mul_ln194_2_reg_788_reg_n_110;
  wire mul_ln194_2_reg_788_reg_n_87;
  wire mul_ln194_2_reg_788_reg_n_88;
  wire mul_ln194_2_reg_788_reg_n_89;
  wire mul_ln194_2_reg_788_reg_n_90;
  wire mul_ln194_2_reg_788_reg_n_91;
  wire mul_ln194_2_reg_788_reg_n_92;
  wire mul_ln194_2_reg_788_reg_n_93;
  wire mul_ln194_2_reg_788_reg_n_94;
  wire mul_ln194_2_reg_788_reg_n_95;
  wire mul_ln194_2_reg_788_reg_n_96;
  wire mul_ln194_2_reg_788_reg_n_97;
  wire mul_ln194_2_reg_788_reg_n_98;
  wire mul_ln194_2_reg_788_reg_n_99;
  wire [15:0]mul_ln196_1_reg_794_reg_0;
  wire mul_ln196_1_reg_794_reg_n_100;
  wire mul_ln196_1_reg_794_reg_n_101;
  wire mul_ln196_1_reg_794_reg_n_102;
  wire mul_ln196_1_reg_794_reg_n_103;
  wire mul_ln196_1_reg_794_reg_n_104;
  wire mul_ln196_1_reg_794_reg_n_105;
  wire mul_ln196_1_reg_794_reg_n_106;
  wire mul_ln196_1_reg_794_reg_n_107;
  wire mul_ln196_1_reg_794_reg_n_108;
  wire mul_ln196_1_reg_794_reg_n_109;
  wire mul_ln196_1_reg_794_reg_n_110;
  wire mul_ln196_1_reg_794_reg_n_87;
  wire mul_ln196_1_reg_794_reg_n_88;
  wire mul_ln196_1_reg_794_reg_n_89;
  wire mul_ln196_1_reg_794_reg_n_90;
  wire mul_ln196_1_reg_794_reg_n_91;
  wire mul_ln196_1_reg_794_reg_n_92;
  wire mul_ln196_1_reg_794_reg_n_93;
  wire mul_ln196_1_reg_794_reg_n_94;
  wire mul_ln196_1_reg_794_reg_n_95;
  wire mul_ln196_1_reg_794_reg_n_96;
  wire mul_ln196_1_reg_794_reg_n_97;
  wire mul_ln196_1_reg_794_reg_n_98;
  wire mul_ln196_1_reg_794_reg_n_99;
  wire [15:0]mul_ln196_2_reg_800_reg_0;
  wire mul_ln196_2_reg_800_reg_n_100;
  wire mul_ln196_2_reg_800_reg_n_101;
  wire mul_ln196_2_reg_800_reg_n_102;
  wire mul_ln196_2_reg_800_reg_n_103;
  wire mul_ln196_2_reg_800_reg_n_104;
  wire mul_ln196_2_reg_800_reg_n_105;
  wire mul_ln196_2_reg_800_reg_n_106;
  wire mul_ln196_2_reg_800_reg_n_107;
  wire mul_ln196_2_reg_800_reg_n_108;
  wire mul_ln196_2_reg_800_reg_n_109;
  wire mul_ln196_2_reg_800_reg_n_110;
  wire mul_ln196_2_reg_800_reg_n_87;
  wire mul_ln196_2_reg_800_reg_n_88;
  wire mul_ln196_2_reg_800_reg_n_89;
  wire mul_ln196_2_reg_800_reg_n_90;
  wire mul_ln196_2_reg_800_reg_n_91;
  wire mul_ln196_2_reg_800_reg_n_92;
  wire mul_ln196_2_reg_800_reg_n_93;
  wire mul_ln196_2_reg_800_reg_n_94;
  wire mul_ln196_2_reg_800_reg_n_95;
  wire mul_ln196_2_reg_800_reg_n_96;
  wire mul_ln196_2_reg_800_reg_n_97;
  wire mul_ln196_2_reg_800_reg_n_98;
  wire mul_ln196_2_reg_800_reg_n_99;
  wire [15:0]out;
  wire [13:0]p_1_in;
  wire p_6_in;
  wire [7:0]p_read12_cast_cast_reg_668_reg;
  wire [7:0]\p_read12_cast_cast_reg_668_reg[7]_0 ;
  wire [7:0]p_read13_cast_cast_reg_661;
  wire [7:0]\p_read13_cast_cast_reg_661_reg[7]_0 ;
  wire [9:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire push;
  wire [7:0]select_ln198_1_fu_537_p3;
  wire [7:0]select_ln199_1_fu_601_p3;
  wire [7:0]select_ln200_1_fu_587_p3;
  wire [23:0]stream_csc_din;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire [23:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire [19:0]trunc_ln192_1_fu_384_p1;
  wire [19:0]trunc_ln192_1_reg_811;
  wire [19:0]trunc_ln192_reg_806;
  wire [19:0]trunc_ln194_1_fu_430_p1;
  wire [19:0]trunc_ln194_1_reg_827;
  wire [19:0]trunc_ln194_reg_822;
  wire [19:0]trunc_ln196_1_fu_476_p1;
  wire [19:0]trunc_ln196_1_reg_843;
  wire [19:0]trunc_ln196_reg_838;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire [11:0]x_fu_98_reg;
  wire [3:0]NLW_add_ln192_2_fu_392_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_2_fu_392_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_2_fu_392_p2__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_add_ln192_2_fu_392_p2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln192_2_fu_392_p2__0_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_3_fu_500_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_3_fu_500_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_3_fu_500_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln192_3_fu_500_p2_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln192_4_fu_374_p2_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_438_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_438_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_438_p2__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_add_ln194_2_fu_438_p2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln194_2_fu_438_p2__0_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_3_fu_504_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_3_fu_504_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_3_fu_504_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln194_3_fu_504_p2_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln194_4_fu_420_p2_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_484_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_484_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_484_p2__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_add_ln196_2_fu_484_p2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln196_2_fu_484_p2__0_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_3_fu_508_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_3_fu_508_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_3_fu_508_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln196_3_fu_508_p2_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln196_4_fu_466_p2_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln136_fu_281_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_1_fu_516_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln198_1_fu_516_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_1_fu_516_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_fu_512_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln198_fu_512_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_fu_512_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_1_fu_548_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln199_1_fu_548_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_1_fu_548_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_fu_544_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln199_fu_544_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_fu_544_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_1_fu_566_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln200_1_fu_566_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_1_fu_566_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_fu_562_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln200_fu_562_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_fu_562_p2_carry__0_O_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_770_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_770_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_770_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_770_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_770_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_770_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln192_1_reg_770_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln192_1_reg_770_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln192_1_reg_770_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mul_ln192_1_reg_770_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln192_1_reg_770_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln192_2_reg_776_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln192_2_reg_776_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln192_2_reg_776_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln192_2_reg_776_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln192_2_reg_776_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln192_2_reg_776_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln192_2_reg_776_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln192_2_reg_776_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln192_2_reg_776_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mul_ln192_2_reg_776_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln192_2_reg_776_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_782_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_782_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_782_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_782_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_782_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_782_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln194_1_reg_782_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln194_1_reg_782_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln194_1_reg_782_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mul_ln194_1_reg_782_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln194_1_reg_782_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln194_2_reg_788_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln194_2_reg_788_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln194_2_reg_788_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln194_2_reg_788_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln194_2_reg_788_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln194_2_reg_788_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln194_2_reg_788_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln194_2_reg_788_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln194_2_reg_788_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mul_ln194_2_reg_788_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln194_2_reg_788_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_794_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_794_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_794_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_794_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_794_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_794_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln196_1_reg_794_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln196_1_reg_794_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln196_1_reg_794_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mul_ln196_1_reg_794_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln196_1_reg_794_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln196_2_reg_800_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln196_2_reg_800_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln196_2_reg_800_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln196_2_reg_800_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln196_2_reg_800_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln196_2_reg_800_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln196_2_reg_800_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln196_2_reg_800_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln196_2_reg_800_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mul_ln196_2_reg_800_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln196_2_reg_800_reg_PCOUT_UNCONNECTED;

  FDRE \Bres_reg_848_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[12]),
        .Q(Bres_reg_848[0]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[22]),
        .Q(Bres_reg_848[10]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[23]),
        .Q(Bres_reg_848[11]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[24]),
        .Q(Bres_reg_848[12]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[25]),
        .Q(Bres_reg_848[13]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[13]),
        .Q(Bres_reg_848[1]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[14]),
        .Q(Bres_reg_848[2]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[15]),
        .Q(Bres_reg_848[3]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[16]),
        .Q(Bres_reg_848[4]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[17]),
        .Q(Bres_reg_848[5]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[18]),
        .Q(Bres_reg_848[6]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[19]),
        .Q(Bres_reg_848[7]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[20]),
        .Q(Bres_reg_848[8]),
        .R(1'b0));
  FDRE \Bres_reg_848_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_2_fu_484_p2[21]),
        .Q(Bres_reg_848[9]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[12]),
        .Q(Gres_reg_832[0]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[22]),
        .Q(Gres_reg_832[10]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[23]),
        .Q(Gres_reg_832[11]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[24]),
        .Q(Gres_reg_832[12]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[25]),
        .Q(Gres_reg_832[13]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[13]),
        .Q(Gres_reg_832[1]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[14]),
        .Q(Gres_reg_832[2]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[15]),
        .Q(Gres_reg_832[3]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[16]),
        .Q(Gres_reg_832[4]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[17]),
        .Q(Gres_reg_832[5]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[18]),
        .Q(Gres_reg_832[6]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[19]),
        .Q(Gres_reg_832[7]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[20]),
        .Q(Gres_reg_832[8]),
        .R(1'b0));
  FDRE \Gres_reg_832_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_2_fu_438_p2[21]),
        .Q(Gres_reg_832[9]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[0]),
        .Q(Rres_reg_816[0]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[10]),
        .Q(Rres_reg_816[10]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[11]),
        .Q(Rres_reg_816[11]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[12]),
        .Q(Rres_reg_816[12]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[13]),
        .Q(Rres_reg_816[13]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[1]),
        .Q(Rres_reg_816[1]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[2]),
        .Q(Rres_reg_816[2]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[3]),
        .Q(Rres_reg_816[3]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[4]),
        .Q(Rres_reg_816[4]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[5]),
        .Q(Rres_reg_816[5]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[6]),
        .Q(Rres_reg_816[6]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[7]),
        .Q(Rres_reg_816[7]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[8]),
        .Q(Rres_reg_816[8]),
        .R(1'b0));
  FDRE \Rres_reg_816_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[9]),
        .Q(Rres_reg_816[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(\mOutPtr_reg[4] [2]),
        .I1(stream_csc_full_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(push));
  CARRY4 add_ln192_2_fu_392_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln192_2_fu_392_p2__0_carry_n_5,add_ln192_2_fu_392_p2__0_carry_n_6,add_ln192_2_fu_392_p2__0_carry_n_7,add_ln192_2_fu_392_p2__0_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U114_n_35,mac_muladd_16s_8ns_22s_25_4_1_U114_n_36,mac_muladd_16s_8ns_22s_25_4_1_U114_n_37,1'b0}),
        .O(NLW_add_ln192_2_fu_392_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U114_n_38,mac_muladd_16s_8ns_22s_25_4_1_U114_n_39,mac_muladd_16s_8ns_22s_25_4_1_U114_n_40,mac_muladd_16s_8ns_22s_25_4_1_U114_n_41}));
  CARRY4 add_ln192_2_fu_392_p2__0_carry__0
       (.CI(add_ln192_2_fu_392_p2__0_carry_n_5),
        .CO({add_ln192_2_fu_392_p2__0_carry__0_n_5,add_ln192_2_fu_392_p2__0_carry__0_n_6,add_ln192_2_fu_392_p2__0_carry__0_n_7,add_ln192_2_fu_392_p2__0_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U114_n_42,mac_muladd_16s_8ns_22s_25_4_1_U114_n_43,mac_muladd_16s_8ns_22s_25_4_1_U114_n_44,mac_muladd_16s_8ns_22s_25_4_1_U114_n_45}),
        .O(NLW_add_ln192_2_fu_392_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U114_n_46,mac_muladd_16s_8ns_22s_25_4_1_U114_n_47,mac_muladd_16s_8ns_22s_25_4_1_U114_n_48,mac_muladd_16s_8ns_22s_25_4_1_U114_n_49}));
  CARRY4 add_ln192_2_fu_392_p2__0_carry__1
       (.CI(add_ln192_2_fu_392_p2__0_carry__0_n_5),
        .CO({add_ln192_2_fu_392_p2__0_carry__1_n_5,add_ln192_2_fu_392_p2__0_carry__1_n_6,add_ln192_2_fu_392_p2__0_carry__1_n_7,add_ln192_2_fu_392_p2__0_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U114_n_50,mac_muladd_16s_8ns_22s_25_4_1_U114_n_51,mac_muladd_16s_8ns_22s_25_4_1_U114_n_52,mac_muladd_16s_8ns_22s_25_4_1_U114_n_53}),
        .O(NLW_add_ln192_2_fu_392_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U114_n_54,mac_muladd_16s_8ns_22s_25_4_1_U114_n_55,mac_muladd_16s_8ns_22s_25_4_1_U114_n_56,mac_muladd_16s_8ns_22s_25_4_1_U114_n_57}));
  CARRY4 add_ln192_2_fu_392_p2__0_carry__2
       (.CI(add_ln192_2_fu_392_p2__0_carry__1_n_5),
        .CO({add_ln192_2_fu_392_p2__0_carry__2_n_5,add_ln192_2_fu_392_p2__0_carry__2_n_6,add_ln192_2_fu_392_p2__0_carry__2_n_7,add_ln192_2_fu_392_p2__0_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U114_n_58,mac_muladd_16s_8ns_22s_25_4_1_U114_n_59,mac_muladd_16s_8ns_22s_25_4_1_U114_n_60,mac_muladd_16s_8ns_22s_25_4_1_U114_n_61}),
        .O(p_1_in[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U114_n_62,mac_muladd_16s_8ns_22s_25_4_1_U114_n_63,mac_muladd_16s_8ns_22s_25_4_1_U114_n_64,mac_muladd_16s_8ns_22s_25_4_1_U114_n_65}));
  CARRY4 add_ln192_2_fu_392_p2__0_carry__3
       (.CI(add_ln192_2_fu_392_p2__0_carry__2_n_5),
        .CO({add_ln192_2_fu_392_p2__0_carry__3_n_5,add_ln192_2_fu_392_p2__0_carry__3_n_6,add_ln192_2_fu_392_p2__0_carry__3_n_7,add_ln192_2_fu_392_p2__0_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U114_n_66,mac_muladd_16s_8ns_22s_25_4_1_U114_n_67,mac_muladd_16s_8ns_22s_25_4_1_U114_n_68,mac_muladd_16s_8ns_22s_25_4_1_U114_n_69}),
        .O(p_1_in[7:4]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U114_n_70,mac_muladd_16s_8ns_22s_25_4_1_U114_n_71,mac_muladd_16s_8ns_22s_25_4_1_U114_n_72,mac_muladd_16s_8ns_22s_25_4_1_U114_n_73}));
  CARRY4 add_ln192_2_fu_392_p2__0_carry__4
       (.CI(add_ln192_2_fu_392_p2__0_carry__3_n_5),
        .CO({add_ln192_2_fu_392_p2__0_carry__4_n_5,add_ln192_2_fu_392_p2__0_carry__4_n_6,add_ln192_2_fu_392_p2__0_carry__4_n_7,add_ln192_2_fu_392_p2__0_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U114_n_30,mac_muladd_16s_8ns_22s_25_4_1_U114_n_31,mac_muladd_16s_8ns_22s_25_4_1_U114_n_32,mac_muladd_16s_8ns_22s_25_4_1_U114_n_33}),
        .O(p_1_in[11:8]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U114_n_26,mac_muladd_16s_8ns_22s_25_4_1_U114_n_27,mac_muladd_16s_8ns_22s_25_4_1_U114_n_28,mac_muladd_16s_8ns_22s_25_4_1_U114_n_29}));
  CARRY4 add_ln192_2_fu_392_p2__0_carry__5
       (.CI(add_ln192_2_fu_392_p2__0_carry__4_n_5),
        .CO({NLW_add_ln192_2_fu_392_p2__0_carry__5_CO_UNCONNECTED[3:1],add_ln192_2_fu_392_p2__0_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mac_muladd_16s_8ns_22s_25_4_1_U114_n_34}),
        .O({NLW_add_ln192_2_fu_392_p2__0_carry__5_O_UNCONNECTED[3:2],p_1_in[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_22s_25_4_1_U114_n_25}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_500_p2_carry
       (.CI(1'b0),
        .CO({add_ln192_3_fu_500_p2_carry_n_5,add_ln192_3_fu_500_p2_carry_n_6,add_ln192_3_fu_500_p2_carry_n_7,add_ln192_3_fu_500_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_811[3:0]),
        .O(NLW_add_ln192_3_fu_500_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln192_3_fu_500_p2_carry_i_1_n_5,add_ln192_3_fu_500_p2_carry_i_2_n_5,add_ln192_3_fu_500_p2_carry_i_3_n_5,add_ln192_3_fu_500_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_500_p2_carry__0
       (.CI(add_ln192_3_fu_500_p2_carry_n_5),
        .CO({add_ln192_3_fu_500_p2_carry__0_n_5,add_ln192_3_fu_500_p2_carry__0_n_6,add_ln192_3_fu_500_p2_carry__0_n_7,add_ln192_3_fu_500_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_811[7:4]),
        .O(NLW_add_ln192_3_fu_500_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln192_3_fu_500_p2_carry__0_i_1_n_5,add_ln192_3_fu_500_p2_carry__0_i_2_n_5,add_ln192_3_fu_500_p2_carry__0_i_3_n_5,add_ln192_3_fu_500_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__0_i_1
       (.I0(trunc_ln192_1_reg_811[7]),
        .I1(trunc_ln192_reg_806[7]),
        .O(add_ln192_3_fu_500_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__0_i_2
       (.I0(trunc_ln192_1_reg_811[6]),
        .I1(trunc_ln192_reg_806[6]),
        .O(add_ln192_3_fu_500_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__0_i_3
       (.I0(trunc_ln192_1_reg_811[5]),
        .I1(trunc_ln192_reg_806[5]),
        .O(add_ln192_3_fu_500_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__0_i_4
       (.I0(trunc_ln192_1_reg_811[4]),
        .I1(trunc_ln192_reg_806[4]),
        .O(add_ln192_3_fu_500_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_500_p2_carry__1
       (.CI(add_ln192_3_fu_500_p2_carry__0_n_5),
        .CO({add_ln192_3_fu_500_p2_carry__1_n_5,add_ln192_3_fu_500_p2_carry__1_n_6,add_ln192_3_fu_500_p2_carry__1_n_7,add_ln192_3_fu_500_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_811[11:8]),
        .O(NLW_add_ln192_3_fu_500_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln192_3_fu_500_p2_carry__1_i_1_n_5,add_ln192_3_fu_500_p2_carry__1_i_2_n_5,add_ln192_3_fu_500_p2_carry__1_i_3_n_5,add_ln192_3_fu_500_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__1_i_1
       (.I0(trunc_ln192_1_reg_811[11]),
        .I1(trunc_ln192_reg_806[11]),
        .O(add_ln192_3_fu_500_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__1_i_2
       (.I0(trunc_ln192_1_reg_811[10]),
        .I1(trunc_ln192_reg_806[10]),
        .O(add_ln192_3_fu_500_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__1_i_3
       (.I0(trunc_ln192_1_reg_811[9]),
        .I1(trunc_ln192_reg_806[9]),
        .O(add_ln192_3_fu_500_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__1_i_4
       (.I0(trunc_ln192_1_reg_811[8]),
        .I1(trunc_ln192_reg_806[8]),
        .O(add_ln192_3_fu_500_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_500_p2_carry__2
       (.CI(add_ln192_3_fu_500_p2_carry__1_n_5),
        .CO({add_ln192_3_fu_500_p2_carry__2_n_5,add_ln192_3_fu_500_p2_carry__2_n_6,add_ln192_3_fu_500_p2_carry__2_n_7,add_ln192_3_fu_500_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_811[15:12]),
        .O(add_ln192_3_fu_500_p2[15:12]),
        .S({add_ln192_3_fu_500_p2_carry__2_i_1_n_5,add_ln192_3_fu_500_p2_carry__2_i_2_n_5,add_ln192_3_fu_500_p2_carry__2_i_3_n_5,add_ln192_3_fu_500_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__2_i_1
       (.I0(trunc_ln192_1_reg_811[15]),
        .I1(trunc_ln192_reg_806[15]),
        .O(add_ln192_3_fu_500_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__2_i_2
       (.I0(trunc_ln192_1_reg_811[14]),
        .I1(trunc_ln192_reg_806[14]),
        .O(add_ln192_3_fu_500_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__2_i_3
       (.I0(trunc_ln192_1_reg_811[13]),
        .I1(trunc_ln192_reg_806[13]),
        .O(add_ln192_3_fu_500_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__2_i_4
       (.I0(trunc_ln192_1_reg_811[12]),
        .I1(trunc_ln192_reg_806[12]),
        .O(add_ln192_3_fu_500_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_500_p2_carry__3
       (.CI(add_ln192_3_fu_500_p2_carry__2_n_5),
        .CO({NLW_add_ln192_3_fu_500_p2_carry__3_CO_UNCONNECTED[3],add_ln192_3_fu_500_p2_carry__3_n_6,add_ln192_3_fu_500_p2_carry__3_n_7,add_ln192_3_fu_500_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln192_1_reg_811[18:16]}),
        .O(add_ln192_3_fu_500_p2[19:16]),
        .S({add_ln192_3_fu_500_p2_carry__3_i_1_n_5,add_ln192_3_fu_500_p2_carry__3_i_2_n_5,add_ln192_3_fu_500_p2_carry__3_i_3_n_5,add_ln192_3_fu_500_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__3_i_1
       (.I0(trunc_ln192_1_reg_811[19]),
        .I1(trunc_ln192_reg_806[19]),
        .O(add_ln192_3_fu_500_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__3_i_2
       (.I0(trunc_ln192_1_reg_811[18]),
        .I1(trunc_ln192_reg_806[18]),
        .O(add_ln192_3_fu_500_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__3_i_3
       (.I0(trunc_ln192_1_reg_811[17]),
        .I1(trunc_ln192_reg_806[17]),
        .O(add_ln192_3_fu_500_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry__3_i_4
       (.I0(trunc_ln192_1_reg_811[16]),
        .I1(trunc_ln192_reg_806[16]),
        .O(add_ln192_3_fu_500_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry_i_1
       (.I0(trunc_ln192_1_reg_811[3]),
        .I1(trunc_ln192_reg_806[3]),
        .O(add_ln192_3_fu_500_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry_i_2
       (.I0(trunc_ln192_1_reg_811[2]),
        .I1(trunc_ln192_reg_806[2]),
        .O(add_ln192_3_fu_500_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry_i_3
       (.I0(trunc_ln192_1_reg_811[1]),
        .I1(trunc_ln192_reg_806[1]),
        .O(add_ln192_3_fu_500_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_500_p2_carry_i_4
       (.I0(trunc_ln192_1_reg_811[0]),
        .I1(trunc_ln192_reg_806[0]),
        .O(add_ln192_3_fu_500_p2_carry_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_4_fu_374_p2_carry
       (.CI(1'b0),
        .CO({add_ln192_4_fu_374_p2_carry_n_5,add_ln192_4_fu_374_p2_carry_n_6,add_ln192_4_fu_374_p2_carry_n_7,add_ln192_4_fu_374_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_2_reg_776_reg_n_107,mul_ln192_2_reg_776_reg_n_108,mul_ln192_2_reg_776_reg_n_109,mul_ln192_2_reg_776_reg_n_110}),
        .O(trunc_ln192_1_fu_384_p1[3:0]),
        .S({add_ln192_4_fu_374_p2_carry_i_1_n_5,add_ln192_4_fu_374_p2_carry_i_2_n_5,add_ln192_4_fu_374_p2_carry_i_3_n_5,add_ln192_4_fu_374_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_4_fu_374_p2_carry__0
       (.CI(add_ln192_4_fu_374_p2_carry_n_5),
        .CO({add_ln192_4_fu_374_p2_carry__0_n_5,add_ln192_4_fu_374_p2_carry__0_n_6,add_ln192_4_fu_374_p2_carry__0_n_7,add_ln192_4_fu_374_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_2_reg_776_reg_n_103,mul_ln192_2_reg_776_reg_n_104,mul_ln192_2_reg_776_reg_n_105,mul_ln192_2_reg_776_reg_n_106}),
        .O(trunc_ln192_1_fu_384_p1[7:4]),
        .S({add_ln192_4_fu_374_p2_carry__0_i_1_n_5,add_ln192_4_fu_374_p2_carry__0_i_2_n_5,add_ln192_4_fu_374_p2_carry__0_i_3_n_5,add_ln192_4_fu_374_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__0_i_1
       (.I0(mul_ln192_2_reg_776_reg_n_103),
        .I1(mul_ln192_1_reg_770_reg_n_103),
        .O(add_ln192_4_fu_374_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__0_i_2
       (.I0(mul_ln192_2_reg_776_reg_n_104),
        .I1(mul_ln192_1_reg_770_reg_n_104),
        .O(add_ln192_4_fu_374_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__0_i_3
       (.I0(mul_ln192_2_reg_776_reg_n_105),
        .I1(mul_ln192_1_reg_770_reg_n_105),
        .O(add_ln192_4_fu_374_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__0_i_4
       (.I0(mul_ln192_2_reg_776_reg_n_106),
        .I1(mul_ln192_1_reg_770_reg_n_106),
        .O(add_ln192_4_fu_374_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_4_fu_374_p2_carry__1
       (.CI(add_ln192_4_fu_374_p2_carry__0_n_5),
        .CO({add_ln192_4_fu_374_p2_carry__1_n_5,add_ln192_4_fu_374_p2_carry__1_n_6,add_ln192_4_fu_374_p2_carry__1_n_7,add_ln192_4_fu_374_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_2_reg_776_reg_n_99,mul_ln192_2_reg_776_reg_n_100,mul_ln192_2_reg_776_reg_n_101,mul_ln192_2_reg_776_reg_n_102}),
        .O(trunc_ln192_1_fu_384_p1[11:8]),
        .S({add_ln192_4_fu_374_p2_carry__1_i_1_n_5,add_ln192_4_fu_374_p2_carry__1_i_2_n_5,add_ln192_4_fu_374_p2_carry__1_i_3_n_5,add_ln192_4_fu_374_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__1_i_1
       (.I0(mul_ln192_2_reg_776_reg_n_99),
        .I1(mul_ln192_1_reg_770_reg_n_99),
        .O(add_ln192_4_fu_374_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__1_i_2
       (.I0(mul_ln192_2_reg_776_reg_n_100),
        .I1(mul_ln192_1_reg_770_reg_n_100),
        .O(add_ln192_4_fu_374_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__1_i_3
       (.I0(mul_ln192_2_reg_776_reg_n_101),
        .I1(mul_ln192_1_reg_770_reg_n_101),
        .O(add_ln192_4_fu_374_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__1_i_4
       (.I0(mul_ln192_2_reg_776_reg_n_102),
        .I1(mul_ln192_1_reg_770_reg_n_102),
        .O(add_ln192_4_fu_374_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_4_fu_374_p2_carry__2
       (.CI(add_ln192_4_fu_374_p2_carry__1_n_5),
        .CO({add_ln192_4_fu_374_p2_carry__2_n_5,add_ln192_4_fu_374_p2_carry__2_n_6,add_ln192_4_fu_374_p2_carry__2_n_7,add_ln192_4_fu_374_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_2_reg_776_reg_n_95,mul_ln192_2_reg_776_reg_n_96,mul_ln192_2_reg_776_reg_n_97,mul_ln192_2_reg_776_reg_n_98}),
        .O(trunc_ln192_1_fu_384_p1[15:12]),
        .S({add_ln192_4_fu_374_p2_carry__2_i_1_n_5,add_ln192_4_fu_374_p2_carry__2_i_2_n_5,add_ln192_4_fu_374_p2_carry__2_i_3_n_5,add_ln192_4_fu_374_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__2_i_1
       (.I0(mul_ln192_2_reg_776_reg_n_95),
        .I1(mul_ln192_1_reg_770_reg_n_95),
        .O(add_ln192_4_fu_374_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__2_i_2
       (.I0(mul_ln192_2_reg_776_reg_n_96),
        .I1(mul_ln192_1_reg_770_reg_n_96),
        .O(add_ln192_4_fu_374_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__2_i_3
       (.I0(mul_ln192_2_reg_776_reg_n_97),
        .I1(mul_ln192_1_reg_770_reg_n_97),
        .O(add_ln192_4_fu_374_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__2_i_4
       (.I0(mul_ln192_2_reg_776_reg_n_98),
        .I1(mul_ln192_1_reg_770_reg_n_98),
        .O(add_ln192_4_fu_374_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_4_fu_374_p2_carry__3
       (.CI(add_ln192_4_fu_374_p2_carry__2_n_5),
        .CO({NLW_add_ln192_4_fu_374_p2_carry__3_CO_UNCONNECTED[3],add_ln192_4_fu_374_p2_carry__3_n_6,add_ln192_4_fu_374_p2_carry__3_n_7,add_ln192_4_fu_374_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln192_2_reg_776_reg_n_92,mul_ln192_2_reg_776_reg_n_93,mul_ln192_2_reg_776_reg_n_94}),
        .O(trunc_ln192_1_fu_384_p1[19:16]),
        .S({add_ln192_4_fu_374_p2_carry__3_i_1_n_5,add_ln192_4_fu_374_p2_carry__3_i_2_n_5,add_ln192_4_fu_374_p2_carry__3_i_3_n_5,add_ln192_4_fu_374_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__3_i_1
       (.I0(mul_ln192_2_reg_776_reg_n_91),
        .I1(mul_ln192_1_reg_770_reg_n_91),
        .O(add_ln192_4_fu_374_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__3_i_2
       (.I0(mul_ln192_2_reg_776_reg_n_92),
        .I1(mul_ln192_1_reg_770_reg_n_92),
        .O(add_ln192_4_fu_374_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__3_i_3
       (.I0(mul_ln192_2_reg_776_reg_n_93),
        .I1(mul_ln192_1_reg_770_reg_n_93),
        .O(add_ln192_4_fu_374_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry__3_i_4
       (.I0(mul_ln192_2_reg_776_reg_n_94),
        .I1(mul_ln192_1_reg_770_reg_n_94),
        .O(add_ln192_4_fu_374_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry_i_1
       (.I0(mul_ln192_2_reg_776_reg_n_107),
        .I1(mul_ln192_1_reg_770_reg_n_107),
        .O(add_ln192_4_fu_374_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry_i_2
       (.I0(mul_ln192_2_reg_776_reg_n_108),
        .I1(mul_ln192_1_reg_770_reg_n_108),
        .O(add_ln192_4_fu_374_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry_i_3
       (.I0(mul_ln192_2_reg_776_reg_n_109),
        .I1(mul_ln192_1_reg_770_reg_n_109),
        .O(add_ln192_4_fu_374_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_4_fu_374_p2_carry_i_4
       (.I0(mul_ln192_2_reg_776_reg_n_110),
        .I1(mul_ln192_1_reg_770_reg_n_110),
        .O(add_ln192_4_fu_374_p2_carry_i_4_n_5));
  CARRY4 add_ln194_2_fu_438_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln194_2_fu_438_p2__0_carry_n_5,add_ln194_2_fu_438_p2__0_carry_n_6,add_ln194_2_fu_438_p2__0_carry_n_7,add_ln194_2_fu_438_p2__0_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U115_n_35,mac_muladd_16s_8ns_22s_25_4_1_U115_n_36,mac_muladd_16s_8ns_22s_25_4_1_U115_n_37,1'b0}),
        .O(NLW_add_ln194_2_fu_438_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U115_n_38,mac_muladd_16s_8ns_22s_25_4_1_U115_n_39,mac_muladd_16s_8ns_22s_25_4_1_U115_n_40,mac_muladd_16s_8ns_22s_25_4_1_U115_n_41}));
  CARRY4 add_ln194_2_fu_438_p2__0_carry__0
       (.CI(add_ln194_2_fu_438_p2__0_carry_n_5),
        .CO({add_ln194_2_fu_438_p2__0_carry__0_n_5,add_ln194_2_fu_438_p2__0_carry__0_n_6,add_ln194_2_fu_438_p2__0_carry__0_n_7,add_ln194_2_fu_438_p2__0_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U115_n_42,mac_muladd_16s_8ns_22s_25_4_1_U115_n_43,mac_muladd_16s_8ns_22s_25_4_1_U115_n_44,mac_muladd_16s_8ns_22s_25_4_1_U115_n_45}),
        .O(NLW_add_ln194_2_fu_438_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U115_n_46,mac_muladd_16s_8ns_22s_25_4_1_U115_n_47,mac_muladd_16s_8ns_22s_25_4_1_U115_n_48,mac_muladd_16s_8ns_22s_25_4_1_U115_n_49}));
  CARRY4 add_ln194_2_fu_438_p2__0_carry__1
       (.CI(add_ln194_2_fu_438_p2__0_carry__0_n_5),
        .CO({add_ln194_2_fu_438_p2__0_carry__1_n_5,add_ln194_2_fu_438_p2__0_carry__1_n_6,add_ln194_2_fu_438_p2__0_carry__1_n_7,add_ln194_2_fu_438_p2__0_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U115_n_50,mac_muladd_16s_8ns_22s_25_4_1_U115_n_51,mac_muladd_16s_8ns_22s_25_4_1_U115_n_52,mac_muladd_16s_8ns_22s_25_4_1_U115_n_53}),
        .O(NLW_add_ln194_2_fu_438_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U115_n_54,mac_muladd_16s_8ns_22s_25_4_1_U115_n_55,mac_muladd_16s_8ns_22s_25_4_1_U115_n_56,mac_muladd_16s_8ns_22s_25_4_1_U115_n_57}));
  CARRY4 add_ln194_2_fu_438_p2__0_carry__2
       (.CI(add_ln194_2_fu_438_p2__0_carry__1_n_5),
        .CO({add_ln194_2_fu_438_p2__0_carry__2_n_5,add_ln194_2_fu_438_p2__0_carry__2_n_6,add_ln194_2_fu_438_p2__0_carry__2_n_7,add_ln194_2_fu_438_p2__0_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U115_n_58,mac_muladd_16s_8ns_22s_25_4_1_U115_n_59,mac_muladd_16s_8ns_22s_25_4_1_U115_n_60,mac_muladd_16s_8ns_22s_25_4_1_U115_n_61}),
        .O(add_ln194_2_fu_438_p2[15:12]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U115_n_62,mac_muladd_16s_8ns_22s_25_4_1_U115_n_63,mac_muladd_16s_8ns_22s_25_4_1_U115_n_64,mac_muladd_16s_8ns_22s_25_4_1_U115_n_65}));
  CARRY4 add_ln194_2_fu_438_p2__0_carry__3
       (.CI(add_ln194_2_fu_438_p2__0_carry__2_n_5),
        .CO({add_ln194_2_fu_438_p2__0_carry__3_n_5,add_ln194_2_fu_438_p2__0_carry__3_n_6,add_ln194_2_fu_438_p2__0_carry__3_n_7,add_ln194_2_fu_438_p2__0_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U115_n_66,mac_muladd_16s_8ns_22s_25_4_1_U115_n_67,mac_muladd_16s_8ns_22s_25_4_1_U115_n_68,mac_muladd_16s_8ns_22s_25_4_1_U115_n_69}),
        .O(add_ln194_2_fu_438_p2[19:16]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U115_n_70,mac_muladd_16s_8ns_22s_25_4_1_U115_n_71,mac_muladd_16s_8ns_22s_25_4_1_U115_n_72,mac_muladd_16s_8ns_22s_25_4_1_U115_n_73}));
  CARRY4 add_ln194_2_fu_438_p2__0_carry__4
       (.CI(add_ln194_2_fu_438_p2__0_carry__3_n_5),
        .CO({add_ln194_2_fu_438_p2__0_carry__4_n_5,add_ln194_2_fu_438_p2__0_carry__4_n_6,add_ln194_2_fu_438_p2__0_carry__4_n_7,add_ln194_2_fu_438_p2__0_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U115_n_30,mac_muladd_16s_8ns_22s_25_4_1_U115_n_31,mac_muladd_16s_8ns_22s_25_4_1_U115_n_32,mac_muladd_16s_8ns_22s_25_4_1_U115_n_33}),
        .O(add_ln194_2_fu_438_p2[23:20]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U115_n_26,mac_muladd_16s_8ns_22s_25_4_1_U115_n_27,mac_muladd_16s_8ns_22s_25_4_1_U115_n_28,mac_muladd_16s_8ns_22s_25_4_1_U115_n_29}));
  CARRY4 add_ln194_2_fu_438_p2__0_carry__5
       (.CI(add_ln194_2_fu_438_p2__0_carry__4_n_5),
        .CO({NLW_add_ln194_2_fu_438_p2__0_carry__5_CO_UNCONNECTED[3:1],add_ln194_2_fu_438_p2__0_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mac_muladd_16s_8ns_22s_25_4_1_U115_n_34}),
        .O({NLW_add_ln194_2_fu_438_p2__0_carry__5_O_UNCONNECTED[3:2],add_ln194_2_fu_438_p2[25:24]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_22s_25_4_1_U115_n_25}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_504_p2_carry
       (.CI(1'b0),
        .CO({add_ln194_3_fu_504_p2_carry_n_5,add_ln194_3_fu_504_p2_carry_n_6,add_ln194_3_fu_504_p2_carry_n_7,add_ln194_3_fu_504_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_827[3:0]),
        .O(NLW_add_ln194_3_fu_504_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln194_3_fu_504_p2_carry_i_1_n_5,add_ln194_3_fu_504_p2_carry_i_2_n_5,add_ln194_3_fu_504_p2_carry_i_3_n_5,add_ln194_3_fu_504_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_504_p2_carry__0
       (.CI(add_ln194_3_fu_504_p2_carry_n_5),
        .CO({add_ln194_3_fu_504_p2_carry__0_n_5,add_ln194_3_fu_504_p2_carry__0_n_6,add_ln194_3_fu_504_p2_carry__0_n_7,add_ln194_3_fu_504_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_827[7:4]),
        .O(NLW_add_ln194_3_fu_504_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln194_3_fu_504_p2_carry__0_i_1_n_5,add_ln194_3_fu_504_p2_carry__0_i_2_n_5,add_ln194_3_fu_504_p2_carry__0_i_3_n_5,add_ln194_3_fu_504_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__0_i_1
       (.I0(trunc_ln194_1_reg_827[7]),
        .I1(trunc_ln194_reg_822[7]),
        .O(add_ln194_3_fu_504_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__0_i_2
       (.I0(trunc_ln194_1_reg_827[6]),
        .I1(trunc_ln194_reg_822[6]),
        .O(add_ln194_3_fu_504_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__0_i_3
       (.I0(trunc_ln194_1_reg_827[5]),
        .I1(trunc_ln194_reg_822[5]),
        .O(add_ln194_3_fu_504_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__0_i_4
       (.I0(trunc_ln194_1_reg_827[4]),
        .I1(trunc_ln194_reg_822[4]),
        .O(add_ln194_3_fu_504_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_504_p2_carry__1
       (.CI(add_ln194_3_fu_504_p2_carry__0_n_5),
        .CO({add_ln194_3_fu_504_p2_carry__1_n_5,add_ln194_3_fu_504_p2_carry__1_n_6,add_ln194_3_fu_504_p2_carry__1_n_7,add_ln194_3_fu_504_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_827[11:8]),
        .O(NLW_add_ln194_3_fu_504_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln194_3_fu_504_p2_carry__1_i_1_n_5,add_ln194_3_fu_504_p2_carry__1_i_2_n_5,add_ln194_3_fu_504_p2_carry__1_i_3_n_5,add_ln194_3_fu_504_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__1_i_1
       (.I0(trunc_ln194_1_reg_827[11]),
        .I1(trunc_ln194_reg_822[11]),
        .O(add_ln194_3_fu_504_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__1_i_2
       (.I0(trunc_ln194_1_reg_827[10]),
        .I1(trunc_ln194_reg_822[10]),
        .O(add_ln194_3_fu_504_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__1_i_3
       (.I0(trunc_ln194_1_reg_827[9]),
        .I1(trunc_ln194_reg_822[9]),
        .O(add_ln194_3_fu_504_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__1_i_4
       (.I0(trunc_ln194_1_reg_827[8]),
        .I1(trunc_ln194_reg_822[8]),
        .O(add_ln194_3_fu_504_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_504_p2_carry__2
       (.CI(add_ln194_3_fu_504_p2_carry__1_n_5),
        .CO({add_ln194_3_fu_504_p2_carry__2_n_5,add_ln194_3_fu_504_p2_carry__2_n_6,add_ln194_3_fu_504_p2_carry__2_n_7,add_ln194_3_fu_504_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_827[15:12]),
        .O(add_ln194_3_fu_504_p2[15:12]),
        .S({add_ln194_3_fu_504_p2_carry__2_i_1_n_5,add_ln194_3_fu_504_p2_carry__2_i_2_n_5,add_ln194_3_fu_504_p2_carry__2_i_3_n_5,add_ln194_3_fu_504_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__2_i_1
       (.I0(trunc_ln194_1_reg_827[15]),
        .I1(trunc_ln194_reg_822[15]),
        .O(add_ln194_3_fu_504_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__2_i_2
       (.I0(trunc_ln194_1_reg_827[14]),
        .I1(trunc_ln194_reg_822[14]),
        .O(add_ln194_3_fu_504_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__2_i_3
       (.I0(trunc_ln194_1_reg_827[13]),
        .I1(trunc_ln194_reg_822[13]),
        .O(add_ln194_3_fu_504_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__2_i_4
       (.I0(trunc_ln194_1_reg_827[12]),
        .I1(trunc_ln194_reg_822[12]),
        .O(add_ln194_3_fu_504_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_504_p2_carry__3
       (.CI(add_ln194_3_fu_504_p2_carry__2_n_5),
        .CO({NLW_add_ln194_3_fu_504_p2_carry__3_CO_UNCONNECTED[3],add_ln194_3_fu_504_p2_carry__3_n_6,add_ln194_3_fu_504_p2_carry__3_n_7,add_ln194_3_fu_504_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln194_1_reg_827[18:16]}),
        .O(add_ln194_3_fu_504_p2[19:16]),
        .S({add_ln194_3_fu_504_p2_carry__3_i_1_n_5,add_ln194_3_fu_504_p2_carry__3_i_2_n_5,add_ln194_3_fu_504_p2_carry__3_i_3_n_5,add_ln194_3_fu_504_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__3_i_1
       (.I0(trunc_ln194_1_reg_827[19]),
        .I1(trunc_ln194_reg_822[19]),
        .O(add_ln194_3_fu_504_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__3_i_2
       (.I0(trunc_ln194_1_reg_827[18]),
        .I1(trunc_ln194_reg_822[18]),
        .O(add_ln194_3_fu_504_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__3_i_3
       (.I0(trunc_ln194_1_reg_827[17]),
        .I1(trunc_ln194_reg_822[17]),
        .O(add_ln194_3_fu_504_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry__3_i_4
       (.I0(trunc_ln194_1_reg_827[16]),
        .I1(trunc_ln194_reg_822[16]),
        .O(add_ln194_3_fu_504_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry_i_1
       (.I0(trunc_ln194_1_reg_827[3]),
        .I1(trunc_ln194_reg_822[3]),
        .O(add_ln194_3_fu_504_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry_i_2
       (.I0(trunc_ln194_1_reg_827[2]),
        .I1(trunc_ln194_reg_822[2]),
        .O(add_ln194_3_fu_504_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry_i_3
       (.I0(trunc_ln194_1_reg_827[1]),
        .I1(trunc_ln194_reg_822[1]),
        .O(add_ln194_3_fu_504_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_504_p2_carry_i_4
       (.I0(trunc_ln194_1_reg_827[0]),
        .I1(trunc_ln194_reg_822[0]),
        .O(add_ln194_3_fu_504_p2_carry_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_4_fu_420_p2_carry
       (.CI(1'b0),
        .CO({add_ln194_4_fu_420_p2_carry_n_5,add_ln194_4_fu_420_p2_carry_n_6,add_ln194_4_fu_420_p2_carry_n_7,add_ln194_4_fu_420_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_2_reg_788_reg_n_107,mul_ln194_2_reg_788_reg_n_108,mul_ln194_2_reg_788_reg_n_109,mul_ln194_2_reg_788_reg_n_110}),
        .O(trunc_ln194_1_fu_430_p1[3:0]),
        .S({add_ln194_4_fu_420_p2_carry_i_1_n_5,add_ln194_4_fu_420_p2_carry_i_2_n_5,add_ln194_4_fu_420_p2_carry_i_3_n_5,add_ln194_4_fu_420_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_4_fu_420_p2_carry__0
       (.CI(add_ln194_4_fu_420_p2_carry_n_5),
        .CO({add_ln194_4_fu_420_p2_carry__0_n_5,add_ln194_4_fu_420_p2_carry__0_n_6,add_ln194_4_fu_420_p2_carry__0_n_7,add_ln194_4_fu_420_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_2_reg_788_reg_n_103,mul_ln194_2_reg_788_reg_n_104,mul_ln194_2_reg_788_reg_n_105,mul_ln194_2_reg_788_reg_n_106}),
        .O(trunc_ln194_1_fu_430_p1[7:4]),
        .S({add_ln194_4_fu_420_p2_carry__0_i_1_n_5,add_ln194_4_fu_420_p2_carry__0_i_2_n_5,add_ln194_4_fu_420_p2_carry__0_i_3_n_5,add_ln194_4_fu_420_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__0_i_1
       (.I0(mul_ln194_2_reg_788_reg_n_103),
        .I1(mul_ln194_1_reg_782_reg_n_103),
        .O(add_ln194_4_fu_420_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__0_i_2
       (.I0(mul_ln194_2_reg_788_reg_n_104),
        .I1(mul_ln194_1_reg_782_reg_n_104),
        .O(add_ln194_4_fu_420_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__0_i_3
       (.I0(mul_ln194_2_reg_788_reg_n_105),
        .I1(mul_ln194_1_reg_782_reg_n_105),
        .O(add_ln194_4_fu_420_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__0_i_4
       (.I0(mul_ln194_2_reg_788_reg_n_106),
        .I1(mul_ln194_1_reg_782_reg_n_106),
        .O(add_ln194_4_fu_420_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_4_fu_420_p2_carry__1
       (.CI(add_ln194_4_fu_420_p2_carry__0_n_5),
        .CO({add_ln194_4_fu_420_p2_carry__1_n_5,add_ln194_4_fu_420_p2_carry__1_n_6,add_ln194_4_fu_420_p2_carry__1_n_7,add_ln194_4_fu_420_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_2_reg_788_reg_n_99,mul_ln194_2_reg_788_reg_n_100,mul_ln194_2_reg_788_reg_n_101,mul_ln194_2_reg_788_reg_n_102}),
        .O(trunc_ln194_1_fu_430_p1[11:8]),
        .S({add_ln194_4_fu_420_p2_carry__1_i_1_n_5,add_ln194_4_fu_420_p2_carry__1_i_2_n_5,add_ln194_4_fu_420_p2_carry__1_i_3_n_5,add_ln194_4_fu_420_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__1_i_1
       (.I0(mul_ln194_2_reg_788_reg_n_99),
        .I1(mul_ln194_1_reg_782_reg_n_99),
        .O(add_ln194_4_fu_420_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__1_i_2
       (.I0(mul_ln194_2_reg_788_reg_n_100),
        .I1(mul_ln194_1_reg_782_reg_n_100),
        .O(add_ln194_4_fu_420_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__1_i_3
       (.I0(mul_ln194_2_reg_788_reg_n_101),
        .I1(mul_ln194_1_reg_782_reg_n_101),
        .O(add_ln194_4_fu_420_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__1_i_4
       (.I0(mul_ln194_2_reg_788_reg_n_102),
        .I1(mul_ln194_1_reg_782_reg_n_102),
        .O(add_ln194_4_fu_420_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_4_fu_420_p2_carry__2
       (.CI(add_ln194_4_fu_420_p2_carry__1_n_5),
        .CO({add_ln194_4_fu_420_p2_carry__2_n_5,add_ln194_4_fu_420_p2_carry__2_n_6,add_ln194_4_fu_420_p2_carry__2_n_7,add_ln194_4_fu_420_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_2_reg_788_reg_n_95,mul_ln194_2_reg_788_reg_n_96,mul_ln194_2_reg_788_reg_n_97,mul_ln194_2_reg_788_reg_n_98}),
        .O(trunc_ln194_1_fu_430_p1[15:12]),
        .S({add_ln194_4_fu_420_p2_carry__2_i_1_n_5,add_ln194_4_fu_420_p2_carry__2_i_2_n_5,add_ln194_4_fu_420_p2_carry__2_i_3_n_5,add_ln194_4_fu_420_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__2_i_1
       (.I0(mul_ln194_2_reg_788_reg_n_95),
        .I1(mul_ln194_1_reg_782_reg_n_95),
        .O(add_ln194_4_fu_420_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__2_i_2
       (.I0(mul_ln194_2_reg_788_reg_n_96),
        .I1(mul_ln194_1_reg_782_reg_n_96),
        .O(add_ln194_4_fu_420_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__2_i_3
       (.I0(mul_ln194_2_reg_788_reg_n_97),
        .I1(mul_ln194_1_reg_782_reg_n_97),
        .O(add_ln194_4_fu_420_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__2_i_4
       (.I0(mul_ln194_2_reg_788_reg_n_98),
        .I1(mul_ln194_1_reg_782_reg_n_98),
        .O(add_ln194_4_fu_420_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_4_fu_420_p2_carry__3
       (.CI(add_ln194_4_fu_420_p2_carry__2_n_5),
        .CO({NLW_add_ln194_4_fu_420_p2_carry__3_CO_UNCONNECTED[3],add_ln194_4_fu_420_p2_carry__3_n_6,add_ln194_4_fu_420_p2_carry__3_n_7,add_ln194_4_fu_420_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln194_2_reg_788_reg_n_92,mul_ln194_2_reg_788_reg_n_93,mul_ln194_2_reg_788_reg_n_94}),
        .O(trunc_ln194_1_fu_430_p1[19:16]),
        .S({add_ln194_4_fu_420_p2_carry__3_i_1_n_5,add_ln194_4_fu_420_p2_carry__3_i_2_n_5,add_ln194_4_fu_420_p2_carry__3_i_3_n_5,add_ln194_4_fu_420_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__3_i_1
       (.I0(mul_ln194_2_reg_788_reg_n_91),
        .I1(mul_ln194_1_reg_782_reg_n_91),
        .O(add_ln194_4_fu_420_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__3_i_2
       (.I0(mul_ln194_2_reg_788_reg_n_92),
        .I1(mul_ln194_1_reg_782_reg_n_92),
        .O(add_ln194_4_fu_420_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__3_i_3
       (.I0(mul_ln194_2_reg_788_reg_n_93),
        .I1(mul_ln194_1_reg_782_reg_n_93),
        .O(add_ln194_4_fu_420_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry__3_i_4
       (.I0(mul_ln194_2_reg_788_reg_n_94),
        .I1(mul_ln194_1_reg_782_reg_n_94),
        .O(add_ln194_4_fu_420_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry_i_1
       (.I0(mul_ln194_2_reg_788_reg_n_107),
        .I1(mul_ln194_1_reg_782_reg_n_107),
        .O(add_ln194_4_fu_420_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry_i_2
       (.I0(mul_ln194_2_reg_788_reg_n_108),
        .I1(mul_ln194_1_reg_782_reg_n_108),
        .O(add_ln194_4_fu_420_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry_i_3
       (.I0(mul_ln194_2_reg_788_reg_n_109),
        .I1(mul_ln194_1_reg_782_reg_n_109),
        .O(add_ln194_4_fu_420_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_4_fu_420_p2_carry_i_4
       (.I0(mul_ln194_2_reg_788_reg_n_110),
        .I1(mul_ln194_1_reg_782_reg_n_110),
        .O(add_ln194_4_fu_420_p2_carry_i_4_n_5));
  CARRY4 add_ln196_2_fu_484_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln196_2_fu_484_p2__0_carry_n_5,add_ln196_2_fu_484_p2__0_carry_n_6,add_ln196_2_fu_484_p2__0_carry_n_7,add_ln196_2_fu_484_p2__0_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U116_n_36,mac_muladd_16s_8ns_22s_25_4_1_U116_n_37,mac_muladd_16s_8ns_22s_25_4_1_U116_n_38,1'b0}),
        .O(NLW_add_ln196_2_fu_484_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U116_n_39,mac_muladd_16s_8ns_22s_25_4_1_U116_n_40,mac_muladd_16s_8ns_22s_25_4_1_U116_n_41,mac_muladd_16s_8ns_22s_25_4_1_U116_n_42}));
  CARRY4 add_ln196_2_fu_484_p2__0_carry__0
       (.CI(add_ln196_2_fu_484_p2__0_carry_n_5),
        .CO({add_ln196_2_fu_484_p2__0_carry__0_n_5,add_ln196_2_fu_484_p2__0_carry__0_n_6,add_ln196_2_fu_484_p2__0_carry__0_n_7,add_ln196_2_fu_484_p2__0_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U116_n_43,mac_muladd_16s_8ns_22s_25_4_1_U116_n_44,mac_muladd_16s_8ns_22s_25_4_1_U116_n_45,mac_muladd_16s_8ns_22s_25_4_1_U116_n_46}),
        .O(NLW_add_ln196_2_fu_484_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U116_n_47,mac_muladd_16s_8ns_22s_25_4_1_U116_n_48,mac_muladd_16s_8ns_22s_25_4_1_U116_n_49,mac_muladd_16s_8ns_22s_25_4_1_U116_n_50}));
  CARRY4 add_ln196_2_fu_484_p2__0_carry__1
       (.CI(add_ln196_2_fu_484_p2__0_carry__0_n_5),
        .CO({add_ln196_2_fu_484_p2__0_carry__1_n_5,add_ln196_2_fu_484_p2__0_carry__1_n_6,add_ln196_2_fu_484_p2__0_carry__1_n_7,add_ln196_2_fu_484_p2__0_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U116_n_51,mac_muladd_16s_8ns_22s_25_4_1_U116_n_52,mac_muladd_16s_8ns_22s_25_4_1_U116_n_53,mac_muladd_16s_8ns_22s_25_4_1_U116_n_54}),
        .O(NLW_add_ln196_2_fu_484_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U116_n_55,mac_muladd_16s_8ns_22s_25_4_1_U116_n_56,mac_muladd_16s_8ns_22s_25_4_1_U116_n_57,mac_muladd_16s_8ns_22s_25_4_1_U116_n_58}));
  CARRY4 add_ln196_2_fu_484_p2__0_carry__2
       (.CI(add_ln196_2_fu_484_p2__0_carry__1_n_5),
        .CO({add_ln196_2_fu_484_p2__0_carry__2_n_5,add_ln196_2_fu_484_p2__0_carry__2_n_6,add_ln196_2_fu_484_p2__0_carry__2_n_7,add_ln196_2_fu_484_p2__0_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U116_n_59,mac_muladd_16s_8ns_22s_25_4_1_U116_n_60,mac_muladd_16s_8ns_22s_25_4_1_U116_n_61,mac_muladd_16s_8ns_22s_25_4_1_U116_n_62}),
        .O(add_ln196_2_fu_484_p2[15:12]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U116_n_63,mac_muladd_16s_8ns_22s_25_4_1_U116_n_64,mac_muladd_16s_8ns_22s_25_4_1_U116_n_65,mac_muladd_16s_8ns_22s_25_4_1_U116_n_66}));
  CARRY4 add_ln196_2_fu_484_p2__0_carry__3
       (.CI(add_ln196_2_fu_484_p2__0_carry__2_n_5),
        .CO({add_ln196_2_fu_484_p2__0_carry__3_n_5,add_ln196_2_fu_484_p2__0_carry__3_n_6,add_ln196_2_fu_484_p2__0_carry__3_n_7,add_ln196_2_fu_484_p2__0_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U116_n_67,mac_muladd_16s_8ns_22s_25_4_1_U116_n_68,mac_muladd_16s_8ns_22s_25_4_1_U116_n_69,mac_muladd_16s_8ns_22s_25_4_1_U116_n_70}),
        .O(add_ln196_2_fu_484_p2[19:16]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U116_n_71,mac_muladd_16s_8ns_22s_25_4_1_U116_n_72,mac_muladd_16s_8ns_22s_25_4_1_U116_n_73,mac_muladd_16s_8ns_22s_25_4_1_U116_n_74}));
  CARRY4 add_ln196_2_fu_484_p2__0_carry__4
       (.CI(add_ln196_2_fu_484_p2__0_carry__3_n_5),
        .CO({add_ln196_2_fu_484_p2__0_carry__4_n_5,add_ln196_2_fu_484_p2__0_carry__4_n_6,add_ln196_2_fu_484_p2__0_carry__4_n_7,add_ln196_2_fu_484_p2__0_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U116_n_31,mac_muladd_16s_8ns_22s_25_4_1_U116_n_32,mac_muladd_16s_8ns_22s_25_4_1_U116_n_33,mac_muladd_16s_8ns_22s_25_4_1_U116_n_34}),
        .O(add_ln196_2_fu_484_p2[23:20]),
        .S({mac_muladd_16s_8ns_22s_25_4_1_U116_n_27,mac_muladd_16s_8ns_22s_25_4_1_U116_n_28,mac_muladd_16s_8ns_22s_25_4_1_U116_n_29,mac_muladd_16s_8ns_22s_25_4_1_U116_n_30}));
  CARRY4 add_ln196_2_fu_484_p2__0_carry__5
       (.CI(add_ln196_2_fu_484_p2__0_carry__4_n_5),
        .CO({NLW_add_ln196_2_fu_484_p2__0_carry__5_CO_UNCONNECTED[3:1],add_ln196_2_fu_484_p2__0_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mac_muladd_16s_8ns_22s_25_4_1_U116_n_35}),
        .O({NLW_add_ln196_2_fu_484_p2__0_carry__5_O_UNCONNECTED[3:2],add_ln196_2_fu_484_p2[25:24]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_22s_25_4_1_U116_n_26}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_508_p2_carry
       (.CI(1'b0),
        .CO({add_ln196_3_fu_508_p2_carry_n_5,add_ln196_3_fu_508_p2_carry_n_6,add_ln196_3_fu_508_p2_carry_n_7,add_ln196_3_fu_508_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_843[3:0]),
        .O(NLW_add_ln196_3_fu_508_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln196_3_fu_508_p2_carry_i_1_n_5,add_ln196_3_fu_508_p2_carry_i_2_n_5,add_ln196_3_fu_508_p2_carry_i_3_n_5,add_ln196_3_fu_508_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_508_p2_carry__0
       (.CI(add_ln196_3_fu_508_p2_carry_n_5),
        .CO({add_ln196_3_fu_508_p2_carry__0_n_5,add_ln196_3_fu_508_p2_carry__0_n_6,add_ln196_3_fu_508_p2_carry__0_n_7,add_ln196_3_fu_508_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_843[7:4]),
        .O(NLW_add_ln196_3_fu_508_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln196_3_fu_508_p2_carry__0_i_1_n_5,add_ln196_3_fu_508_p2_carry__0_i_2_n_5,add_ln196_3_fu_508_p2_carry__0_i_3_n_5,add_ln196_3_fu_508_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__0_i_1
       (.I0(trunc_ln196_1_reg_843[7]),
        .I1(trunc_ln196_reg_838[7]),
        .O(add_ln196_3_fu_508_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__0_i_2
       (.I0(trunc_ln196_1_reg_843[6]),
        .I1(trunc_ln196_reg_838[6]),
        .O(add_ln196_3_fu_508_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__0_i_3
       (.I0(trunc_ln196_1_reg_843[5]),
        .I1(trunc_ln196_reg_838[5]),
        .O(add_ln196_3_fu_508_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__0_i_4
       (.I0(trunc_ln196_1_reg_843[4]),
        .I1(trunc_ln196_reg_838[4]),
        .O(add_ln196_3_fu_508_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_508_p2_carry__1
       (.CI(add_ln196_3_fu_508_p2_carry__0_n_5),
        .CO({add_ln196_3_fu_508_p2_carry__1_n_5,add_ln196_3_fu_508_p2_carry__1_n_6,add_ln196_3_fu_508_p2_carry__1_n_7,add_ln196_3_fu_508_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_843[11:8]),
        .O(NLW_add_ln196_3_fu_508_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln196_3_fu_508_p2_carry__1_i_1_n_5,add_ln196_3_fu_508_p2_carry__1_i_2_n_5,add_ln196_3_fu_508_p2_carry__1_i_3_n_5,add_ln196_3_fu_508_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__1_i_1
       (.I0(trunc_ln196_1_reg_843[11]),
        .I1(trunc_ln196_reg_838[11]),
        .O(add_ln196_3_fu_508_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__1_i_2
       (.I0(trunc_ln196_1_reg_843[10]),
        .I1(trunc_ln196_reg_838[10]),
        .O(add_ln196_3_fu_508_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__1_i_3
       (.I0(trunc_ln196_1_reg_843[9]),
        .I1(trunc_ln196_reg_838[9]),
        .O(add_ln196_3_fu_508_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__1_i_4
       (.I0(trunc_ln196_1_reg_843[8]),
        .I1(trunc_ln196_reg_838[8]),
        .O(add_ln196_3_fu_508_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_508_p2_carry__2
       (.CI(add_ln196_3_fu_508_p2_carry__1_n_5),
        .CO({add_ln196_3_fu_508_p2_carry__2_n_5,add_ln196_3_fu_508_p2_carry__2_n_6,add_ln196_3_fu_508_p2_carry__2_n_7,add_ln196_3_fu_508_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_843[15:12]),
        .O(add_ln196_3_fu_508_p2[15:12]),
        .S({add_ln196_3_fu_508_p2_carry__2_i_1_n_5,add_ln196_3_fu_508_p2_carry__2_i_2_n_5,add_ln196_3_fu_508_p2_carry__2_i_3_n_5,add_ln196_3_fu_508_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__2_i_1
       (.I0(trunc_ln196_1_reg_843[15]),
        .I1(trunc_ln196_reg_838[15]),
        .O(add_ln196_3_fu_508_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__2_i_2
       (.I0(trunc_ln196_1_reg_843[14]),
        .I1(trunc_ln196_reg_838[14]),
        .O(add_ln196_3_fu_508_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__2_i_3
       (.I0(trunc_ln196_1_reg_843[13]),
        .I1(trunc_ln196_reg_838[13]),
        .O(add_ln196_3_fu_508_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__2_i_4
       (.I0(trunc_ln196_1_reg_843[12]),
        .I1(trunc_ln196_reg_838[12]),
        .O(add_ln196_3_fu_508_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_508_p2_carry__3
       (.CI(add_ln196_3_fu_508_p2_carry__2_n_5),
        .CO({NLW_add_ln196_3_fu_508_p2_carry__3_CO_UNCONNECTED[3],add_ln196_3_fu_508_p2_carry__3_n_6,add_ln196_3_fu_508_p2_carry__3_n_7,add_ln196_3_fu_508_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln196_1_reg_843[18:16]}),
        .O(add_ln196_3_fu_508_p2[19:16]),
        .S({add_ln196_3_fu_508_p2_carry__3_i_1_n_5,add_ln196_3_fu_508_p2_carry__3_i_2_n_5,add_ln196_3_fu_508_p2_carry__3_i_3_n_5,add_ln196_3_fu_508_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__3_i_1
       (.I0(trunc_ln196_1_reg_843[19]),
        .I1(trunc_ln196_reg_838[19]),
        .O(add_ln196_3_fu_508_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__3_i_2
       (.I0(trunc_ln196_1_reg_843[18]),
        .I1(trunc_ln196_reg_838[18]),
        .O(add_ln196_3_fu_508_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__3_i_3
       (.I0(trunc_ln196_1_reg_843[17]),
        .I1(trunc_ln196_reg_838[17]),
        .O(add_ln196_3_fu_508_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry__3_i_4
       (.I0(trunc_ln196_1_reg_843[16]),
        .I1(trunc_ln196_reg_838[16]),
        .O(add_ln196_3_fu_508_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry_i_1
       (.I0(trunc_ln196_1_reg_843[3]),
        .I1(trunc_ln196_reg_838[3]),
        .O(add_ln196_3_fu_508_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry_i_2
       (.I0(trunc_ln196_1_reg_843[2]),
        .I1(trunc_ln196_reg_838[2]),
        .O(add_ln196_3_fu_508_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry_i_3
       (.I0(trunc_ln196_1_reg_843[1]),
        .I1(trunc_ln196_reg_838[1]),
        .O(add_ln196_3_fu_508_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_508_p2_carry_i_4
       (.I0(trunc_ln196_1_reg_843[0]),
        .I1(trunc_ln196_reg_838[0]),
        .O(add_ln196_3_fu_508_p2_carry_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_4_fu_466_p2_carry
       (.CI(1'b0),
        .CO({add_ln196_4_fu_466_p2_carry_n_5,add_ln196_4_fu_466_p2_carry_n_6,add_ln196_4_fu_466_p2_carry_n_7,add_ln196_4_fu_466_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_2_reg_800_reg_n_107,mul_ln196_2_reg_800_reg_n_108,mul_ln196_2_reg_800_reg_n_109,mul_ln196_2_reg_800_reg_n_110}),
        .O(trunc_ln196_1_fu_476_p1[3:0]),
        .S({add_ln196_4_fu_466_p2_carry_i_1_n_5,add_ln196_4_fu_466_p2_carry_i_2_n_5,add_ln196_4_fu_466_p2_carry_i_3_n_5,add_ln196_4_fu_466_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_4_fu_466_p2_carry__0
       (.CI(add_ln196_4_fu_466_p2_carry_n_5),
        .CO({add_ln196_4_fu_466_p2_carry__0_n_5,add_ln196_4_fu_466_p2_carry__0_n_6,add_ln196_4_fu_466_p2_carry__0_n_7,add_ln196_4_fu_466_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_2_reg_800_reg_n_103,mul_ln196_2_reg_800_reg_n_104,mul_ln196_2_reg_800_reg_n_105,mul_ln196_2_reg_800_reg_n_106}),
        .O(trunc_ln196_1_fu_476_p1[7:4]),
        .S({add_ln196_4_fu_466_p2_carry__0_i_1_n_5,add_ln196_4_fu_466_p2_carry__0_i_2_n_5,add_ln196_4_fu_466_p2_carry__0_i_3_n_5,add_ln196_4_fu_466_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__0_i_1
       (.I0(mul_ln196_2_reg_800_reg_n_103),
        .I1(mul_ln196_1_reg_794_reg_n_103),
        .O(add_ln196_4_fu_466_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__0_i_2
       (.I0(mul_ln196_2_reg_800_reg_n_104),
        .I1(mul_ln196_1_reg_794_reg_n_104),
        .O(add_ln196_4_fu_466_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__0_i_3
       (.I0(mul_ln196_2_reg_800_reg_n_105),
        .I1(mul_ln196_1_reg_794_reg_n_105),
        .O(add_ln196_4_fu_466_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__0_i_4
       (.I0(mul_ln196_2_reg_800_reg_n_106),
        .I1(mul_ln196_1_reg_794_reg_n_106),
        .O(add_ln196_4_fu_466_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_4_fu_466_p2_carry__1
       (.CI(add_ln196_4_fu_466_p2_carry__0_n_5),
        .CO({add_ln196_4_fu_466_p2_carry__1_n_5,add_ln196_4_fu_466_p2_carry__1_n_6,add_ln196_4_fu_466_p2_carry__1_n_7,add_ln196_4_fu_466_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_2_reg_800_reg_n_99,mul_ln196_2_reg_800_reg_n_100,mul_ln196_2_reg_800_reg_n_101,mul_ln196_2_reg_800_reg_n_102}),
        .O(trunc_ln196_1_fu_476_p1[11:8]),
        .S({add_ln196_4_fu_466_p2_carry__1_i_1_n_5,add_ln196_4_fu_466_p2_carry__1_i_2_n_5,add_ln196_4_fu_466_p2_carry__1_i_3_n_5,add_ln196_4_fu_466_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__1_i_1
       (.I0(mul_ln196_2_reg_800_reg_n_99),
        .I1(mul_ln196_1_reg_794_reg_n_99),
        .O(add_ln196_4_fu_466_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__1_i_2
       (.I0(mul_ln196_2_reg_800_reg_n_100),
        .I1(mul_ln196_1_reg_794_reg_n_100),
        .O(add_ln196_4_fu_466_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__1_i_3
       (.I0(mul_ln196_2_reg_800_reg_n_101),
        .I1(mul_ln196_1_reg_794_reg_n_101),
        .O(add_ln196_4_fu_466_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__1_i_4
       (.I0(mul_ln196_2_reg_800_reg_n_102),
        .I1(mul_ln196_1_reg_794_reg_n_102),
        .O(add_ln196_4_fu_466_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_4_fu_466_p2_carry__2
       (.CI(add_ln196_4_fu_466_p2_carry__1_n_5),
        .CO({add_ln196_4_fu_466_p2_carry__2_n_5,add_ln196_4_fu_466_p2_carry__2_n_6,add_ln196_4_fu_466_p2_carry__2_n_7,add_ln196_4_fu_466_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_2_reg_800_reg_n_95,mul_ln196_2_reg_800_reg_n_96,mul_ln196_2_reg_800_reg_n_97,mul_ln196_2_reg_800_reg_n_98}),
        .O(trunc_ln196_1_fu_476_p1[15:12]),
        .S({add_ln196_4_fu_466_p2_carry__2_i_1_n_5,add_ln196_4_fu_466_p2_carry__2_i_2_n_5,add_ln196_4_fu_466_p2_carry__2_i_3_n_5,add_ln196_4_fu_466_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__2_i_1
       (.I0(mul_ln196_2_reg_800_reg_n_95),
        .I1(mul_ln196_1_reg_794_reg_n_95),
        .O(add_ln196_4_fu_466_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__2_i_2
       (.I0(mul_ln196_2_reg_800_reg_n_96),
        .I1(mul_ln196_1_reg_794_reg_n_96),
        .O(add_ln196_4_fu_466_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__2_i_3
       (.I0(mul_ln196_2_reg_800_reg_n_97),
        .I1(mul_ln196_1_reg_794_reg_n_97),
        .O(add_ln196_4_fu_466_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__2_i_4
       (.I0(mul_ln196_2_reg_800_reg_n_98),
        .I1(mul_ln196_1_reg_794_reg_n_98),
        .O(add_ln196_4_fu_466_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_4_fu_466_p2_carry__3
       (.CI(add_ln196_4_fu_466_p2_carry__2_n_5),
        .CO({NLW_add_ln196_4_fu_466_p2_carry__3_CO_UNCONNECTED[3],add_ln196_4_fu_466_p2_carry__3_n_6,add_ln196_4_fu_466_p2_carry__3_n_7,add_ln196_4_fu_466_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln196_2_reg_800_reg_n_92,mul_ln196_2_reg_800_reg_n_93,mul_ln196_2_reg_800_reg_n_94}),
        .O(trunc_ln196_1_fu_476_p1[19:16]),
        .S({add_ln196_4_fu_466_p2_carry__3_i_1_n_5,add_ln196_4_fu_466_p2_carry__3_i_2_n_5,add_ln196_4_fu_466_p2_carry__3_i_3_n_5,add_ln196_4_fu_466_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__3_i_1
       (.I0(mul_ln196_2_reg_800_reg_n_91),
        .I1(mul_ln196_1_reg_794_reg_n_91),
        .O(add_ln196_4_fu_466_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__3_i_2
       (.I0(mul_ln196_2_reg_800_reg_n_92),
        .I1(mul_ln196_1_reg_794_reg_n_92),
        .O(add_ln196_4_fu_466_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__3_i_3
       (.I0(mul_ln196_2_reg_800_reg_n_93),
        .I1(mul_ln196_1_reg_794_reg_n_93),
        .O(add_ln196_4_fu_466_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry__3_i_4
       (.I0(mul_ln196_2_reg_800_reg_n_94),
        .I1(mul_ln196_1_reg_794_reg_n_94),
        .O(add_ln196_4_fu_466_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry_i_1
       (.I0(mul_ln196_2_reg_800_reg_n_107),
        .I1(mul_ln196_1_reg_794_reg_n_107),
        .O(add_ln196_4_fu_466_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry_i_2
       (.I0(mul_ln196_2_reg_800_reg_n_108),
        .I1(mul_ln196_1_reg_794_reg_n_108),
        .O(add_ln196_4_fu_466_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry_i_3
       (.I0(mul_ln196_2_reg_800_reg_n_109),
        .I1(mul_ln196_1_reg_794_reg_n_109),
        .O(add_ln196_4_fu_466_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_4_fu_466_p2_carry_i_4
       (.I0(mul_ln196_2_reg_800_reg_n_110),
        .I1(mul_ln196_1_reg_794_reg_n_110),
        .O(add_ln196_4_fu_466_p2_carry_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF3F3B3F3F3F3F3F3)) 
    empty_n_i_1__8
       (.I0(empty_n_reg_2),
        .I1(empty_n_reg_1),
        .I2(stream_in_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(\mOutPtr_reg[4] [2]),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h2FFFFFFF)) 
    empty_n_i_3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(stream_csc_full_n),
        .I4(\mOutPtr_reg[4] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_24 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln136_fu_281_p2),
        .D(D),
        .O({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .S({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\mOutPtr_reg[4] ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_8),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_loop_exit_ready_pp0_iter5_reg(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1(CO),
        .icmp_ln136_fu_281_p2_carry_i_1_0(icmp_ln136_fu_281_p2_carry_i_1),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .x_fu_98_reg(x_fu_98_reg),
        .\x_fu_98_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\x_fu_98_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}));
  LUT6 #(
    .INIT(64'hDFFF000000000000)) 
    full_n_i_3__7
       (.I0(\mOutPtr_reg[4] [2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(stream_csc_full_n),
        .I4(v_hcresampler_core_U0_stream_csc_read),
        .I5(stream_csc_empty_n),
        .O(p_6_in));
  CARRY4 icmp_ln136_fu_281_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln136_fu_281_p2,icmp_ln136_fu_281_p2_carry_n_6,icmp_ln136_fu_281_p2_carry_n_7,icmp_ln136_fu_281_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln136_fu_281_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_1_fu_516_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln198_1_fu_516_p2_carry_n_5,icmp_ln198_1_fu_516_p2_carry_n_6,icmp_ln198_1_fu_516_p2_carry_n_7,icmp_ln198_1_fu_516_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln198_1_fu_516_p2_carry_i_1_n_5,icmp_ln198_1_fu_516_p2_carry_i_2_n_5,icmp_ln198_1_fu_516_p2_carry_i_3_n_5,icmp_ln198_1_fu_516_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln198_1_fu_516_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln198_1_fu_516_p2_carry_i_5_n_5,icmp_ln198_1_fu_516_p2_carry_i_6_n_5,icmp_ln198_1_fu_516_p2_carry_i_7_n_5,icmp_ln198_1_fu_516_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_1_fu_516_p2_carry__0
       (.CI(icmp_ln198_1_fu_516_p2_carry_n_5),
        .CO({NLW_icmp_ln198_1_fu_516_p2_carry__0_CO_UNCONNECTED[3],icmp_ln198_1_fu_516_p2_carry__0_n_6,icmp_ln198_1_fu_516_p2_carry__0_n_7,icmp_ln198_1_fu_516_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln198_1_fu_516_p2_carry__0_i_1_n_5,icmp_ln198_1_fu_516_p2_carry__0_i_2_n_5,icmp_ln198_1_fu_516_p2_carry__0_i_3_n_5}),
        .O(NLW_icmp_ln198_1_fu_516_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln198_1_fu_516_p2_carry__0_i_4_n_5,icmp_ln198_1_fu_516_p2_carry__0_i_5_n_5,icmp_ln198_1_fu_516_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln198_1_fu_516_p2_carry__0_i_1
       (.I0(Rres_reg_816[12]),
        .I1(Rres_reg_816[13]),
        .O(icmp_ln198_1_fu_516_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln198_1_fu_516_p2_carry__0_i_2
       (.I0(Rres_reg_816[10]),
        .I1(Rres_reg_816[11]),
        .O(icmp_ln198_1_fu_516_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln198_1_fu_516_p2_carry__0_i_3
       (.I0(Rres_reg_816[8]),
        .I1(Rres_reg_816[9]),
        .O(icmp_ln198_1_fu_516_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_1_fu_516_p2_carry__0_i_4
       (.I0(Rres_reg_816[12]),
        .I1(Rres_reg_816[13]),
        .O(icmp_ln198_1_fu_516_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_1_fu_516_p2_carry__0_i_5
       (.I0(Rres_reg_816[10]),
        .I1(Rres_reg_816[11]),
        .O(icmp_ln198_1_fu_516_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_1_fu_516_p2_carry__0_i_6
       (.I0(Rres_reg_816[8]),
        .I1(Rres_reg_816[9]),
        .O(icmp_ln198_1_fu_516_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_1_fu_516_p2_carry_i_1
       (.I0(Rres_reg_816[6]),
        .I1(p_read13_cast_cast_reg_661[6]),
        .I2(p_read13_cast_cast_reg_661[7]),
        .I3(Rres_reg_816[7]),
        .O(icmp_ln198_1_fu_516_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_1_fu_516_p2_carry_i_2
       (.I0(Rres_reg_816[4]),
        .I1(p_read13_cast_cast_reg_661[4]),
        .I2(p_read13_cast_cast_reg_661[5]),
        .I3(Rres_reg_816[5]),
        .O(icmp_ln198_1_fu_516_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_1_fu_516_p2_carry_i_3
       (.I0(Rres_reg_816[2]),
        .I1(p_read13_cast_cast_reg_661[2]),
        .I2(p_read13_cast_cast_reg_661[3]),
        .I3(Rres_reg_816[3]),
        .O(icmp_ln198_1_fu_516_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_1_fu_516_p2_carry_i_4
       (.I0(Rres_reg_816[0]),
        .I1(p_read13_cast_cast_reg_661[0]),
        .I2(p_read13_cast_cast_reg_661[1]),
        .I3(Rres_reg_816[1]),
        .O(icmp_ln198_1_fu_516_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_1_fu_516_p2_carry_i_5
       (.I0(Rres_reg_816[6]),
        .I1(p_read13_cast_cast_reg_661[6]),
        .I2(Rres_reg_816[7]),
        .I3(p_read13_cast_cast_reg_661[7]),
        .O(icmp_ln198_1_fu_516_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_1_fu_516_p2_carry_i_6
       (.I0(Rres_reg_816[4]),
        .I1(p_read13_cast_cast_reg_661[4]),
        .I2(Rres_reg_816[5]),
        .I3(p_read13_cast_cast_reg_661[5]),
        .O(icmp_ln198_1_fu_516_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_1_fu_516_p2_carry_i_7
       (.I0(Rres_reg_816[2]),
        .I1(p_read13_cast_cast_reg_661[2]),
        .I2(Rres_reg_816[3]),
        .I3(p_read13_cast_cast_reg_661[3]),
        .O(icmp_ln198_1_fu_516_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_1_fu_516_p2_carry_i_8
       (.I0(Rres_reg_816[0]),
        .I1(p_read13_cast_cast_reg_661[0]),
        .I2(Rres_reg_816[1]),
        .I3(p_read13_cast_cast_reg_661[1]),
        .O(icmp_ln198_1_fu_516_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_fu_512_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln198_fu_512_p2_carry_n_5,icmp_ln198_fu_512_p2_carry_n_6,icmp_ln198_fu_512_p2_carry_n_7,icmp_ln198_fu_512_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln198_fu_512_p2_carry_i_1_n_5,icmp_ln198_fu_512_p2_carry_i_2_n_5,icmp_ln198_fu_512_p2_carry_i_3_n_5,icmp_ln198_fu_512_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln198_fu_512_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln198_fu_512_p2_carry_i_5_n_5,icmp_ln198_fu_512_p2_carry_i_6_n_5,icmp_ln198_fu_512_p2_carry_i_7_n_5,icmp_ln198_fu_512_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_fu_512_p2_carry__0
       (.CI(icmp_ln198_fu_512_p2_carry_n_5),
        .CO({NLW_icmp_ln198_fu_512_p2_carry__0_CO_UNCONNECTED[3],icmp_ln198_fu_512_p2_carry__0_n_6,icmp_ln198_fu_512_p2_carry__0_n_7,icmp_ln198_fu_512_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,Rres_reg_816[13],1'b0,1'b0}),
        .O(NLW_icmp_ln198_fu_512_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln198_fu_512_p2_carry__0_i_1_n_5,icmp_ln198_fu_512_p2_carry__0_i_2_n_5,icmp_ln198_fu_512_p2_carry__0_i_3_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_fu_512_p2_carry__0_i_1
       (.I0(Rres_reg_816[12]),
        .I1(Rres_reg_816[13]),
        .O(icmp_ln198_fu_512_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_fu_512_p2_carry__0_i_2
       (.I0(Rres_reg_816[10]),
        .I1(Rres_reg_816[11]),
        .O(icmp_ln198_fu_512_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_fu_512_p2_carry__0_i_3
       (.I0(Rres_reg_816[8]),
        .I1(Rres_reg_816[9]),
        .O(icmp_ln198_fu_512_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_fu_512_p2_carry_i_1
       (.I0(p_read12_cast_cast_reg_668_reg[6]),
        .I1(Rres_reg_816[6]),
        .I2(Rres_reg_816[7]),
        .I3(p_read12_cast_cast_reg_668_reg[7]),
        .O(icmp_ln198_fu_512_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_fu_512_p2_carry_i_2
       (.I0(p_read12_cast_cast_reg_668_reg[4]),
        .I1(Rres_reg_816[4]),
        .I2(Rres_reg_816[5]),
        .I3(p_read12_cast_cast_reg_668_reg[5]),
        .O(icmp_ln198_fu_512_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_fu_512_p2_carry_i_3
       (.I0(p_read12_cast_cast_reg_668_reg[2]),
        .I1(Rres_reg_816[2]),
        .I2(Rres_reg_816[3]),
        .I3(p_read12_cast_cast_reg_668_reg[3]),
        .O(icmp_ln198_fu_512_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_fu_512_p2_carry_i_4
       (.I0(p_read12_cast_cast_reg_668_reg[0]),
        .I1(Rres_reg_816[0]),
        .I2(Rres_reg_816[1]),
        .I3(p_read12_cast_cast_reg_668_reg[1]),
        .O(icmp_ln198_fu_512_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_512_p2_carry_i_5
       (.I0(p_read12_cast_cast_reg_668_reg[6]),
        .I1(Rres_reg_816[6]),
        .I2(p_read12_cast_cast_reg_668_reg[7]),
        .I3(Rres_reg_816[7]),
        .O(icmp_ln198_fu_512_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_512_p2_carry_i_6
       (.I0(p_read12_cast_cast_reg_668_reg[4]),
        .I1(Rres_reg_816[4]),
        .I2(p_read12_cast_cast_reg_668_reg[5]),
        .I3(Rres_reg_816[5]),
        .O(icmp_ln198_fu_512_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_512_p2_carry_i_7
       (.I0(p_read12_cast_cast_reg_668_reg[2]),
        .I1(Rres_reg_816[2]),
        .I2(p_read12_cast_cast_reg_668_reg[3]),
        .I3(Rres_reg_816[3]),
        .O(icmp_ln198_fu_512_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_512_p2_carry_i_8
       (.I0(p_read12_cast_cast_reg_668_reg[0]),
        .I1(Rres_reg_816[0]),
        .I2(p_read12_cast_cast_reg_668_reg[1]),
        .I3(Rres_reg_816[1]),
        .O(icmp_ln198_fu_512_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_1_fu_548_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln199_1_fu_548_p2_carry_n_5,icmp_ln199_1_fu_548_p2_carry_n_6,icmp_ln199_1_fu_548_p2_carry_n_7,icmp_ln199_1_fu_548_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln199_1_fu_548_p2_carry_i_1_n_5,icmp_ln199_1_fu_548_p2_carry_i_2_n_5,icmp_ln199_1_fu_548_p2_carry_i_3_n_5,icmp_ln199_1_fu_548_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln199_1_fu_548_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln199_1_fu_548_p2_carry_i_5_n_5,icmp_ln199_1_fu_548_p2_carry_i_6_n_5,icmp_ln199_1_fu_548_p2_carry_i_7_n_5,icmp_ln199_1_fu_548_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_1_fu_548_p2_carry__0
       (.CI(icmp_ln199_1_fu_548_p2_carry_n_5),
        .CO({NLW_icmp_ln199_1_fu_548_p2_carry__0_CO_UNCONNECTED[3],icmp_ln199_1_fu_548_p2_carry__0_n_6,icmp_ln199_1_fu_548_p2_carry__0_n_7,icmp_ln199_1_fu_548_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln199_1_fu_548_p2_carry__0_i_1_n_5,icmp_ln199_1_fu_548_p2_carry__0_i_2_n_5,icmp_ln199_1_fu_548_p2_carry__0_i_3_n_5}),
        .O(NLW_icmp_ln199_1_fu_548_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln199_1_fu_548_p2_carry__0_i_4_n_5,icmp_ln199_1_fu_548_p2_carry__0_i_5_n_5,icmp_ln199_1_fu_548_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln199_1_fu_548_p2_carry__0_i_1
       (.I0(Gres_reg_832[12]),
        .I1(Gres_reg_832[13]),
        .O(icmp_ln199_1_fu_548_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln199_1_fu_548_p2_carry__0_i_2
       (.I0(Gres_reg_832[10]),
        .I1(Gres_reg_832[11]),
        .O(icmp_ln199_1_fu_548_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln199_1_fu_548_p2_carry__0_i_3
       (.I0(Gres_reg_832[8]),
        .I1(Gres_reg_832[9]),
        .O(icmp_ln199_1_fu_548_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_1_fu_548_p2_carry__0_i_4
       (.I0(Gres_reg_832[12]),
        .I1(Gres_reg_832[13]),
        .O(icmp_ln199_1_fu_548_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_1_fu_548_p2_carry__0_i_5
       (.I0(Gres_reg_832[10]),
        .I1(Gres_reg_832[11]),
        .O(icmp_ln199_1_fu_548_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_1_fu_548_p2_carry__0_i_6
       (.I0(Gres_reg_832[8]),
        .I1(Gres_reg_832[9]),
        .O(icmp_ln199_1_fu_548_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_1_fu_548_p2_carry_i_1
       (.I0(Gres_reg_832[6]),
        .I1(p_read13_cast_cast_reg_661[6]),
        .I2(p_read13_cast_cast_reg_661[7]),
        .I3(Gres_reg_832[7]),
        .O(icmp_ln199_1_fu_548_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_1_fu_548_p2_carry_i_2
       (.I0(Gres_reg_832[4]),
        .I1(p_read13_cast_cast_reg_661[4]),
        .I2(p_read13_cast_cast_reg_661[5]),
        .I3(Gres_reg_832[5]),
        .O(icmp_ln199_1_fu_548_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_1_fu_548_p2_carry_i_3
       (.I0(Gres_reg_832[2]),
        .I1(p_read13_cast_cast_reg_661[2]),
        .I2(p_read13_cast_cast_reg_661[3]),
        .I3(Gres_reg_832[3]),
        .O(icmp_ln199_1_fu_548_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_1_fu_548_p2_carry_i_4
       (.I0(Gres_reg_832[0]),
        .I1(p_read13_cast_cast_reg_661[0]),
        .I2(p_read13_cast_cast_reg_661[1]),
        .I3(Gres_reg_832[1]),
        .O(icmp_ln199_1_fu_548_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_1_fu_548_p2_carry_i_5
       (.I0(Gres_reg_832[6]),
        .I1(p_read13_cast_cast_reg_661[6]),
        .I2(Gres_reg_832[7]),
        .I3(p_read13_cast_cast_reg_661[7]),
        .O(icmp_ln199_1_fu_548_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_1_fu_548_p2_carry_i_6
       (.I0(Gres_reg_832[4]),
        .I1(p_read13_cast_cast_reg_661[4]),
        .I2(Gres_reg_832[5]),
        .I3(p_read13_cast_cast_reg_661[5]),
        .O(icmp_ln199_1_fu_548_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_1_fu_548_p2_carry_i_7
       (.I0(Gres_reg_832[2]),
        .I1(p_read13_cast_cast_reg_661[2]),
        .I2(Gres_reg_832[3]),
        .I3(p_read13_cast_cast_reg_661[3]),
        .O(icmp_ln199_1_fu_548_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_1_fu_548_p2_carry_i_8
       (.I0(Gres_reg_832[0]),
        .I1(p_read13_cast_cast_reg_661[0]),
        .I2(Gres_reg_832[1]),
        .I3(p_read13_cast_cast_reg_661[1]),
        .O(icmp_ln199_1_fu_548_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_fu_544_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln199_fu_544_p2_carry_n_5,icmp_ln199_fu_544_p2_carry_n_6,icmp_ln199_fu_544_p2_carry_n_7,icmp_ln199_fu_544_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln199_fu_544_p2_carry_i_1_n_5,icmp_ln199_fu_544_p2_carry_i_2_n_5,icmp_ln199_fu_544_p2_carry_i_3_n_5,icmp_ln199_fu_544_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln199_fu_544_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln199_fu_544_p2_carry_i_5_n_5,icmp_ln199_fu_544_p2_carry_i_6_n_5,icmp_ln199_fu_544_p2_carry_i_7_n_5,icmp_ln199_fu_544_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_fu_544_p2_carry__0
       (.CI(icmp_ln199_fu_544_p2_carry_n_5),
        .CO({NLW_icmp_ln199_fu_544_p2_carry__0_CO_UNCONNECTED[3],icmp_ln199_fu_544_p2_carry__0_n_6,icmp_ln199_fu_544_p2_carry__0_n_7,icmp_ln199_fu_544_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,Gres_reg_832[13],1'b0,1'b0}),
        .O(NLW_icmp_ln199_fu_544_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln199_fu_544_p2_carry__0_i_1_n_5,icmp_ln199_fu_544_p2_carry__0_i_2_n_5,icmp_ln199_fu_544_p2_carry__0_i_3_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_fu_544_p2_carry__0_i_1
       (.I0(Gres_reg_832[12]),
        .I1(Gres_reg_832[13]),
        .O(icmp_ln199_fu_544_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_fu_544_p2_carry__0_i_2
       (.I0(Gres_reg_832[10]),
        .I1(Gres_reg_832[11]),
        .O(icmp_ln199_fu_544_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_fu_544_p2_carry__0_i_3
       (.I0(Gres_reg_832[8]),
        .I1(Gres_reg_832[9]),
        .O(icmp_ln199_fu_544_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_fu_544_p2_carry_i_1
       (.I0(p_read12_cast_cast_reg_668_reg[6]),
        .I1(Gres_reg_832[6]),
        .I2(Gres_reg_832[7]),
        .I3(p_read12_cast_cast_reg_668_reg[7]),
        .O(icmp_ln199_fu_544_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_fu_544_p2_carry_i_2
       (.I0(p_read12_cast_cast_reg_668_reg[4]),
        .I1(Gres_reg_832[4]),
        .I2(Gres_reg_832[5]),
        .I3(p_read12_cast_cast_reg_668_reg[5]),
        .O(icmp_ln199_fu_544_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_fu_544_p2_carry_i_3
       (.I0(p_read12_cast_cast_reg_668_reg[2]),
        .I1(Gres_reg_832[2]),
        .I2(Gres_reg_832[3]),
        .I3(p_read12_cast_cast_reg_668_reg[3]),
        .O(icmp_ln199_fu_544_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_fu_544_p2_carry_i_4
       (.I0(p_read12_cast_cast_reg_668_reg[0]),
        .I1(Gres_reg_832[0]),
        .I2(Gres_reg_832[1]),
        .I3(p_read12_cast_cast_reg_668_reg[1]),
        .O(icmp_ln199_fu_544_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_fu_544_p2_carry_i_5
       (.I0(p_read12_cast_cast_reg_668_reg[6]),
        .I1(Gres_reg_832[6]),
        .I2(p_read12_cast_cast_reg_668_reg[7]),
        .I3(Gres_reg_832[7]),
        .O(icmp_ln199_fu_544_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_fu_544_p2_carry_i_6
       (.I0(p_read12_cast_cast_reg_668_reg[4]),
        .I1(Gres_reg_832[4]),
        .I2(p_read12_cast_cast_reg_668_reg[5]),
        .I3(Gres_reg_832[5]),
        .O(icmp_ln199_fu_544_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_fu_544_p2_carry_i_7
       (.I0(p_read12_cast_cast_reg_668_reg[2]),
        .I1(Gres_reg_832[2]),
        .I2(p_read12_cast_cast_reg_668_reg[3]),
        .I3(Gres_reg_832[3]),
        .O(icmp_ln199_fu_544_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_fu_544_p2_carry_i_8
       (.I0(p_read12_cast_cast_reg_668_reg[0]),
        .I1(Gres_reg_832[0]),
        .I2(p_read12_cast_cast_reg_668_reg[1]),
        .I3(Gres_reg_832[1]),
        .O(icmp_ln199_fu_544_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_1_fu_566_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln200_1_fu_566_p2_carry_n_5,icmp_ln200_1_fu_566_p2_carry_n_6,icmp_ln200_1_fu_566_p2_carry_n_7,icmp_ln200_1_fu_566_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln200_1_fu_566_p2_carry_i_1_n_5,icmp_ln200_1_fu_566_p2_carry_i_2_n_5,icmp_ln200_1_fu_566_p2_carry_i_3_n_5,icmp_ln200_1_fu_566_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln200_1_fu_566_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln200_1_fu_566_p2_carry_i_5_n_5,icmp_ln200_1_fu_566_p2_carry_i_6_n_5,icmp_ln200_1_fu_566_p2_carry_i_7_n_5,icmp_ln200_1_fu_566_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_1_fu_566_p2_carry__0
       (.CI(icmp_ln200_1_fu_566_p2_carry_n_5),
        .CO({NLW_icmp_ln200_1_fu_566_p2_carry__0_CO_UNCONNECTED[3],icmp_ln200_1_fu_566_p2_carry__0_n_6,icmp_ln200_1_fu_566_p2_carry__0_n_7,icmp_ln200_1_fu_566_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln200_1_fu_566_p2_carry__0_i_1_n_5,icmp_ln200_1_fu_566_p2_carry__0_i_2_n_5,icmp_ln200_1_fu_566_p2_carry__0_i_3_n_5}),
        .O(NLW_icmp_ln200_1_fu_566_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln200_1_fu_566_p2_carry__0_i_4_n_5,icmp_ln200_1_fu_566_p2_carry__0_i_5_n_5,icmp_ln200_1_fu_566_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln200_1_fu_566_p2_carry__0_i_1
       (.I0(Bres_reg_848[12]),
        .I1(Bres_reg_848[13]),
        .O(icmp_ln200_1_fu_566_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln200_1_fu_566_p2_carry__0_i_2
       (.I0(Bres_reg_848[10]),
        .I1(Bres_reg_848[11]),
        .O(icmp_ln200_1_fu_566_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln200_1_fu_566_p2_carry__0_i_3
       (.I0(Bres_reg_848[8]),
        .I1(Bres_reg_848[9]),
        .O(icmp_ln200_1_fu_566_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_1_fu_566_p2_carry__0_i_4
       (.I0(Bres_reg_848[12]),
        .I1(Bres_reg_848[13]),
        .O(icmp_ln200_1_fu_566_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_1_fu_566_p2_carry__0_i_5
       (.I0(Bres_reg_848[10]),
        .I1(Bres_reg_848[11]),
        .O(icmp_ln200_1_fu_566_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_1_fu_566_p2_carry__0_i_6
       (.I0(Bres_reg_848[8]),
        .I1(Bres_reg_848[9]),
        .O(icmp_ln200_1_fu_566_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_1_fu_566_p2_carry_i_1
       (.I0(Bres_reg_848[6]),
        .I1(p_read13_cast_cast_reg_661[6]),
        .I2(p_read13_cast_cast_reg_661[7]),
        .I3(Bres_reg_848[7]),
        .O(icmp_ln200_1_fu_566_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_1_fu_566_p2_carry_i_2
       (.I0(Bres_reg_848[4]),
        .I1(p_read13_cast_cast_reg_661[4]),
        .I2(p_read13_cast_cast_reg_661[5]),
        .I3(Bres_reg_848[5]),
        .O(icmp_ln200_1_fu_566_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_1_fu_566_p2_carry_i_3
       (.I0(Bres_reg_848[2]),
        .I1(p_read13_cast_cast_reg_661[2]),
        .I2(p_read13_cast_cast_reg_661[3]),
        .I3(Bres_reg_848[3]),
        .O(icmp_ln200_1_fu_566_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_1_fu_566_p2_carry_i_4
       (.I0(Bres_reg_848[0]),
        .I1(p_read13_cast_cast_reg_661[0]),
        .I2(p_read13_cast_cast_reg_661[1]),
        .I3(Bres_reg_848[1]),
        .O(icmp_ln200_1_fu_566_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_1_fu_566_p2_carry_i_5
       (.I0(Bres_reg_848[6]),
        .I1(p_read13_cast_cast_reg_661[6]),
        .I2(Bres_reg_848[7]),
        .I3(p_read13_cast_cast_reg_661[7]),
        .O(icmp_ln200_1_fu_566_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_1_fu_566_p2_carry_i_6
       (.I0(Bres_reg_848[4]),
        .I1(p_read13_cast_cast_reg_661[4]),
        .I2(Bres_reg_848[5]),
        .I3(p_read13_cast_cast_reg_661[5]),
        .O(icmp_ln200_1_fu_566_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_1_fu_566_p2_carry_i_7
       (.I0(Bres_reg_848[2]),
        .I1(p_read13_cast_cast_reg_661[2]),
        .I2(Bres_reg_848[3]),
        .I3(p_read13_cast_cast_reg_661[3]),
        .O(icmp_ln200_1_fu_566_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_1_fu_566_p2_carry_i_8
       (.I0(Bres_reg_848[0]),
        .I1(p_read13_cast_cast_reg_661[0]),
        .I2(Bres_reg_848[1]),
        .I3(p_read13_cast_cast_reg_661[1]),
        .O(icmp_ln200_1_fu_566_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_fu_562_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln200_fu_562_p2_carry_n_5,icmp_ln200_fu_562_p2_carry_n_6,icmp_ln200_fu_562_p2_carry_n_7,icmp_ln200_fu_562_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln200_fu_562_p2_carry_i_1_n_5,icmp_ln200_fu_562_p2_carry_i_2_n_5,icmp_ln200_fu_562_p2_carry_i_3_n_5,icmp_ln200_fu_562_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln200_fu_562_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln200_fu_562_p2_carry_i_5_n_5,icmp_ln200_fu_562_p2_carry_i_6_n_5,icmp_ln200_fu_562_p2_carry_i_7_n_5,icmp_ln200_fu_562_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_fu_562_p2_carry__0
       (.CI(icmp_ln200_fu_562_p2_carry_n_5),
        .CO({NLW_icmp_ln200_fu_562_p2_carry__0_CO_UNCONNECTED[3],icmp_ln200_fu_562_p2_carry__0_n_6,icmp_ln200_fu_562_p2_carry__0_n_7,icmp_ln200_fu_562_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,Bres_reg_848[13],1'b0,1'b0}),
        .O(NLW_icmp_ln200_fu_562_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln200_fu_562_p2_carry__0_i_1_n_5,icmp_ln200_fu_562_p2_carry__0_i_2_n_5,icmp_ln200_fu_562_p2_carry__0_i_3_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_fu_562_p2_carry__0_i_1
       (.I0(Bres_reg_848[12]),
        .I1(Bres_reg_848[13]),
        .O(icmp_ln200_fu_562_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_fu_562_p2_carry__0_i_2
       (.I0(Bres_reg_848[10]),
        .I1(Bres_reg_848[11]),
        .O(icmp_ln200_fu_562_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_fu_562_p2_carry__0_i_3
       (.I0(Bres_reg_848[8]),
        .I1(Bres_reg_848[9]),
        .O(icmp_ln200_fu_562_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_fu_562_p2_carry_i_1
       (.I0(p_read12_cast_cast_reg_668_reg[6]),
        .I1(Bres_reg_848[6]),
        .I2(Bres_reg_848[7]),
        .I3(p_read12_cast_cast_reg_668_reg[7]),
        .O(icmp_ln200_fu_562_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_fu_562_p2_carry_i_2
       (.I0(p_read12_cast_cast_reg_668_reg[4]),
        .I1(Bres_reg_848[4]),
        .I2(Bres_reg_848[5]),
        .I3(p_read12_cast_cast_reg_668_reg[5]),
        .O(icmp_ln200_fu_562_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_fu_562_p2_carry_i_3
       (.I0(p_read12_cast_cast_reg_668_reg[2]),
        .I1(Bres_reg_848[2]),
        .I2(Bres_reg_848[3]),
        .I3(p_read12_cast_cast_reg_668_reg[3]),
        .O(icmp_ln200_fu_562_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_fu_562_p2_carry_i_4
       (.I0(p_read12_cast_cast_reg_668_reg[0]),
        .I1(Bres_reg_848[0]),
        .I2(Bres_reg_848[1]),
        .I3(p_read12_cast_cast_reg_668_reg[1]),
        .O(icmp_ln200_fu_562_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_fu_562_p2_carry_i_5
       (.I0(p_read12_cast_cast_reg_668_reg[6]),
        .I1(Bres_reg_848[6]),
        .I2(p_read12_cast_cast_reg_668_reg[7]),
        .I3(Bres_reg_848[7]),
        .O(icmp_ln200_fu_562_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_fu_562_p2_carry_i_6
       (.I0(p_read12_cast_cast_reg_668_reg[4]),
        .I1(Bres_reg_848[4]),
        .I2(p_read12_cast_cast_reg_668_reg[5]),
        .I3(Bres_reg_848[5]),
        .O(icmp_ln200_fu_562_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_fu_562_p2_carry_i_7
       (.I0(p_read12_cast_cast_reg_668_reg[2]),
        .I1(Bres_reg_848[2]),
        .I2(p_read12_cast_cast_reg_668_reg[3]),
        .I3(Bres_reg_848[3]),
        .O(icmp_ln200_fu_562_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_fu_562_p2_carry_i_8
       (.I0(p_read12_cast_cast_reg_668_reg[0]),
        .I1(Bres_reg_848[0]),
        .I2(p_read12_cast_cast_reg_668_reg[1]),
        .I3(Bres_reg_848[1]),
        .O(icmp_ln200_fu_562_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h8808000077F7FFFF)) 
    \mOutPtr[4]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(stream_csc_full_n),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(empty_n_reg_1),
        .O(E));
  LUT6 #(
    .INIT(64'h8888788888888888)) 
    \mOutPtr[4]_i_1__1 
       (.I0(stream_csc_empty_n),
        .I1(v_hcresampler_core_U0_stream_csc_read),
        .I2(stream_csc_full_n),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(\mOutPtr_reg[4] [2]),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h77F7FFFF)) 
    \mOutPtr[4]_i_4__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(stream_csc_full_n),
        .I4(\mOutPtr_reg[4] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1 mac_muladd_16s_8ns_22s_25_4_1_U114
       (.D({mac_muladd_16s_8ns_22s_25_4_1_U114_n_5,mac_muladd_16s_8ns_22s_25_4_1_U114_n_6,mac_muladd_16s_8ns_22s_25_4_1_U114_n_7,mac_muladd_16s_8ns_22s_25_4_1_U114_n_8,mac_muladd_16s_8ns_22s_25_4_1_U114_n_9,mac_muladd_16s_8ns_22s_25_4_1_U114_n_10,mac_muladd_16s_8ns_22s_25_4_1_U114_n_11,mac_muladd_16s_8ns_22s_25_4_1_U114_n_12,mac_muladd_16s_8ns_22s_25_4_1_U114_n_13,mac_muladd_16s_8ns_22s_25_4_1_U114_n_14,mac_muladd_16s_8ns_22s_25_4_1_U114_n_15,mac_muladd_16s_8ns_22s_25_4_1_U114_n_16,mac_muladd_16s_8ns_22s_25_4_1_U114_n_17,mac_muladd_16s_8ns_22s_25_4_1_U114_n_18,mac_muladd_16s_8ns_22s_25_4_1_U114_n_19,mac_muladd_16s_8ns_22s_25_4_1_U114_n_20,mac_muladd_16s_8ns_22s_25_4_1_U114_n_21,mac_muladd_16s_8ns_22s_25_4_1_U114_n_22,mac_muladd_16s_8ns_22s_25_4_1_U114_n_23,mac_muladd_16s_8ns_22s_25_4_1_U114_n_24}),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U114_n_30,mac_muladd_16s_8ns_22s_25_4_1_U114_n_31,mac_muladd_16s_8ns_22s_25_4_1_U114_n_32,mac_muladd_16s_8ns_22s_25_4_1_U114_n_33}),
        .K12_read(K12_read),
        .P({mul_ln192_2_reg_776_reg_n_87,mul_ln192_2_reg_776_reg_n_88,mul_ln192_2_reg_776_reg_n_89,mul_ln192_2_reg_776_reg_n_90,mul_ln192_2_reg_776_reg_n_91,mul_ln192_2_reg_776_reg_n_92,mul_ln192_2_reg_776_reg_n_93,mul_ln192_2_reg_776_reg_n_94,mul_ln192_2_reg_776_reg_n_95,mul_ln192_2_reg_776_reg_n_96,mul_ln192_2_reg_776_reg_n_97,mul_ln192_2_reg_776_reg_n_98,mul_ln192_2_reg_776_reg_n_99,mul_ln192_2_reg_776_reg_n_100,mul_ln192_2_reg_776_reg_n_101,mul_ln192_2_reg_776_reg_n_102,mul_ln192_2_reg_776_reg_n_103,mul_ln192_2_reg_776_reg_n_104,mul_ln192_2_reg_776_reg_n_105,mul_ln192_2_reg_776_reg_n_106,mul_ln192_2_reg_776_reg_n_107,mul_ln192_2_reg_776_reg_n_108,mul_ln192_2_reg_776_reg_n_109,mul_ln192_2_reg_776_reg_n_110}),
        .Q(Q),
        .\Rres_reg_816_reg[13] ({mul_ln192_1_reg_770_reg_n_87,mul_ln192_1_reg_770_reg_n_88,mul_ln192_1_reg_770_reg_n_89,mul_ln192_1_reg_770_reg_n_90,mul_ln192_1_reg_770_reg_n_91,mul_ln192_1_reg_770_reg_n_92,mul_ln192_1_reg_770_reg_n_93,mul_ln192_1_reg_770_reg_n_94,mul_ln192_1_reg_770_reg_n_95,mul_ln192_1_reg_770_reg_n_96,mul_ln192_1_reg_770_reg_n_97,mul_ln192_1_reg_770_reg_n_98,mul_ln192_1_reg_770_reg_n_99,mul_ln192_1_reg_770_reg_n_100,mul_ln192_1_reg_770_reg_n_101,mul_ln192_1_reg_770_reg_n_102,mul_ln192_1_reg_770_reg_n_103,mul_ln192_1_reg_770_reg_n_104,mul_ln192_1_reg_770_reg_n_105,mul_ln192_1_reg_770_reg_n_106,mul_ln192_1_reg_770_reg_n_107,mul_ln192_1_reg_770_reg_n_108,mul_ln192_1_reg_770_reg_n_109,mul_ln192_1_reg_770_reg_n_110}),
        .S(mac_muladd_16s_8ns_22s_25_4_1_U114_n_25),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .mul_ln192_1_reg_770_reg(mac_muladd_16s_8ns_22s_25_4_1_U114_n_34),
        .mul_ln192_1_reg_770_reg_0({mac_muladd_16s_8ns_22s_25_4_1_U114_n_35,mac_muladd_16s_8ns_22s_25_4_1_U114_n_36,mac_muladd_16s_8ns_22s_25_4_1_U114_n_37}),
        .mul_ln192_1_reg_770_reg_1({mac_muladd_16s_8ns_22s_25_4_1_U114_n_38,mac_muladd_16s_8ns_22s_25_4_1_U114_n_39,mac_muladd_16s_8ns_22s_25_4_1_U114_n_40,mac_muladd_16s_8ns_22s_25_4_1_U114_n_41}),
        .mul_ln192_1_reg_770_reg_2({mac_muladd_16s_8ns_22s_25_4_1_U114_n_42,mac_muladd_16s_8ns_22s_25_4_1_U114_n_43,mac_muladd_16s_8ns_22s_25_4_1_U114_n_44,mac_muladd_16s_8ns_22s_25_4_1_U114_n_45}),
        .mul_ln192_1_reg_770_reg_3({mac_muladd_16s_8ns_22s_25_4_1_U114_n_46,mac_muladd_16s_8ns_22s_25_4_1_U114_n_47,mac_muladd_16s_8ns_22s_25_4_1_U114_n_48,mac_muladd_16s_8ns_22s_25_4_1_U114_n_49}),
        .mul_ln192_1_reg_770_reg_4({mac_muladd_16s_8ns_22s_25_4_1_U114_n_50,mac_muladd_16s_8ns_22s_25_4_1_U114_n_51,mac_muladd_16s_8ns_22s_25_4_1_U114_n_52,mac_muladd_16s_8ns_22s_25_4_1_U114_n_53}),
        .mul_ln192_1_reg_770_reg_5({mac_muladd_16s_8ns_22s_25_4_1_U114_n_54,mac_muladd_16s_8ns_22s_25_4_1_U114_n_55,mac_muladd_16s_8ns_22s_25_4_1_U114_n_56,mac_muladd_16s_8ns_22s_25_4_1_U114_n_57}),
        .mul_ln192_1_reg_770_reg_6({mac_muladd_16s_8ns_22s_25_4_1_U114_n_58,mac_muladd_16s_8ns_22s_25_4_1_U114_n_59,mac_muladd_16s_8ns_22s_25_4_1_U114_n_60,mac_muladd_16s_8ns_22s_25_4_1_U114_n_61}),
        .mul_ln192_1_reg_770_reg_7({mac_muladd_16s_8ns_22s_25_4_1_U114_n_62,mac_muladd_16s_8ns_22s_25_4_1_U114_n_63,mac_muladd_16s_8ns_22s_25_4_1_U114_n_64,mac_muladd_16s_8ns_22s_25_4_1_U114_n_65}),
        .mul_ln192_1_reg_770_reg_8({mac_muladd_16s_8ns_22s_25_4_1_U114_n_66,mac_muladd_16s_8ns_22s_25_4_1_U114_n_67,mac_muladd_16s_8ns_22s_25_4_1_U114_n_68,mac_muladd_16s_8ns_22s_25_4_1_U114_n_69}),
        .mul_ln192_1_reg_770_reg_9({mac_muladd_16s_8ns_22s_25_4_1_U114_n_70,mac_muladd_16s_8ns_22s_25_4_1_U114_n_71,mac_muladd_16s_8ns_22s_25_4_1_U114_n_72,mac_muladd_16s_8ns_22s_25_4_1_U114_n_73}),
        .p_reg_reg({mac_muladd_16s_8ns_22s_25_4_1_U114_n_26,mac_muladd_16s_8ns_22s_25_4_1_U114_n_27,mac_muladd_16s_8ns_22s_25_4_1_U114_n_28,mac_muladd_16s_8ns_22s_25_4_1_U114_n_29}),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[15:8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_25 mac_muladd_16s_8ns_22s_25_4_1_U115
       (.D({mac_muladd_16s_8ns_22s_25_4_1_U115_n_5,mac_muladd_16s_8ns_22s_25_4_1_U115_n_6,mac_muladd_16s_8ns_22s_25_4_1_U115_n_7,mac_muladd_16s_8ns_22s_25_4_1_U115_n_8,mac_muladd_16s_8ns_22s_25_4_1_U115_n_9,mac_muladd_16s_8ns_22s_25_4_1_U115_n_10,mac_muladd_16s_8ns_22s_25_4_1_U115_n_11,mac_muladd_16s_8ns_22s_25_4_1_U115_n_12,mac_muladd_16s_8ns_22s_25_4_1_U115_n_13,mac_muladd_16s_8ns_22s_25_4_1_U115_n_14,mac_muladd_16s_8ns_22s_25_4_1_U115_n_15,mac_muladd_16s_8ns_22s_25_4_1_U115_n_16,mac_muladd_16s_8ns_22s_25_4_1_U115_n_17,mac_muladd_16s_8ns_22s_25_4_1_U115_n_18,mac_muladd_16s_8ns_22s_25_4_1_U115_n_19,mac_muladd_16s_8ns_22s_25_4_1_U115_n_20,mac_muladd_16s_8ns_22s_25_4_1_U115_n_21,mac_muladd_16s_8ns_22s_25_4_1_U115_n_22,mac_muladd_16s_8ns_22s_25_4_1_U115_n_23,mac_muladd_16s_8ns_22s_25_4_1_U115_n_24}),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U115_n_30,mac_muladd_16s_8ns_22s_25_4_1_U115_n_31,mac_muladd_16s_8ns_22s_25_4_1_U115_n_32,mac_muladd_16s_8ns_22s_25_4_1_U115_n_33}),
        .\Gres_reg_832_reg[13] ({mul_ln194_1_reg_782_reg_n_87,mul_ln194_1_reg_782_reg_n_88,mul_ln194_1_reg_782_reg_n_89,mul_ln194_1_reg_782_reg_n_90,mul_ln194_1_reg_782_reg_n_91,mul_ln194_1_reg_782_reg_n_92,mul_ln194_1_reg_782_reg_n_93,mul_ln194_1_reg_782_reg_n_94,mul_ln194_1_reg_782_reg_n_95,mul_ln194_1_reg_782_reg_n_96,mul_ln194_1_reg_782_reg_n_97,mul_ln194_1_reg_782_reg_n_98,mul_ln194_1_reg_782_reg_n_99,mul_ln194_1_reg_782_reg_n_100,mul_ln194_1_reg_782_reg_n_101,mul_ln194_1_reg_782_reg_n_102,mul_ln194_1_reg_782_reg_n_103,mul_ln194_1_reg_782_reg_n_104,mul_ln194_1_reg_782_reg_n_105,mul_ln194_1_reg_782_reg_n_106,mul_ln194_1_reg_782_reg_n_107,mul_ln194_1_reg_782_reg_n_108,mul_ln194_1_reg_782_reg_n_109,mul_ln194_1_reg_782_reg_n_110}),
        .K22_read(K22_read),
        .P({mul_ln194_2_reg_788_reg_n_87,mul_ln194_2_reg_788_reg_n_88,mul_ln194_2_reg_788_reg_n_89,mul_ln194_2_reg_788_reg_n_90,mul_ln194_2_reg_788_reg_n_91,mul_ln194_2_reg_788_reg_n_92,mul_ln194_2_reg_788_reg_n_93,mul_ln194_2_reg_788_reg_n_94,mul_ln194_2_reg_788_reg_n_95,mul_ln194_2_reg_788_reg_n_96,mul_ln194_2_reg_788_reg_n_97,mul_ln194_2_reg_788_reg_n_98,mul_ln194_2_reg_788_reg_n_99,mul_ln194_2_reg_788_reg_n_100,mul_ln194_2_reg_788_reg_n_101,mul_ln194_2_reg_788_reg_n_102,mul_ln194_2_reg_788_reg_n_103,mul_ln194_2_reg_788_reg_n_104,mul_ln194_2_reg_788_reg_n_105,mul_ln194_2_reg_788_reg_n_106,mul_ln194_2_reg_788_reg_n_107,mul_ln194_2_reg_788_reg_n_108,mul_ln194_2_reg_788_reg_n_109,mul_ln194_2_reg_788_reg_n_110}),
        .S(mac_muladd_16s_8ns_22s_25_4_1_U115_n_25),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .mul_ln194_1_reg_782_reg(mac_muladd_16s_8ns_22s_25_4_1_U115_n_34),
        .mul_ln194_1_reg_782_reg_0({mac_muladd_16s_8ns_22s_25_4_1_U115_n_35,mac_muladd_16s_8ns_22s_25_4_1_U115_n_36,mac_muladd_16s_8ns_22s_25_4_1_U115_n_37}),
        .mul_ln194_1_reg_782_reg_1({mac_muladd_16s_8ns_22s_25_4_1_U115_n_38,mac_muladd_16s_8ns_22s_25_4_1_U115_n_39,mac_muladd_16s_8ns_22s_25_4_1_U115_n_40,mac_muladd_16s_8ns_22s_25_4_1_U115_n_41}),
        .mul_ln194_1_reg_782_reg_2({mac_muladd_16s_8ns_22s_25_4_1_U115_n_42,mac_muladd_16s_8ns_22s_25_4_1_U115_n_43,mac_muladd_16s_8ns_22s_25_4_1_U115_n_44,mac_muladd_16s_8ns_22s_25_4_1_U115_n_45}),
        .mul_ln194_1_reg_782_reg_3({mac_muladd_16s_8ns_22s_25_4_1_U115_n_46,mac_muladd_16s_8ns_22s_25_4_1_U115_n_47,mac_muladd_16s_8ns_22s_25_4_1_U115_n_48,mac_muladd_16s_8ns_22s_25_4_1_U115_n_49}),
        .mul_ln194_1_reg_782_reg_4({mac_muladd_16s_8ns_22s_25_4_1_U115_n_50,mac_muladd_16s_8ns_22s_25_4_1_U115_n_51,mac_muladd_16s_8ns_22s_25_4_1_U115_n_52,mac_muladd_16s_8ns_22s_25_4_1_U115_n_53}),
        .mul_ln194_1_reg_782_reg_5({mac_muladd_16s_8ns_22s_25_4_1_U115_n_54,mac_muladd_16s_8ns_22s_25_4_1_U115_n_55,mac_muladd_16s_8ns_22s_25_4_1_U115_n_56,mac_muladd_16s_8ns_22s_25_4_1_U115_n_57}),
        .mul_ln194_1_reg_782_reg_6({mac_muladd_16s_8ns_22s_25_4_1_U115_n_58,mac_muladd_16s_8ns_22s_25_4_1_U115_n_59,mac_muladd_16s_8ns_22s_25_4_1_U115_n_60,mac_muladd_16s_8ns_22s_25_4_1_U115_n_61}),
        .mul_ln194_1_reg_782_reg_7({mac_muladd_16s_8ns_22s_25_4_1_U115_n_62,mac_muladd_16s_8ns_22s_25_4_1_U115_n_63,mac_muladd_16s_8ns_22s_25_4_1_U115_n_64,mac_muladd_16s_8ns_22s_25_4_1_U115_n_65}),
        .mul_ln194_1_reg_782_reg_8({mac_muladd_16s_8ns_22s_25_4_1_U115_n_66,mac_muladd_16s_8ns_22s_25_4_1_U115_n_67,mac_muladd_16s_8ns_22s_25_4_1_U115_n_68,mac_muladd_16s_8ns_22s_25_4_1_U115_n_69}),
        .mul_ln194_1_reg_782_reg_9({mac_muladd_16s_8ns_22s_25_4_1_U115_n_70,mac_muladd_16s_8ns_22s_25_4_1_U115_n_71,mac_muladd_16s_8ns_22s_25_4_1_U115_n_72,mac_muladd_16s_8ns_22s_25_4_1_U115_n_73}),
        .p_reg_reg({mac_muladd_16s_8ns_22s_25_4_1_U115_n_26,mac_muladd_16s_8ns_22s_25_4_1_U115_n_27,mac_muladd_16s_8ns_22s_25_4_1_U115_n_28,mac_muladd_16s_8ns_22s_25_4_1_U115_n_29}),
        .p_reg_reg_0(p_reg_reg),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[15:8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_mac_muladd_16s_8ns_22s_25_4_1_26 mac_muladd_16s_8ns_22s_25_4_1_U116
       (.\Bres_reg_848_reg[13] ({mul_ln196_1_reg_794_reg_n_87,mul_ln196_1_reg_794_reg_n_88,mul_ln196_1_reg_794_reg_n_89,mul_ln196_1_reg_794_reg_n_90,mul_ln196_1_reg_794_reg_n_91,mul_ln196_1_reg_794_reg_n_92,mul_ln196_1_reg_794_reg_n_93,mul_ln196_1_reg_794_reg_n_94,mul_ln196_1_reg_794_reg_n_95,mul_ln196_1_reg_794_reg_n_96,mul_ln196_1_reg_794_reg_n_97,mul_ln196_1_reg_794_reg_n_98,mul_ln196_1_reg_794_reg_n_99,mul_ln196_1_reg_794_reg_n_100,mul_ln196_1_reg_794_reg_n_101,mul_ln196_1_reg_794_reg_n_102,mul_ln196_1_reg_794_reg_n_103,mul_ln196_1_reg_794_reg_n_104,mul_ln196_1_reg_794_reg_n_105,mul_ln196_1_reg_794_reg_n_106,mul_ln196_1_reg_794_reg_n_107,mul_ln196_1_reg_794_reg_n_108,mul_ln196_1_reg_794_reg_n_109,mul_ln196_1_reg_794_reg_n_110}),
        .D({mac_muladd_16s_8ns_22s_25_4_1_U116_n_5,mac_muladd_16s_8ns_22s_25_4_1_U116_n_6,mac_muladd_16s_8ns_22s_25_4_1_U116_n_7,mac_muladd_16s_8ns_22s_25_4_1_U116_n_8,mac_muladd_16s_8ns_22s_25_4_1_U116_n_9,mac_muladd_16s_8ns_22s_25_4_1_U116_n_10,mac_muladd_16s_8ns_22s_25_4_1_U116_n_11,mac_muladd_16s_8ns_22s_25_4_1_U116_n_12,mac_muladd_16s_8ns_22s_25_4_1_U116_n_13,mac_muladd_16s_8ns_22s_25_4_1_U116_n_14,mac_muladd_16s_8ns_22s_25_4_1_U116_n_15,mac_muladd_16s_8ns_22s_25_4_1_U116_n_16,mac_muladd_16s_8ns_22s_25_4_1_U116_n_17,mac_muladd_16s_8ns_22s_25_4_1_U116_n_18,mac_muladd_16s_8ns_22s_25_4_1_U116_n_19,mac_muladd_16s_8ns_22s_25_4_1_U116_n_20,mac_muladd_16s_8ns_22s_25_4_1_U116_n_21,mac_muladd_16s_8ns_22s_25_4_1_U116_n_22,mac_muladd_16s_8ns_22s_25_4_1_U116_n_23,mac_muladd_16s_8ns_22s_25_4_1_U116_n_24}),
        .DI({mac_muladd_16s_8ns_22s_25_4_1_U116_n_31,mac_muladd_16s_8ns_22s_25_4_1_U116_n_32,mac_muladd_16s_8ns_22s_25_4_1_U116_n_33,mac_muladd_16s_8ns_22s_25_4_1_U116_n_34}),
        .K32_read(K32_read),
        .P({mul_ln196_2_reg_800_reg_n_87,mul_ln196_2_reg_800_reg_n_88,mul_ln196_2_reg_800_reg_n_89,mul_ln196_2_reg_800_reg_n_90,mul_ln196_2_reg_800_reg_n_91,mul_ln196_2_reg_800_reg_n_92,mul_ln196_2_reg_800_reg_n_93,mul_ln196_2_reg_800_reg_n_94,mul_ln196_2_reg_800_reg_n_95,mul_ln196_2_reg_800_reg_n_96,mul_ln196_2_reg_800_reg_n_97,mul_ln196_2_reg_800_reg_n_98,mul_ln196_2_reg_800_reg_n_99,mul_ln196_2_reg_800_reg_n_100,mul_ln196_2_reg_800_reg_n_101,mul_ln196_2_reg_800_reg_n_102,mul_ln196_2_reg_800_reg_n_103,mul_ln196_2_reg_800_reg_n_104,mul_ln196_2_reg_800_reg_n_105,mul_ln196_2_reg_800_reg_n_106,mul_ln196_2_reg_800_reg_n_107,mul_ln196_2_reg_800_reg_n_108,mul_ln196_2_reg_800_reg_n_109,mul_ln196_2_reg_800_reg_n_110}),
        .S(mac_muladd_16s_8ns_22s_25_4_1_U116_n_26),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .mul_ln196_1_reg_794_reg(mac_muladd_16s_8ns_22s_25_4_1_U116_n_35),
        .mul_ln196_1_reg_794_reg_0({mac_muladd_16s_8ns_22s_25_4_1_U116_n_36,mac_muladd_16s_8ns_22s_25_4_1_U116_n_37,mac_muladd_16s_8ns_22s_25_4_1_U116_n_38}),
        .mul_ln196_1_reg_794_reg_1({mac_muladd_16s_8ns_22s_25_4_1_U116_n_39,mac_muladd_16s_8ns_22s_25_4_1_U116_n_40,mac_muladd_16s_8ns_22s_25_4_1_U116_n_41,mac_muladd_16s_8ns_22s_25_4_1_U116_n_42}),
        .mul_ln196_1_reg_794_reg_2({mac_muladd_16s_8ns_22s_25_4_1_U116_n_43,mac_muladd_16s_8ns_22s_25_4_1_U116_n_44,mac_muladd_16s_8ns_22s_25_4_1_U116_n_45,mac_muladd_16s_8ns_22s_25_4_1_U116_n_46}),
        .mul_ln196_1_reg_794_reg_3({mac_muladd_16s_8ns_22s_25_4_1_U116_n_47,mac_muladd_16s_8ns_22s_25_4_1_U116_n_48,mac_muladd_16s_8ns_22s_25_4_1_U116_n_49,mac_muladd_16s_8ns_22s_25_4_1_U116_n_50}),
        .mul_ln196_1_reg_794_reg_4({mac_muladd_16s_8ns_22s_25_4_1_U116_n_51,mac_muladd_16s_8ns_22s_25_4_1_U116_n_52,mac_muladd_16s_8ns_22s_25_4_1_U116_n_53,mac_muladd_16s_8ns_22s_25_4_1_U116_n_54}),
        .mul_ln196_1_reg_794_reg_5({mac_muladd_16s_8ns_22s_25_4_1_U116_n_55,mac_muladd_16s_8ns_22s_25_4_1_U116_n_56,mac_muladd_16s_8ns_22s_25_4_1_U116_n_57,mac_muladd_16s_8ns_22s_25_4_1_U116_n_58}),
        .mul_ln196_1_reg_794_reg_6({mac_muladd_16s_8ns_22s_25_4_1_U116_n_59,mac_muladd_16s_8ns_22s_25_4_1_U116_n_60,mac_muladd_16s_8ns_22s_25_4_1_U116_n_61,mac_muladd_16s_8ns_22s_25_4_1_U116_n_62}),
        .mul_ln196_1_reg_794_reg_7({mac_muladd_16s_8ns_22s_25_4_1_U116_n_63,mac_muladd_16s_8ns_22s_25_4_1_U116_n_64,mac_muladd_16s_8ns_22s_25_4_1_U116_n_65,mac_muladd_16s_8ns_22s_25_4_1_U116_n_66}),
        .mul_ln196_1_reg_794_reg_8({mac_muladd_16s_8ns_22s_25_4_1_U116_n_67,mac_muladd_16s_8ns_22s_25_4_1_U116_n_68,mac_muladd_16s_8ns_22s_25_4_1_U116_n_69,mac_muladd_16s_8ns_22s_25_4_1_U116_n_70}),
        .mul_ln196_1_reg_794_reg_9({mac_muladd_16s_8ns_22s_25_4_1_U116_n_71,mac_muladd_16s_8ns_22s_25_4_1_U116_n_72,mac_muladd_16s_8ns_22s_25_4_1_U116_n_73,mac_muladd_16s_8ns_22s_25_4_1_U116_n_74}),
        .p_reg_reg({mac_muladd_16s_8ns_22s_25_4_1_U116_n_27,mac_muladd_16s_8ns_22s_25_4_1_U116_n_28,mac_muladd_16s_8ns_22s_25_4_1_U116_n_29,mac_muladd_16s_8ns_22s_25_4_1_U116_n_30}),
        .p_reg_reg_0(p_reg_reg_0),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[15:8]),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln192_1_reg_770_reg
       (.A({out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln192_1_reg_770_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln192_1_reg_770_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln192_1_reg_770_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln192_1_reg_770_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln192_1_reg_770_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln192_1_reg_770_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln192_1_reg_770_reg_P_UNCONNECTED[47:24],mul_ln192_1_reg_770_reg_n_87,mul_ln192_1_reg_770_reg_n_88,mul_ln192_1_reg_770_reg_n_89,mul_ln192_1_reg_770_reg_n_90,mul_ln192_1_reg_770_reg_n_91,mul_ln192_1_reg_770_reg_n_92,mul_ln192_1_reg_770_reg_n_93,mul_ln192_1_reg_770_reg_n_94,mul_ln192_1_reg_770_reg_n_95,mul_ln192_1_reg_770_reg_n_96,mul_ln192_1_reg_770_reg_n_97,mul_ln192_1_reg_770_reg_n_98,mul_ln192_1_reg_770_reg_n_99,mul_ln192_1_reg_770_reg_n_100,mul_ln192_1_reg_770_reg_n_101,mul_ln192_1_reg_770_reg_n_102,mul_ln192_1_reg_770_reg_n_103,mul_ln192_1_reg_770_reg_n_104,mul_ln192_1_reg_770_reg_n_105,mul_ln192_1_reg_770_reg_n_106,mul_ln192_1_reg_770_reg_n_107,mul_ln192_1_reg_770_reg_n_108,mul_ln192_1_reg_770_reg_n_109,mul_ln192_1_reg_770_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln192_1_reg_770_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln192_1_reg_770_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln192_1_reg_770_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln192_1_reg_770_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln192_2_reg_776_reg
       (.A({mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0[15],mul_ln192_2_reg_776_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln192_2_reg_776_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln192_2_reg_776_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln192_2_reg_776_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln192_2_reg_776_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln192_2_reg_776_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln192_2_reg_776_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln192_2_reg_776_reg_P_UNCONNECTED[47:24],mul_ln192_2_reg_776_reg_n_87,mul_ln192_2_reg_776_reg_n_88,mul_ln192_2_reg_776_reg_n_89,mul_ln192_2_reg_776_reg_n_90,mul_ln192_2_reg_776_reg_n_91,mul_ln192_2_reg_776_reg_n_92,mul_ln192_2_reg_776_reg_n_93,mul_ln192_2_reg_776_reg_n_94,mul_ln192_2_reg_776_reg_n_95,mul_ln192_2_reg_776_reg_n_96,mul_ln192_2_reg_776_reg_n_97,mul_ln192_2_reg_776_reg_n_98,mul_ln192_2_reg_776_reg_n_99,mul_ln192_2_reg_776_reg_n_100,mul_ln192_2_reg_776_reg_n_101,mul_ln192_2_reg_776_reg_n_102,mul_ln192_2_reg_776_reg_n_103,mul_ln192_2_reg_776_reg_n_104,mul_ln192_2_reg_776_reg_n_105,mul_ln192_2_reg_776_reg_n_106,mul_ln192_2_reg_776_reg_n_107,mul_ln192_2_reg_776_reg_n_108,mul_ln192_2_reg_776_reg_n_109,mul_ln192_2_reg_776_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln192_2_reg_776_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln192_2_reg_776_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln192_2_reg_776_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln192_2_reg_776_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln194_1_reg_782_reg
       (.A({mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0[15],mul_ln194_1_reg_782_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln194_1_reg_782_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln194_1_reg_782_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln194_1_reg_782_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln194_1_reg_782_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln194_1_reg_782_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln194_1_reg_782_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln194_1_reg_782_reg_P_UNCONNECTED[47:24],mul_ln194_1_reg_782_reg_n_87,mul_ln194_1_reg_782_reg_n_88,mul_ln194_1_reg_782_reg_n_89,mul_ln194_1_reg_782_reg_n_90,mul_ln194_1_reg_782_reg_n_91,mul_ln194_1_reg_782_reg_n_92,mul_ln194_1_reg_782_reg_n_93,mul_ln194_1_reg_782_reg_n_94,mul_ln194_1_reg_782_reg_n_95,mul_ln194_1_reg_782_reg_n_96,mul_ln194_1_reg_782_reg_n_97,mul_ln194_1_reg_782_reg_n_98,mul_ln194_1_reg_782_reg_n_99,mul_ln194_1_reg_782_reg_n_100,mul_ln194_1_reg_782_reg_n_101,mul_ln194_1_reg_782_reg_n_102,mul_ln194_1_reg_782_reg_n_103,mul_ln194_1_reg_782_reg_n_104,mul_ln194_1_reg_782_reg_n_105,mul_ln194_1_reg_782_reg_n_106,mul_ln194_1_reg_782_reg_n_107,mul_ln194_1_reg_782_reg_n_108,mul_ln194_1_reg_782_reg_n_109,mul_ln194_1_reg_782_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln194_1_reg_782_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln194_1_reg_782_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln194_1_reg_782_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln194_1_reg_782_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln194_2_reg_788_reg
       (.A({mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0[15],mul_ln194_2_reg_788_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln194_2_reg_788_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln194_2_reg_788_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln194_2_reg_788_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln194_2_reg_788_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln194_2_reg_788_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln194_2_reg_788_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln194_2_reg_788_reg_P_UNCONNECTED[47:24],mul_ln194_2_reg_788_reg_n_87,mul_ln194_2_reg_788_reg_n_88,mul_ln194_2_reg_788_reg_n_89,mul_ln194_2_reg_788_reg_n_90,mul_ln194_2_reg_788_reg_n_91,mul_ln194_2_reg_788_reg_n_92,mul_ln194_2_reg_788_reg_n_93,mul_ln194_2_reg_788_reg_n_94,mul_ln194_2_reg_788_reg_n_95,mul_ln194_2_reg_788_reg_n_96,mul_ln194_2_reg_788_reg_n_97,mul_ln194_2_reg_788_reg_n_98,mul_ln194_2_reg_788_reg_n_99,mul_ln194_2_reg_788_reg_n_100,mul_ln194_2_reg_788_reg_n_101,mul_ln194_2_reg_788_reg_n_102,mul_ln194_2_reg_788_reg_n_103,mul_ln194_2_reg_788_reg_n_104,mul_ln194_2_reg_788_reg_n_105,mul_ln194_2_reg_788_reg_n_106,mul_ln194_2_reg_788_reg_n_107,mul_ln194_2_reg_788_reg_n_108,mul_ln194_2_reg_788_reg_n_109,mul_ln194_2_reg_788_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln194_2_reg_788_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln194_2_reg_788_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln194_2_reg_788_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln194_2_reg_788_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln196_1_reg_794_reg
       (.A({mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0[15],mul_ln196_1_reg_794_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln196_1_reg_794_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln196_1_reg_794_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln196_1_reg_794_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln196_1_reg_794_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln196_1_reg_794_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln196_1_reg_794_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln196_1_reg_794_reg_P_UNCONNECTED[47:24],mul_ln196_1_reg_794_reg_n_87,mul_ln196_1_reg_794_reg_n_88,mul_ln196_1_reg_794_reg_n_89,mul_ln196_1_reg_794_reg_n_90,mul_ln196_1_reg_794_reg_n_91,mul_ln196_1_reg_794_reg_n_92,mul_ln196_1_reg_794_reg_n_93,mul_ln196_1_reg_794_reg_n_94,mul_ln196_1_reg_794_reg_n_95,mul_ln196_1_reg_794_reg_n_96,mul_ln196_1_reg_794_reg_n_97,mul_ln196_1_reg_794_reg_n_98,mul_ln196_1_reg_794_reg_n_99,mul_ln196_1_reg_794_reg_n_100,mul_ln196_1_reg_794_reg_n_101,mul_ln196_1_reg_794_reg_n_102,mul_ln196_1_reg_794_reg_n_103,mul_ln196_1_reg_794_reg_n_104,mul_ln196_1_reg_794_reg_n_105,mul_ln196_1_reg_794_reg_n_106,mul_ln196_1_reg_794_reg_n_107,mul_ln196_1_reg_794_reg_n_108,mul_ln196_1_reg_794_reg_n_109,mul_ln196_1_reg_794_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln196_1_reg_794_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln196_1_reg_794_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln196_1_reg_794_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln196_1_reg_794_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln196_2_reg_800_reg
       (.A({mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0[15],mul_ln196_2_reg_800_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln196_2_reg_800_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln196_2_reg_800_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln196_2_reg_800_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln196_2_reg_800_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln196_2_reg_800_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln196_2_reg_800_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln196_2_reg_800_reg_P_UNCONNECTED[47:24],mul_ln196_2_reg_800_reg_n_87,mul_ln196_2_reg_800_reg_n_88,mul_ln196_2_reg_800_reg_n_89,mul_ln196_2_reg_800_reg_n_90,mul_ln196_2_reg_800_reg_n_91,mul_ln196_2_reg_800_reg_n_92,mul_ln196_2_reg_800_reg_n_93,mul_ln196_2_reg_800_reg_n_94,mul_ln196_2_reg_800_reg_n_95,mul_ln196_2_reg_800_reg_n_96,mul_ln196_2_reg_800_reg_n_97,mul_ln196_2_reg_800_reg_n_98,mul_ln196_2_reg_800_reg_n_99,mul_ln196_2_reg_800_reg_n_100,mul_ln196_2_reg_800_reg_n_101,mul_ln196_2_reg_800_reg_n_102,mul_ln196_2_reg_800_reg_n_103,mul_ln196_2_reg_800_reg_n_104,mul_ln196_2_reg_800_reg_n_105,mul_ln196_2_reg_800_reg_n_106,mul_ln196_2_reg_800_reg_n_107,mul_ln196_2_reg_800_reg_n_108,mul_ln196_2_reg_800_reg_n_109,mul_ln196_2_reg_800_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln196_2_reg_800_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln196_2_reg_800_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln196_2_reg_800_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln196_2_reg_800_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_read12_cast_cast_reg_668_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read12_cast_cast_reg_668_reg[7]_0 [0]),
        .Q(p_read12_cast_cast_reg_668_reg[0]),
        .R(1'b0));
  FDRE \p_read12_cast_cast_reg_668_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read12_cast_cast_reg_668_reg[7]_0 [1]),
        .Q(p_read12_cast_cast_reg_668_reg[1]),
        .R(1'b0));
  FDRE \p_read12_cast_cast_reg_668_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read12_cast_cast_reg_668_reg[7]_0 [2]),
        .Q(p_read12_cast_cast_reg_668_reg[2]),
        .R(1'b0));
  FDRE \p_read12_cast_cast_reg_668_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read12_cast_cast_reg_668_reg[7]_0 [3]),
        .Q(p_read12_cast_cast_reg_668_reg[3]),
        .R(1'b0));
  FDRE \p_read12_cast_cast_reg_668_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read12_cast_cast_reg_668_reg[7]_0 [4]),
        .Q(p_read12_cast_cast_reg_668_reg[4]),
        .R(1'b0));
  FDRE \p_read12_cast_cast_reg_668_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read12_cast_cast_reg_668_reg[7]_0 [5]),
        .Q(p_read12_cast_cast_reg_668_reg[5]),
        .R(1'b0));
  FDRE \p_read12_cast_cast_reg_668_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read12_cast_cast_reg_668_reg[7]_0 [6]),
        .Q(p_read12_cast_cast_reg_668_reg[6]),
        .R(1'b0));
  FDRE \p_read12_cast_cast_reg_668_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read12_cast_cast_reg_668_reg[7]_0 [7]),
        .Q(p_read12_cast_cast_reg_668_reg[7]),
        .R(1'b0));
  FDRE \p_read13_cast_cast_reg_661_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read13_cast_cast_reg_661_reg[7]_0 [0]),
        .Q(p_read13_cast_cast_reg_661[0]),
        .R(1'b0));
  FDRE \p_read13_cast_cast_reg_661_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read13_cast_cast_reg_661_reg[7]_0 [1]),
        .Q(p_read13_cast_cast_reg_661[1]),
        .R(1'b0));
  FDRE \p_read13_cast_cast_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read13_cast_cast_reg_661_reg[7]_0 [2]),
        .Q(p_read13_cast_cast_reg_661[2]),
        .R(1'b0));
  FDRE \p_read13_cast_cast_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read13_cast_cast_reg_661_reg[7]_0 [3]),
        .Q(p_read13_cast_cast_reg_661[3]),
        .R(1'b0));
  FDRE \p_read13_cast_cast_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read13_cast_cast_reg_661_reg[7]_0 [4]),
        .Q(p_read13_cast_cast_reg_661[4]),
        .R(1'b0));
  FDRE \p_read13_cast_cast_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read13_cast_cast_reg_661_reg[7]_0 [5]),
        .Q(p_read13_cast_cast_reg_661[5]),
        .R(1'b0));
  FDRE \p_read13_cast_cast_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read13_cast_cast_reg_661_reg[7]_0 [6]),
        .Q(p_read13_cast_cast_reg_661[6]),
        .R(1'b0));
  FDRE \p_read13_cast_cast_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_read13_cast_cast_reg_661_reg[7]_0 [7]),
        .Q(p_read13_cast_cast_reg_661[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln198_1_reg_854[0]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [0]),
        .I1(icmp_ln198_fu_512_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [0]),
        .I3(icmp_ln198_1_fu_516_p2_carry__0_n_6),
        .I4(add_ln192_3_fu_500_p2[12]),
        .O(select_ln198_1_fu_537_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln198_1_reg_854[1]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [1]),
        .I1(icmp_ln198_fu_512_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [1]),
        .I3(icmp_ln198_1_fu_516_p2_carry__0_n_6),
        .I4(add_ln192_3_fu_500_p2[13]),
        .O(select_ln198_1_fu_537_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln198_1_reg_854[2]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [2]),
        .I1(icmp_ln198_fu_512_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [2]),
        .I3(icmp_ln198_1_fu_516_p2_carry__0_n_6),
        .I4(add_ln192_3_fu_500_p2[14]),
        .O(select_ln198_1_fu_537_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln198_1_reg_854[3]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [3]),
        .I1(icmp_ln198_fu_512_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [3]),
        .I3(icmp_ln198_1_fu_516_p2_carry__0_n_6),
        .I4(add_ln192_3_fu_500_p2[15]),
        .O(select_ln198_1_fu_537_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln198_1_reg_854[4]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [4]),
        .I1(icmp_ln198_fu_512_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [4]),
        .I3(icmp_ln198_1_fu_516_p2_carry__0_n_6),
        .I4(add_ln192_3_fu_500_p2[16]),
        .O(select_ln198_1_fu_537_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln198_1_reg_854[5]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [5]),
        .I1(icmp_ln198_fu_512_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [5]),
        .I3(icmp_ln198_1_fu_516_p2_carry__0_n_6),
        .I4(add_ln192_3_fu_500_p2[17]),
        .O(select_ln198_1_fu_537_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln198_1_reg_854[6]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [6]),
        .I1(icmp_ln198_fu_512_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [6]),
        .I3(icmp_ln198_1_fu_516_p2_carry__0_n_6),
        .I4(add_ln192_3_fu_500_p2[18]),
        .O(select_ln198_1_fu_537_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln198_1_reg_854[7]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [7]),
        .I1(icmp_ln198_fu_512_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [7]),
        .I3(icmp_ln198_1_fu_516_p2_carry__0_n_6),
        .I4(add_ln192_3_fu_500_p2[19]),
        .O(select_ln198_1_fu_537_p3[7]));
  FDRE \select_ln198_1_reg_854_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln198_1_fu_537_p3[0]),
        .Q(stream_csc_din[0]),
        .R(1'b0));
  FDRE \select_ln198_1_reg_854_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln198_1_fu_537_p3[1]),
        .Q(stream_csc_din[1]),
        .R(1'b0));
  FDRE \select_ln198_1_reg_854_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln198_1_fu_537_p3[2]),
        .Q(stream_csc_din[2]),
        .R(1'b0));
  FDRE \select_ln198_1_reg_854_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln198_1_fu_537_p3[3]),
        .Q(stream_csc_din[3]),
        .R(1'b0));
  FDRE \select_ln198_1_reg_854_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln198_1_fu_537_p3[4]),
        .Q(stream_csc_din[4]),
        .R(1'b0));
  FDRE \select_ln198_1_reg_854_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln198_1_fu_537_p3[5]),
        .Q(stream_csc_din[5]),
        .R(1'b0));
  FDRE \select_ln198_1_reg_854_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln198_1_fu_537_p3[6]),
        .Q(stream_csc_din[6]),
        .R(1'b0));
  FDRE \select_ln198_1_reg_854_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln198_1_fu_537_p3[7]),
        .Q(stream_csc_din[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln199_1_reg_864[0]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [0]),
        .I1(icmp_ln199_fu_544_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [0]),
        .I3(icmp_ln199_1_fu_548_p2_carry__0_n_6),
        .I4(add_ln194_3_fu_504_p2[12]),
        .O(select_ln199_1_fu_601_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln199_1_reg_864[1]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [1]),
        .I1(icmp_ln199_fu_544_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [1]),
        .I3(icmp_ln199_1_fu_548_p2_carry__0_n_6),
        .I4(add_ln194_3_fu_504_p2[13]),
        .O(select_ln199_1_fu_601_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln199_1_reg_864[2]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [2]),
        .I1(icmp_ln199_fu_544_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [2]),
        .I3(icmp_ln199_1_fu_548_p2_carry__0_n_6),
        .I4(add_ln194_3_fu_504_p2[14]),
        .O(select_ln199_1_fu_601_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln199_1_reg_864[3]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [3]),
        .I1(icmp_ln199_fu_544_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [3]),
        .I3(icmp_ln199_1_fu_548_p2_carry__0_n_6),
        .I4(add_ln194_3_fu_504_p2[15]),
        .O(select_ln199_1_fu_601_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln199_1_reg_864[4]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [4]),
        .I1(icmp_ln199_fu_544_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [4]),
        .I3(icmp_ln199_1_fu_548_p2_carry__0_n_6),
        .I4(add_ln194_3_fu_504_p2[16]),
        .O(select_ln199_1_fu_601_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln199_1_reg_864[5]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [5]),
        .I1(icmp_ln199_fu_544_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [5]),
        .I3(icmp_ln199_1_fu_548_p2_carry__0_n_6),
        .I4(add_ln194_3_fu_504_p2[17]),
        .O(select_ln199_1_fu_601_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln199_1_reg_864[6]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [6]),
        .I1(icmp_ln199_fu_544_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [6]),
        .I3(icmp_ln199_1_fu_548_p2_carry__0_n_6),
        .I4(add_ln194_3_fu_504_p2[18]),
        .O(select_ln199_1_fu_601_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln199_1_reg_864[7]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [7]),
        .I1(icmp_ln199_fu_544_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [7]),
        .I3(icmp_ln199_1_fu_548_p2_carry__0_n_6),
        .I4(add_ln194_3_fu_504_p2[19]),
        .O(select_ln199_1_fu_601_p3[7]));
  FDRE \select_ln199_1_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln199_1_fu_601_p3[0]),
        .Q(stream_csc_din[8]),
        .R(1'b0));
  FDRE \select_ln199_1_reg_864_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln199_1_fu_601_p3[1]),
        .Q(stream_csc_din[9]),
        .R(1'b0));
  FDRE \select_ln199_1_reg_864_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln199_1_fu_601_p3[2]),
        .Q(stream_csc_din[10]),
        .R(1'b0));
  FDRE \select_ln199_1_reg_864_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln199_1_fu_601_p3[3]),
        .Q(stream_csc_din[11]),
        .R(1'b0));
  FDRE \select_ln199_1_reg_864_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln199_1_fu_601_p3[4]),
        .Q(stream_csc_din[12]),
        .R(1'b0));
  FDRE \select_ln199_1_reg_864_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln199_1_fu_601_p3[5]),
        .Q(stream_csc_din[13]),
        .R(1'b0));
  FDRE \select_ln199_1_reg_864_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln199_1_fu_601_p3[6]),
        .Q(stream_csc_din[14]),
        .R(1'b0));
  FDRE \select_ln199_1_reg_864_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln199_1_fu_601_p3[7]),
        .Q(stream_csc_din[15]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln200_1_reg_859[0]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [0]),
        .I1(icmp_ln200_fu_562_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [0]),
        .I3(icmp_ln200_1_fu_566_p2_carry__0_n_6),
        .I4(add_ln196_3_fu_508_p2[12]),
        .O(select_ln200_1_fu_587_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln200_1_reg_859[1]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [1]),
        .I1(icmp_ln200_fu_562_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [1]),
        .I3(icmp_ln200_1_fu_566_p2_carry__0_n_6),
        .I4(add_ln196_3_fu_508_p2[13]),
        .O(select_ln200_1_fu_587_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln200_1_reg_859[2]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [2]),
        .I1(icmp_ln200_fu_562_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [2]),
        .I3(icmp_ln200_1_fu_566_p2_carry__0_n_6),
        .I4(add_ln196_3_fu_508_p2[14]),
        .O(select_ln200_1_fu_587_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln200_1_reg_859[3]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [3]),
        .I1(icmp_ln200_fu_562_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [3]),
        .I3(icmp_ln200_1_fu_566_p2_carry__0_n_6),
        .I4(add_ln196_3_fu_508_p2[15]),
        .O(select_ln200_1_fu_587_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln200_1_reg_859[4]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [4]),
        .I1(icmp_ln200_fu_562_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [4]),
        .I3(icmp_ln200_1_fu_566_p2_carry__0_n_6),
        .I4(add_ln196_3_fu_508_p2[16]),
        .O(select_ln200_1_fu_587_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln200_1_reg_859[5]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [5]),
        .I1(icmp_ln200_fu_562_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [5]),
        .I3(icmp_ln200_1_fu_566_p2_carry__0_n_6),
        .I4(add_ln196_3_fu_508_p2[17]),
        .O(select_ln200_1_fu_587_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln200_1_reg_859[6]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [6]),
        .I1(icmp_ln200_fu_562_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [6]),
        .I3(icmp_ln200_1_fu_566_p2_carry__0_n_6),
        .I4(add_ln196_3_fu_508_p2[18]),
        .O(select_ln200_1_fu_587_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln200_1_reg_859[7]_i_1 
       (.I0(\p_read12_cast_cast_reg_668_reg[7]_0 [7]),
        .I1(icmp_ln200_fu_562_p2_carry__0_n_6),
        .I2(\p_read13_cast_cast_reg_661_reg[7]_0 [7]),
        .I3(icmp_ln200_1_fu_566_p2_carry__0_n_6),
        .I4(add_ln196_3_fu_508_p2[19]),
        .O(select_ln200_1_fu_587_p3[7]));
  FDRE \select_ln200_1_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln200_1_fu_587_p3[0]),
        .Q(stream_csc_din[16]),
        .R(1'b0));
  FDRE \select_ln200_1_reg_859_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln200_1_fu_587_p3[1]),
        .Q(stream_csc_din[17]),
        .R(1'b0));
  FDRE \select_ln200_1_reg_859_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln200_1_fu_587_p3[2]),
        .Q(stream_csc_din[18]),
        .R(1'b0));
  FDRE \select_ln200_1_reg_859_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln200_1_fu_587_p3[3]),
        .Q(stream_csc_din[19]),
        .R(1'b0));
  FDRE \select_ln200_1_reg_859_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln200_1_fu_587_p3[4]),
        .Q(stream_csc_din[20]),
        .R(1'b0));
  FDRE \select_ln200_1_reg_859_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln200_1_fu_587_p3[5]),
        .Q(stream_csc_din[21]),
        .R(1'b0));
  FDRE \select_ln200_1_reg_859_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln200_1_fu_587_p3[6]),
        .Q(stream_csc_din[22]),
        .R(1'b0));
  FDRE \select_ln200_1_reg_859_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln200_1_fu_587_p3[7]),
        .Q(stream_csc_din[23]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[0]),
        .Q(trunc_ln192_1_reg_811[0]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[10]),
        .Q(trunc_ln192_1_reg_811[10]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[11]),
        .Q(trunc_ln192_1_reg_811[11]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[12]),
        .Q(trunc_ln192_1_reg_811[12]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[13]),
        .Q(trunc_ln192_1_reg_811[13]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[14]),
        .Q(trunc_ln192_1_reg_811[14]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[15]),
        .Q(trunc_ln192_1_reg_811[15]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[16]),
        .Q(trunc_ln192_1_reg_811[16]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[17]),
        .Q(trunc_ln192_1_reg_811[17]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[18]),
        .Q(trunc_ln192_1_reg_811[18]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[19]),
        .Q(trunc_ln192_1_reg_811[19]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[1]),
        .Q(trunc_ln192_1_reg_811[1]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[2]),
        .Q(trunc_ln192_1_reg_811[2]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[3]),
        .Q(trunc_ln192_1_reg_811[3]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[4]),
        .Q(trunc_ln192_1_reg_811[4]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[5]),
        .Q(trunc_ln192_1_reg_811[5]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[6]),
        .Q(trunc_ln192_1_reg_811[6]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[7]),
        .Q(trunc_ln192_1_reg_811[7]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[8]),
        .Q(trunc_ln192_1_reg_811[8]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_811_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln192_1_fu_384_p1[9]),
        .Q(trunc_ln192_1_reg_811[9]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_24),
        .Q(trunc_ln192_reg_806[0]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_14),
        .Q(trunc_ln192_reg_806[10]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_13),
        .Q(trunc_ln192_reg_806[11]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_12),
        .Q(trunc_ln192_reg_806[12]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_11),
        .Q(trunc_ln192_reg_806[13]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_10),
        .Q(trunc_ln192_reg_806[14]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_9),
        .Q(trunc_ln192_reg_806[15]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_8),
        .Q(trunc_ln192_reg_806[16]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_7),
        .Q(trunc_ln192_reg_806[17]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_6),
        .Q(trunc_ln192_reg_806[18]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_5),
        .Q(trunc_ln192_reg_806[19]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_23),
        .Q(trunc_ln192_reg_806[1]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_22),
        .Q(trunc_ln192_reg_806[2]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_21),
        .Q(trunc_ln192_reg_806[3]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_20),
        .Q(trunc_ln192_reg_806[4]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_19),
        .Q(trunc_ln192_reg_806[5]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_18),
        .Q(trunc_ln192_reg_806[6]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_17),
        .Q(trunc_ln192_reg_806[7]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_16),
        .Q(trunc_ln192_reg_806[8]),
        .R(1'b0));
  FDRE \trunc_ln192_reg_806_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U114_n_15),
        .Q(trunc_ln192_reg_806[9]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[0]),
        .Q(trunc_ln194_1_reg_827[0]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[10]),
        .Q(trunc_ln194_1_reg_827[10]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[11]),
        .Q(trunc_ln194_1_reg_827[11]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[12]),
        .Q(trunc_ln194_1_reg_827[12]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[13]),
        .Q(trunc_ln194_1_reg_827[13]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[14]),
        .Q(trunc_ln194_1_reg_827[14]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[15]),
        .Q(trunc_ln194_1_reg_827[15]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[16]),
        .Q(trunc_ln194_1_reg_827[16]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[17]),
        .Q(trunc_ln194_1_reg_827[17]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[18]),
        .Q(trunc_ln194_1_reg_827[18]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[19]),
        .Q(trunc_ln194_1_reg_827[19]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[1]),
        .Q(trunc_ln194_1_reg_827[1]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[2]),
        .Q(trunc_ln194_1_reg_827[2]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[3]),
        .Q(trunc_ln194_1_reg_827[3]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[4]),
        .Q(trunc_ln194_1_reg_827[4]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[5]),
        .Q(trunc_ln194_1_reg_827[5]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[6]),
        .Q(trunc_ln194_1_reg_827[6]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[7]),
        .Q(trunc_ln194_1_reg_827[7]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[8]),
        .Q(trunc_ln194_1_reg_827[8]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_827_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln194_1_fu_430_p1[9]),
        .Q(trunc_ln194_1_reg_827[9]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_24),
        .Q(trunc_ln194_reg_822[0]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_14),
        .Q(trunc_ln194_reg_822[10]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_13),
        .Q(trunc_ln194_reg_822[11]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_12),
        .Q(trunc_ln194_reg_822[12]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_11),
        .Q(trunc_ln194_reg_822[13]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_10),
        .Q(trunc_ln194_reg_822[14]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_9),
        .Q(trunc_ln194_reg_822[15]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_8),
        .Q(trunc_ln194_reg_822[16]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_7),
        .Q(trunc_ln194_reg_822[17]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_6),
        .Q(trunc_ln194_reg_822[18]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_5),
        .Q(trunc_ln194_reg_822[19]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_23),
        .Q(trunc_ln194_reg_822[1]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_22),
        .Q(trunc_ln194_reg_822[2]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_21),
        .Q(trunc_ln194_reg_822[3]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_20),
        .Q(trunc_ln194_reg_822[4]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_19),
        .Q(trunc_ln194_reg_822[5]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_18),
        .Q(trunc_ln194_reg_822[6]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_17),
        .Q(trunc_ln194_reg_822[7]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_16),
        .Q(trunc_ln194_reg_822[8]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_822_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U115_n_15),
        .Q(trunc_ln194_reg_822[9]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[0]),
        .Q(trunc_ln196_1_reg_843[0]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[10]),
        .Q(trunc_ln196_1_reg_843[10]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[11]),
        .Q(trunc_ln196_1_reg_843[11]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[12]),
        .Q(trunc_ln196_1_reg_843[12]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[13]),
        .Q(trunc_ln196_1_reg_843[13]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[14]),
        .Q(trunc_ln196_1_reg_843[14]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[15]),
        .Q(trunc_ln196_1_reg_843[15]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[16]),
        .Q(trunc_ln196_1_reg_843[16]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[17]),
        .Q(trunc_ln196_1_reg_843[17]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[18]),
        .Q(trunc_ln196_1_reg_843[18]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[19]),
        .Q(trunc_ln196_1_reg_843[19]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[1]),
        .Q(trunc_ln196_1_reg_843[1]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[2]),
        .Q(trunc_ln196_1_reg_843[2]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[3]),
        .Q(trunc_ln196_1_reg_843[3]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[4]),
        .Q(trunc_ln196_1_reg_843[4]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[5]),
        .Q(trunc_ln196_1_reg_843[5]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[6]),
        .Q(trunc_ln196_1_reg_843[6]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[7]),
        .Q(trunc_ln196_1_reg_843[7]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[8]),
        .Q(trunc_ln196_1_reg_843[8]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_843_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln196_1_fu_476_p1[9]),
        .Q(trunc_ln196_1_reg_843[9]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_24),
        .Q(trunc_ln196_reg_838[0]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_14),
        .Q(trunc_ln196_reg_838[10]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_13),
        .Q(trunc_ln196_reg_838[11]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_12),
        .Q(trunc_ln196_reg_838[12]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_11),
        .Q(trunc_ln196_reg_838[13]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_10),
        .Q(trunc_ln196_reg_838[14]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_9),
        .Q(trunc_ln196_reg_838[15]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_8),
        .Q(trunc_ln196_reg_838[16]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_7),
        .Q(trunc_ln196_reg_838[17]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_6),
        .Q(trunc_ln196_reg_838[18]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_5),
        .Q(trunc_ln196_reg_838[19]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_23),
        .Q(trunc_ln196_reg_838[1]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_22),
        .Q(trunc_ln196_reg_838[2]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_21),
        .Q(trunc_ln196_reg_838[3]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_20),
        .Q(trunc_ln196_reg_838[4]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_19),
        .Q(trunc_ln196_reg_838[5]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_18),
        .Q(trunc_ln196_reg_838[6]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_17),
        .Q(trunc_ln196_reg_838[7]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_16),
        .Q(trunc_ln196_reg_838[8]),
        .R(1'b0));
  FDRE \trunc_ln196_reg_838_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_8ns_22s_25_4_1_U116_n_15),
        .Q(trunc_ln196_reg_838[9]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(x_fu_98_reg[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(x_fu_98_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(x_fu_98_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(x_fu_98_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(x_fu_98_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(x_fu_98_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(x_fu_98_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(x_fu_98_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(x_fu_98_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(x_fu_98_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(x_fu_98_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(x_fu_98_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_hcresampler_core
   (\select_ln765_reg_523_reg[1]_0 ,
    E,
    Q,
    \loopHeight_reg_513_reg[9]_0 ,
    in,
    p_6_in,
    addr110_out,
    p_9_in,
    push,
    \ap_CS_fsm_reg[3]_0 ,
    ap_clk,
    v_hcresampler_core_U0_HwReg_height_read,
    CO,
    ap_rst_n_inv,
    \select_ln765_reg_523_reg[1]_1 ,
    ap_rst_n,
    stream_out_hresampled_full_n,
    stream_csc_empty_n,
    if_dout,
    out,
    v_hcresampler_core_U0_ap_start,
    Block_entry_split_proc_U0_ap_done,
    full_n_reg,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    \addr_reg[1] ,
    D,
    \HwReg_width_read_reg_518_reg[10]_0 ,
    \loopHeight_reg_513_reg[10]_0 );
  output \select_ln765_reg_523_reg[1]_0 ;
  output [0:0]E;
  output [1:0]Q;
  output [0:0]\loopHeight_reg_513_reg[9]_0 ;
  output [23:0]in;
  output p_6_in;
  output addr110_out;
  output p_9_in;
  output push;
  output \ap_CS_fsm_reg[3]_0 ;
  input ap_clk;
  input v_hcresampler_core_U0_HwReg_height_read;
  input [0:0]CO;
  input ap_rst_n_inv;
  input \select_ln765_reg_523_reg[1]_1 ;
  input ap_rst_n;
  input stream_out_hresampled_full_n;
  input stream_csc_empty_n;
  input [0:0]if_dout;
  input [23:0]out;
  input v_hcresampler_core_U0_ap_start;
  input Block_entry_split_proc_U0_ap_done;
  input full_n_reg;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input \addr_reg[1] ;
  input [11:0]D;
  input [10:0]\HwReg_width_read_reg_518_reg[10]_0 ;
  input [10:0]\loopHeight_reg_513_reg[10]_0 ;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]HwReg_width_read_reg_518;
  wire [10:0]\HwReg_width_read_reg_518_reg[10]_0 ;
  wire [1:0]Q;
  wire [11:0]add_ln767_reg_535;
  wire addr110_out;
  wire \addr_reg[1] ;
  wire \ap_CS_fsm[2]_i_3__0_n_5 ;
  wire \ap_CS_fsm[2]_i_4__1_n_5 ;
  wire \ap_CS_fsm[2]_i_5__1_n_5 ;
  wire \ap_CS_fsm[2]_i_6__1_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_8 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire cmp36676_i_reg_528;
  wire [7:0]filt_res1_fu_76;
  wire filt_res1_fu_760;
  wire full_n_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_n_100;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o;
  wire [0:0]if_dout;
  wire [23:0]in;
  wire [7:0]inpix_0_0_0_0_0_load686_lcssa729_i_fu_80;
  wire [7:0]inpix_0_1_0_0_0_load688_lcssa732_i_fu_84;
  wire [7:0]inpix_0_2_0_0_0_load690_lcssa735_i_fu_88;
  wire [10:0]loopHeight_reg_513;
  wire [10:0]\loopHeight_reg_513_reg[10]_0 ;
  wire [0:0]\loopHeight_reg_513_reg[9]_0 ;
  wire [23:0]out;
  wire [7:0]p_0_0_0_0_0494_1701_lcssa747_i_fu_104;
  wire [7:0]p_0_0_0_0_0494_2709_lcssa758_i_fu_112;
  wire p_0_0_0_0_0494_2709_lcssa758_i_fu_1120;
  wire p_0_0_0_0_0502692_lcssa738_i_fu_92;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[0] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[1] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[2] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[3] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[4] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[5] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[6] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[7] ;
  wire [7:0]p_0_0_0_0_0_1704_lcssa753_i_fu_108;
  wire [7:0]p_0_0_0_0_0_2712_lcssa761_i_fu_116;
  wire [7:0]p_0_1_0_0_0695715_lcssa764_i_fu_120;
  wire [7:0]p_0_1_0_0_0695717_i_fu_134;
  wire [7:0]p_0_1_0_0_0695_lcssa741_i_fu_96;
  wire [7:0]p_0_2_0_0_0699719_lcssa767_i_fu_124;
  wire [7:0]p_0_2_0_0_0699721_i_fu_138;
  wire [7:0]p_0_2_0_0_0699_lcssa744_i_fu_100;
  wire p_6_in;
  wire p_9_in;
  wire [7:0]pixbuf_y_11_fu_132;
  wire [7:0]pixbuf_y_11_load_reg_543;
  wire [7:0]pixbuf_y_12_fu_136;
  wire [7:0]pixbuf_y_12_load_reg_548;
  wire [7:0]pixbuf_y_13_fu_140;
  wire pixbuf_y_13_fu_1400;
  wire [7:0]pixbuf_y_13_load_reg_553;
  wire [7:0]pixbuf_y_14_fu_144;
  wire [7:0]pixbuf_y_4_reg_900;
  wire [7:0]pixbuf_y_5_reg_906;
  wire [7:0]pixbuf_y_6_reg_911;
  wire [7:0]pixbuf_y_7_reg_917;
  wire [7:0]pixbuf_y_fu_128;
  wire pixbuf_y_fu_1280;
  wire push;
  wire \select_ln765_reg_523_reg[1]_0 ;
  wire \select_ln765_reg_523_reg[1]_1 ;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_full_n;
  wire v_hcresampler_core_U0_HwReg_height_read;
  wire v_hcresampler_core_U0_ap_start;
  wire [10:0]y_4_fu_283_p2;
  wire \y_fu_72[10]_i_2__0_n_5 ;
  wire [10:0]y_fu_72_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;

  FDRE \HwReg_width_read_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [0]),
        .Q(HwReg_width_read_reg_518[0]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [10]),
        .Q(HwReg_width_read_reg_518[10]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [1]),
        .Q(HwReg_width_read_reg_518[1]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [2]),
        .Q(HwReg_width_read_reg_518[2]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [3]),
        .Q(HwReg_width_read_reg_518[3]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [4]),
        .Q(HwReg_width_read_reg_518[4]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [5]),
        .Q(HwReg_width_read_reg_518[5]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [6]),
        .Q(HwReg_width_read_reg_518[6]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [7]),
        .Q(HwReg_width_read_reg_518[7]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [8]),
        .Q(HwReg_width_read_reg_518[8]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_518_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_518_reg[10]_0 [9]),
        .Q(HwReg_width_read_reg_518[9]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[0]),
        .Q(add_ln767_reg_535[0]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[10]),
        .Q(add_ln767_reg_535[10]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[11]),
        .Q(add_ln767_reg_535[11]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[1]),
        .Q(add_ln767_reg_535[1]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[2]),
        .Q(add_ln767_reg_535[2]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[3]),
        .Q(add_ln767_reg_535[3]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[4]),
        .Q(add_ln767_reg_535[4]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[5]),
        .Q(add_ln767_reg_535[5]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[6]),
        .Q(add_ln767_reg_535[6]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[7]),
        .Q(add_ln767_reg_535[7]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[8]),
        .Q(add_ln767_reg_535[8]),
        .R(1'b0));
  FDRE \add_ln767_reg_535_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(D[9]),
        .Q(add_ln767_reg_535[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    \addr[2]_i_4__0 
       (.I0(Q[1]),
        .I1(\loopHeight_reg_513_reg[9]_0 ),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I3(full_n_reg),
        .I4(Block_entry_split_proc_U0_ap_done),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(addr110_out));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(v_hcresampler_core_U0_HwReg_height_read),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\loopHeight_reg_513_reg[9]_0 ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(v_hcresampler_core_U0_HwReg_height_read),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[1]),
        .I1(\loopHeight_reg_513_reg[9]_0 ),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(loopHeight_reg_513[9]),
        .I1(y_fu_72_reg[9]),
        .I2(loopHeight_reg_513[10]),
        .I3(y_fu_72_reg[10]),
        .O(\ap_CS_fsm[2]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(y_fu_72_reg[6]),
        .I1(loopHeight_reg_513[6]),
        .I2(loopHeight_reg_513[7]),
        .I3(y_fu_72_reg[7]),
        .I4(y_fu_72_reg[8]),
        .I5(loopHeight_reg_513[8]),
        .O(\ap_CS_fsm[2]_i_4__1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(y_fu_72_reg[3]),
        .I1(loopHeight_reg_513[3]),
        .I2(loopHeight_reg_513[4]),
        .I3(y_fu_72_reg[4]),
        .I4(y_fu_72_reg[5]),
        .I5(loopHeight_reg_513[5]),
        .O(\ap_CS_fsm[2]_i_5__1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(y_fu_72_reg[0]),
        .I1(loopHeight_reg_513[0]),
        .I2(loopHeight_reg_513[1]),
        .I3(y_fu_72_reg[1]),
        .I4(y_fu_72_reg[2]),
        .I5(loopHeight_reg_513[2]),
        .O(\ap_CS_fsm[2]_i_6__1_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(1'b0),
        .CO({\loopHeight_reg_513_reg[9]_0 ,\ap_CS_fsm_reg[2]_i_2__0_n_6 ,\ap_CS_fsm_reg[2]_i_2__0_n_7 ,\ap_CS_fsm_reg[2]_i_2__0_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3__0_n_5 ,\ap_CS_fsm[2]_i_4__1_n_5 ,\ap_CS_fsm[2]_i_5__1_n_5 ,\ap_CS_fsm[2]_i_6__1_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE \cmp36676_i_reg_528_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(CO),
        .Q(cmp36676_i_reg_528),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o[0]),
        .Q(filt_res1_fu_76[0]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o[1]),
        .Q(filt_res1_fu_76[1]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o[2]),
        .Q(filt_res1_fu_76[2]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o[3]),
        .Q(filt_res1_fu_76[3]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o[4]),
        .Q(filt_res1_fu_76[4]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o[5]),
        .Q(filt_res1_fu_76[5]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o[6]),
        .Q(filt_res1_fu_76[6]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o[7]),
        .Q(filt_res1_fu_76[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194
       (.D(ap_NS_fsm[4:3]),
        .E(E),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\addr_reg[1] (\addr_reg[1] ),
        .\ap_CS_fsm_reg[3] (filt_res1_fu_760),
        .\ap_CS_fsm_reg[3]_0 (pixbuf_y_fu_1280),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\filt_res1_fu_76_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_filt_res1_1_out_o),
        .\filt_res1_fu_76_reg[7]_0 (filt_res1_fu_76),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_n_100),
        .\icmp_ln769_reg_872_pp0_iter1_reg_reg[0]_0 (p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .\icmp_ln769_reg_872_pp0_iter2_reg_reg[0]_0 (pixbuf_y_13_fu_1400),
        .\icmp_ln769_reg_872_reg[0]_0 (add_ln767_reg_535),
        .\icmp_ln777_reg_882_reg[0]_0 (HwReg_width_read_reg_518),
        .if_dout(if_dout),
        .in(in),
        .\odd_col_reg_876_reg[0]_0 (\select_ln765_reg_523_reg[1]_0 ),
        .out(out),
        .\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o),
        .\p_0_0_0_0_0502691_i_fu_146_reg[7]_0 ({\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[7] ,\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[6] ,\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[5] ,\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[4] ,\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[3] ,\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[2] ,\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[1] ,\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[0] }),
        .\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o),
        .\p_0_1_0_0_0694_i_fu_150_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o),
        .\p_0_1_0_0_0694_i_fu_150_reg[7]_1 (p_0_1_0_0_0695_lcssa741_i_fu_96),
        .\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 (p_0_1_0_0_0695717_i_fu_134),
        .\p_0_1_0_0_0695717_i_fu_134_reg[7]_1 (p_0_1_0_0_0695715_lcssa764_i_fu_120),
        .\p_0_2_0_0_0698_i_fu_154_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o),
        .\p_0_2_0_0_0698_i_fu_154_reg[7]_1 (p_0_2_0_0_0699_lcssa744_i_fu_100),
        .\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 (p_0_2_0_0_0699721_i_fu_138),
        .\p_0_2_0_0_0699721_i_fu_138_reg[7]_1 (p_0_2_0_0_0699719_lcssa767_i_fu_124),
        .p_9_in(p_9_in),
        .\pix_444_1_reg_394_reg[7] (inpix_0_1_0_0_0_load688_lcssa732_i_fu_84),
        .\pix_444_reg_400_reg[7] (inpix_0_2_0_0_0_load690_lcssa735_i_fu_88),
        .\pix_rgb_reg_389_reg[7] (inpix_0_0_0_0_0_load686_lcssa729_i_fu_80),
        .\pixbuf_y_1_fu_162_reg[7]_0 (pixbuf_y_12_load_reg_548),
        .\pixbuf_y_2_fu_166_reg[7]_0 (pixbuf_y_13_load_reg_553),
        .\pixbuf_y_3_fu_170_reg[7]_0 (pixbuf_y_14_fu_144),
        .\pixbuf_y_4_reg_900_reg[7]_0 (pixbuf_y_4_reg_900),
        .\pixbuf_y_5_reg_906_reg[7]_0 (pixbuf_y_5_reg_906),
        .\pixbuf_y_6_reg_911_reg[7]_0 (pixbuf_y_6_reg_911),
        .\pixbuf_y_7_reg_917_reg[7]_0 (pixbuf_y_7_reg_917),
        .\pixbuf_y_fu_158_reg[7]_0 (pixbuf_y_11_load_reg_543),
        .push(push),
        .\select_ln859_2_reg_922_reg[7]_0 (p_0_0_0_0_0_1704_lcssa753_i_fu_108),
        .\select_ln859_3_reg_927_reg[7]_0 (p_0_0_0_0_0_2712_lcssa761_i_fu_116),
        .\select_ln859_4_reg_932_reg[7]_0 (p_0_0_0_0_0494_1701_lcssa747_i_fu_104),
        .\select_ln859_5_reg_937_reg[7]_0 (p_0_0_0_0_0494_2709_lcssa758_i_fu_112),
        .\select_ln884_reg_952_reg[7]_0 (pixbuf_y_fu_128),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_n_100),
        .Q(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[0]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[1]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[2]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[3]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[4]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[5]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[6]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[7]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_84[0]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_84[1]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_84[2]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_84[3]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_84[4]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_84[5]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_84[6]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_84[7]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_88[0]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_88[1]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_88[2]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_88[3]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_88[4]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_88[5]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_88[6]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_88[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [0]),
        .Q(loopHeight_reg_513[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [10]),
        .Q(loopHeight_reg_513[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [1]),
        .Q(loopHeight_reg_513[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [2]),
        .Q(loopHeight_reg_513[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [3]),
        .Q(loopHeight_reg_513[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [4]),
        .Q(loopHeight_reg_513[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [5]),
        .Q(loopHeight_reg_513[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [6]),
        .Q(loopHeight_reg_513[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [7]),
        .Q(loopHeight_reg_513[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [8]),
        .Q(loopHeight_reg_513[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_513_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_height_read),
        .D(\loopHeight_reg_513_reg[10]_0 [9]),
        .Q(loopHeight_reg_513[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\loopHeight_reg_513_reg[9]_0 ),
        .I1(Q[1]),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(full_n_reg),
        .I5(bPassThru_422_or_420_Out_loc_channel_full_n),
        .O(p_6_in));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o[0]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o[1]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o[2]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o[3]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o[4]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o[5]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o[6]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_1703_i_out_o[7]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o[0]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o[1]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o[2]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o[3]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o[4]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o[5]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o[6]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0494_2711_i_out_o[7]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_112[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(pixbuf_y_7_reg_917[0]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(pixbuf_y_7_reg_917[1]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(pixbuf_y_7_reg_917[2]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(pixbuf_y_7_reg_917[3]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(pixbuf_y_7_reg_917[4]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(pixbuf_y_7_reg_917[5]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(pixbuf_y_7_reg_917[6]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(pixbuf_y_7_reg_917[7]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o[0]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o[1]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o[2]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o[3]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o[4]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o[5]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o[6]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_1706_i_out_o[7]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o[0]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_116[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o[1]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_116[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o[2]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_116[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o[3]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_116[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o[4]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_116[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o[5]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_116[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o[6]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_116[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_2709_lcssa758_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_p_0_0_0_0_0_2714_i_out_o[7]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_116[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_1_0_0_0695717_i_fu_134[0]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_120[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_1_0_0_0695717_i_fu_134[1]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_120[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_1_0_0_0695717_i_fu_134[2]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_120[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_1_0_0_0695717_i_fu_134[3]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_120[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_1_0_0_0695717_i_fu_134[4]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_120[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_1_0_0_0695717_i_fu_134[5]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_120[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_1_0_0_0695717_i_fu_134[6]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_120[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_1_0_0_0695717_i_fu_134[7]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_120[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96[7]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(cmp36676_i_reg_528),
        .O(p_0_0_0_0_0502692_lcssa738_i_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_1_0_0_0695717_i_fu_134[0]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_96[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_1_0_0_0695717_i_fu_134[1]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_96[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_1_0_0_0695717_i_fu_134[2]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_96[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_1_0_0_0695717_i_fu_134[3]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_96[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_1_0_0_0695717_i_fu_134[4]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_96[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_1_0_0_0695717_i_fu_134[5]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_96[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_1_0_0_0695717_i_fu_134[6]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_96[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_1_0_0_0695717_i_fu_134[7]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_96[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_2_0_0_0699721_i_fu_138[0]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_124[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_2_0_0_0699721_i_fu_138[1]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_124[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_2_0_0_0699721_i_fu_138[2]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_124[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_2_0_0_0699721_i_fu_138[3]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_124[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_2_0_0_0699721_i_fu_138[4]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_124[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_2_0_0_0699721_i_fu_138[5]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_124[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_2_0_0_0699721_i_fu_138[6]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_124[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_2_0_0_0699721_i_fu_138[7]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_124[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_2_0_0_0699721_i_fu_138[0]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_100[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_2_0_0_0699721_i_fu_138[1]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_100[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_2_0_0_0699721_i_fu_138[2]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_100[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_2_0_0_0699721_i_fu_138[3]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_100[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_2_0_0_0699721_i_fu_138[4]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_100[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_2_0_0_0699721_i_fu_138[5]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_100[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_2_0_0_0699721_i_fu_138[6]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_100[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_92),
        .D(p_0_2_0_0_0699721_i_fu_138[7]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_100[7]),
        .R(1'b0));
  FDRE \pixbuf_y_11_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_4_reg_900[0]),
        .Q(pixbuf_y_11_fu_132[0]),
        .R(1'b0));
  FDRE \pixbuf_y_11_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_4_reg_900[1]),
        .Q(pixbuf_y_11_fu_132[1]),
        .R(1'b0));
  FDRE \pixbuf_y_11_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_4_reg_900[2]),
        .Q(pixbuf_y_11_fu_132[2]),
        .R(1'b0));
  FDRE \pixbuf_y_11_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_4_reg_900[3]),
        .Q(pixbuf_y_11_fu_132[3]),
        .R(1'b0));
  FDRE \pixbuf_y_11_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_4_reg_900[4]),
        .Q(pixbuf_y_11_fu_132[4]),
        .R(1'b0));
  FDRE \pixbuf_y_11_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_4_reg_900[5]),
        .Q(pixbuf_y_11_fu_132[5]),
        .R(1'b0));
  FDRE \pixbuf_y_11_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_4_reg_900[6]),
        .Q(pixbuf_y_11_fu_132[6]),
        .R(1'b0));
  FDRE \pixbuf_y_11_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_4_reg_900[7]),
        .Q(pixbuf_y_11_fu_132[7]),
        .R(1'b0));
  FDRE \pixbuf_y_11_load_reg_543_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_11_fu_132[0]),
        .Q(pixbuf_y_11_load_reg_543[0]),
        .R(1'b0));
  FDRE \pixbuf_y_11_load_reg_543_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_11_fu_132[1]),
        .Q(pixbuf_y_11_load_reg_543[1]),
        .R(1'b0));
  FDRE \pixbuf_y_11_load_reg_543_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_11_fu_132[2]),
        .Q(pixbuf_y_11_load_reg_543[2]),
        .R(1'b0));
  FDRE \pixbuf_y_11_load_reg_543_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_11_fu_132[3]),
        .Q(pixbuf_y_11_load_reg_543[3]),
        .R(1'b0));
  FDRE \pixbuf_y_11_load_reg_543_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_11_fu_132[4]),
        .Q(pixbuf_y_11_load_reg_543[4]),
        .R(1'b0));
  FDRE \pixbuf_y_11_load_reg_543_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_11_fu_132[5]),
        .Q(pixbuf_y_11_load_reg_543[5]),
        .R(1'b0));
  FDRE \pixbuf_y_11_load_reg_543_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_11_fu_132[6]),
        .Q(pixbuf_y_11_load_reg_543[6]),
        .R(1'b0));
  FDRE \pixbuf_y_11_load_reg_543_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_11_fu_132[7]),
        .Q(pixbuf_y_11_load_reg_543[7]),
        .R(1'b0));
  FDRE \pixbuf_y_12_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_5_reg_906[0]),
        .Q(pixbuf_y_12_fu_136[0]),
        .R(1'b0));
  FDRE \pixbuf_y_12_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_5_reg_906[1]),
        .Q(pixbuf_y_12_fu_136[1]),
        .R(1'b0));
  FDRE \pixbuf_y_12_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_5_reg_906[2]),
        .Q(pixbuf_y_12_fu_136[2]),
        .R(1'b0));
  FDRE \pixbuf_y_12_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_5_reg_906[3]),
        .Q(pixbuf_y_12_fu_136[3]),
        .R(1'b0));
  FDRE \pixbuf_y_12_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_5_reg_906[4]),
        .Q(pixbuf_y_12_fu_136[4]),
        .R(1'b0));
  FDRE \pixbuf_y_12_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_5_reg_906[5]),
        .Q(pixbuf_y_12_fu_136[5]),
        .R(1'b0));
  FDRE \pixbuf_y_12_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_5_reg_906[6]),
        .Q(pixbuf_y_12_fu_136[6]),
        .R(1'b0));
  FDRE \pixbuf_y_12_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_5_reg_906[7]),
        .Q(pixbuf_y_12_fu_136[7]),
        .R(1'b0));
  FDRE \pixbuf_y_12_load_reg_548_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_12_fu_136[0]),
        .Q(pixbuf_y_12_load_reg_548[0]),
        .R(1'b0));
  FDRE \pixbuf_y_12_load_reg_548_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_12_fu_136[1]),
        .Q(pixbuf_y_12_load_reg_548[1]),
        .R(1'b0));
  FDRE \pixbuf_y_12_load_reg_548_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_12_fu_136[2]),
        .Q(pixbuf_y_12_load_reg_548[2]),
        .R(1'b0));
  FDRE \pixbuf_y_12_load_reg_548_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_12_fu_136[3]),
        .Q(pixbuf_y_12_load_reg_548[3]),
        .R(1'b0));
  FDRE \pixbuf_y_12_load_reg_548_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_12_fu_136[4]),
        .Q(pixbuf_y_12_load_reg_548[4]),
        .R(1'b0));
  FDRE \pixbuf_y_12_load_reg_548_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_12_fu_136[5]),
        .Q(pixbuf_y_12_load_reg_548[5]),
        .R(1'b0));
  FDRE \pixbuf_y_12_load_reg_548_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_12_fu_136[6]),
        .Q(pixbuf_y_12_load_reg_548[6]),
        .R(1'b0));
  FDRE \pixbuf_y_12_load_reg_548_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_12_fu_136[7]),
        .Q(pixbuf_y_12_load_reg_548[7]),
        .R(1'b0));
  FDRE \pixbuf_y_13_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_6_reg_911[0]),
        .Q(pixbuf_y_13_fu_140[0]),
        .R(1'b0));
  FDRE \pixbuf_y_13_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_6_reg_911[1]),
        .Q(pixbuf_y_13_fu_140[1]),
        .R(1'b0));
  FDRE \pixbuf_y_13_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_6_reg_911[2]),
        .Q(pixbuf_y_13_fu_140[2]),
        .R(1'b0));
  FDRE \pixbuf_y_13_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_6_reg_911[3]),
        .Q(pixbuf_y_13_fu_140[3]),
        .R(1'b0));
  FDRE \pixbuf_y_13_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_6_reg_911[4]),
        .Q(pixbuf_y_13_fu_140[4]),
        .R(1'b0));
  FDRE \pixbuf_y_13_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_6_reg_911[5]),
        .Q(pixbuf_y_13_fu_140[5]),
        .R(1'b0));
  FDRE \pixbuf_y_13_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_6_reg_911[6]),
        .Q(pixbuf_y_13_fu_140[6]),
        .R(1'b0));
  FDRE \pixbuf_y_13_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_13_fu_1400),
        .D(pixbuf_y_6_reg_911[7]),
        .Q(pixbuf_y_13_fu_140[7]),
        .R(1'b0));
  FDRE \pixbuf_y_13_load_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_13_fu_140[0]),
        .Q(pixbuf_y_13_load_reg_553[0]),
        .R(1'b0));
  FDRE \pixbuf_y_13_load_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_13_fu_140[1]),
        .Q(pixbuf_y_13_load_reg_553[1]),
        .R(1'b0));
  FDRE \pixbuf_y_13_load_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_13_fu_140[2]),
        .Q(pixbuf_y_13_load_reg_553[2]),
        .R(1'b0));
  FDRE \pixbuf_y_13_load_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_13_fu_140[3]),
        .Q(pixbuf_y_13_load_reg_553[3]),
        .R(1'b0));
  FDRE \pixbuf_y_13_load_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_13_fu_140[4]),
        .Q(pixbuf_y_13_load_reg_553[4]),
        .R(1'b0));
  FDRE \pixbuf_y_13_load_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_13_fu_140[5]),
        .Q(pixbuf_y_13_load_reg_553[5]),
        .R(1'b0));
  FDRE \pixbuf_y_13_load_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_13_fu_140[6]),
        .Q(pixbuf_y_13_load_reg_553[6]),
        .R(1'b0));
  FDRE \pixbuf_y_13_load_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_13_fu_140[7]),
        .Q(pixbuf_y_13_load_reg_553[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_14_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_7_reg_917[0]),
        .Q(pixbuf_y_14_fu_144[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_14_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_7_reg_917[1]),
        .Q(pixbuf_y_14_fu_144[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_14_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_7_reg_917[2]),
        .Q(pixbuf_y_14_fu_144[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_14_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_7_reg_917[3]),
        .Q(pixbuf_y_14_fu_144[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_14_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_7_reg_917[4]),
        .Q(pixbuf_y_14_fu_144[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_14_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_7_reg_917[5]),
        .Q(pixbuf_y_14_fu_144[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_14_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_7_reg_917[6]),
        .Q(pixbuf_y_14_fu_144[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_14_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_7_reg_917[7]),
        .Q(pixbuf_y_14_fu_144[7]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1280),
        .D(pixbuf_y_4_reg_900[0]),
        .Q(pixbuf_y_fu_128[0]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1280),
        .D(pixbuf_y_4_reg_900[1]),
        .Q(pixbuf_y_fu_128[1]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1280),
        .D(pixbuf_y_4_reg_900[2]),
        .Q(pixbuf_y_fu_128[2]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1280),
        .D(pixbuf_y_4_reg_900[3]),
        .Q(pixbuf_y_fu_128[3]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1280),
        .D(pixbuf_y_4_reg_900[4]),
        .Q(pixbuf_y_fu_128[4]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1280),
        .D(pixbuf_y_4_reg_900[5]),
        .Q(pixbuf_y_fu_128[5]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1280),
        .D(pixbuf_y_4_reg_900[6]),
        .Q(pixbuf_y_fu_128[6]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1280),
        .D(pixbuf_y_4_reg_900[7]),
        .Q(pixbuf_y_fu_128[7]),
        .R(1'b0));
  FDRE \select_ln765_reg_523_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln765_reg_523_reg[1]_1 ),
        .Q(\select_ln765_reg_523_reg[1]_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_72[0]_i_1__0 
       (.I0(y_fu_72_reg[0]),
        .O(y_4_fu_283_p2[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_72[10]_i_1__0 
       (.I0(y_fu_72_reg[9]),
        .I1(y_fu_72_reg[6]),
        .I2(\y_fu_72[10]_i_2__0_n_5 ),
        .I3(y_fu_72_reg[7]),
        .I4(y_fu_72_reg[8]),
        .I5(y_fu_72_reg[10]),
        .O(y_4_fu_283_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_72[10]_i_2__0 
       (.I0(y_fu_72_reg[5]),
        .I1(y_fu_72_reg[2]),
        .I2(y_fu_72_reg[1]),
        .I3(y_fu_72_reg[0]),
        .I4(y_fu_72_reg[3]),
        .I5(y_fu_72_reg[4]),
        .O(\y_fu_72[10]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_72[1]_i_1__0 
       (.I0(y_fu_72_reg[0]),
        .I1(y_fu_72_reg[1]),
        .O(y_4_fu_283_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_72[2]_i_1__0 
       (.I0(y_fu_72_reg[0]),
        .I1(y_fu_72_reg[1]),
        .I2(y_fu_72_reg[2]),
        .O(y_4_fu_283_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_72[3]_i_1__0 
       (.I0(y_fu_72_reg[2]),
        .I1(y_fu_72_reg[1]),
        .I2(y_fu_72_reg[0]),
        .I3(y_fu_72_reg[3]),
        .O(y_4_fu_283_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_72[4]_i_1__0 
       (.I0(y_fu_72_reg[3]),
        .I1(y_fu_72_reg[0]),
        .I2(y_fu_72_reg[1]),
        .I3(y_fu_72_reg[2]),
        .I4(y_fu_72_reg[4]),
        .O(y_4_fu_283_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_72[5]_i_1__0 
       (.I0(y_fu_72_reg[2]),
        .I1(y_fu_72_reg[1]),
        .I2(y_fu_72_reg[0]),
        .I3(y_fu_72_reg[3]),
        .I4(y_fu_72_reg[4]),
        .I5(y_fu_72_reg[5]),
        .O(y_4_fu_283_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \y_fu_72[6]_i_1__0 
       (.I0(\y_fu_72[10]_i_2__0_n_5 ),
        .I1(y_fu_72_reg[6]),
        .O(y_4_fu_283_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \y_fu_72[7]_i_1__0 
       (.I0(\y_fu_72[10]_i_2__0_n_5 ),
        .I1(y_fu_72_reg[6]),
        .I2(y_fu_72_reg[7]),
        .O(y_4_fu_283_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_72[8]_i_1__0 
       (.I0(y_fu_72_reg[6]),
        .I1(\y_fu_72[10]_i_2__0_n_5 ),
        .I2(y_fu_72_reg[7]),
        .I3(y_fu_72_reg[8]),
        .O(y_4_fu_283_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_72[9]_i_1__0 
       (.I0(y_fu_72_reg[8]),
        .I1(y_fu_72_reg[7]),
        .I2(\y_fu_72[10]_i_2__0_n_5 ),
        .I3(y_fu_72_reg[6]),
        .I4(y_fu_72_reg[9]),
        .O(y_4_fu_283_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[0]),
        .Q(y_fu_72_reg[0]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[10]),
        .Q(y_fu_72_reg[10]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[1]),
        .Q(y_fu_72_reg[1]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[2]),
        .Q(y_fu_72_reg[2]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[3]),
        .Q(y_fu_72_reg[3]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[4]),
        .Q(y_fu_72_reg[4]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[5]),
        .Q(y_fu_72_reg[5]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[6]),
        .Q(y_fu_72_reg[6]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[7]),
        .Q(y_fu_72_reg[7]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[8]),
        .Q(y_fu_72_reg[8]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_283_p2[9]),
        .Q(y_fu_72_reg[9]),
        .R(v_hcresampler_core_U0_HwReg_height_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_hcresampler_core_1
   (v_hcresampler_core_1_U0_HwReg_width_c4_write,
    E,
    Q,
    \loopHeight_reg_423_reg[9]_0 ,
    in,
    p_6_in,
    p_6_in_0,
    p_6_in_1,
    \addr_reg[1] ,
    ap_rst_n_0,
    p_9_in,
    ap_rst_n_1,
    \addr_reg[0] ,
    p_6_in_2,
    push,
    full_n_reg,
    \select_ln765_reg_433_reg[2]_0 ,
    ap_clk,
    CO,
    ap_rst_n_inv,
    ap_rst_n,
    stream_in_empty_n,
    stream_in_hresampled_full_n,
    if_dout,
    out,
    \ap_CS_fsm_reg[0]_0 ,
    HwReg_width_c4_full_n,
    HwReg_height_c9_empty_n,
    v_hcresampler_core_1_U0_ap_start,
    HwReg_height_c8_full_n,
    HwReg_width_c5_empty_n,
    Block_entry_split_proc_U0_ap_done,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    bPassThru_422_or_420_In_loc_channel_full_n,
    full_n_reg_0,
    \addr_reg[1]_0 ,
    stream_in_hresampled_empty_n,
    \addr_reg[1]_1 ,
    \addr_reg[0]_0 ,
    D,
    \HwReg_width_read_reg_428_reg[10]_0 ,
    \loopHeight_reg_423_reg[10]_0 );
  output v_hcresampler_core_1_U0_HwReg_width_c4_write;
  output [0:0]E;
  output [1:0]Q;
  output [0:0]\loopHeight_reg_423_reg[9]_0 ;
  output [23:0]in;
  output p_6_in;
  output p_6_in_0;
  output p_6_in_1;
  output \addr_reg[1] ;
  output ap_rst_n_0;
  output p_9_in;
  output ap_rst_n_1;
  output \addr_reg[0] ;
  output p_6_in_2;
  output push;
  output full_n_reg;
  input \select_ln765_reg_433_reg[2]_0 ;
  input ap_clk;
  input [0:0]CO;
  input ap_rst_n_inv;
  input ap_rst_n;
  input stream_in_empty_n;
  input stream_in_hresampled_full_n;
  input [0:0]if_dout;
  input [23:0]out;
  input \ap_CS_fsm_reg[0]_0 ;
  input HwReg_width_c4_full_n;
  input HwReg_height_c9_empty_n;
  input v_hcresampler_core_1_U0_ap_start;
  input HwReg_height_c8_full_n;
  input HwReg_width_c5_empty_n;
  input Block_entry_split_proc_U0_ap_done;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input [0:0]full_n_reg_0;
  input [1:0]\addr_reg[1]_0 ;
  input stream_in_hresampled_empty_n;
  input \addr_reg[1]_1 ;
  input \addr_reg[0]_0 ;
  input [11:0]D;
  input [10:0]\HwReg_width_read_reg_428_reg[10]_0 ;
  input [10:0]\loopHeight_reg_423_reg[10]_0 ;

  wire Block_entry_split_proc_U0_ap_done;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c8_full_n;
  wire HwReg_height_c9_empty_n;
  wire HwReg_width_c4_full_n;
  wire HwReg_width_c5_empty_n;
  wire [10:0]HwReg_width_read_reg_428;
  wire [10:0]\HwReg_width_read_reg_428_reg[10]_0 ;
  wire [1:0]Q;
  wire [11:0]add_ln767_reg_443;
  wire \addr_reg[0] ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[1] ;
  wire [1:0]\addr_reg[1]_0 ;
  wire \addr_reg[1]_1 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_8 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire cmp36676_i_reg_438;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_n_99;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o;
  wire [0:0]if_dout;
  wire [23:0]in;
  wire [7:0]inpix_0_0_0_0_0_load686_lcssa729_i_fu_76;
  wire [7:0]inpix_0_1_0_0_0_load688_lcssa732_i_fu_80;
  wire [7:0]inpix_0_2_0_0_0_load690_lcssa735_i_fu_84;
  wire [10:0]loopHeight_reg_423;
  wire [10:0]\loopHeight_reg_423_reg[10]_0 ;
  wire [0:0]\loopHeight_reg_423_reg[9]_0 ;
  wire [23:0]out;
  wire [7:0]p_0_0_0_0_0494_1701_lcssa747_i_fu_100;
  wire p_0_0_0_0_0494_1701_lcssa747_i_fu_1000;
  wire [7:0]p_0_0_0_0_0494_2709_lcssa758_i_fu_108;
  wire p_0_0_0_0_0502692_lcssa738_i_fu_88;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[0] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[1] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[2] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[3] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[4] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[5] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[6] ;
  wire \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[7] ;
  wire [7:0]p_0_0_0_0_0_1704_lcssa753_i_fu_104;
  wire [7:0]p_0_0_0_0_0_2712_lcssa761_i_fu_112;
  wire [7:0]p_0_1_0_0_0695715_lcssa764_i_fu_116;
  wire [7:0]p_0_1_0_0_0695_lcssa741_i_fu_92;
  wire [7:0]p_0_2_0_0_0699719_lcssa767_i_fu_120;
  wire [7:0]p_0_2_0_0_0699_lcssa744_i_fu_96;
  wire p_6_in;
  wire p_6_in_0;
  wire p_6_in_1;
  wire p_6_in_2;
  wire p_9_in;
  wire [7:0]pixbuf_y_10_reg_803;
  wire [7:0]pixbuf_y_11_reg_808;
  wire [7:0]pixbuf_y_12_reg_813;
  wire [7:0]pixbuf_y_1_fu_128;
  wire pixbuf_y_1_fu_1280;
  wire [7:0]pixbuf_y_1_load_reg_451;
  wire [7:0]pixbuf_y_2_fu_132;
  wire [7:0]pixbuf_y_2_load_reg_456;
  wire [7:0]pixbuf_y_3_fu_136;
  wire [7:0]pixbuf_y_3_load_reg_461;
  wire [7:0]pixbuf_y_4_fu_140;
  wire [7:0]pixbuf_y_9_reg_797;
  wire [7:0]pixbuf_y_fu_124;
  wire pixbuf_y_fu_1240;
  wire push;
  wire [2:2]select_ln765_reg_433;
  wire \select_ln765_reg_433_reg[2]_0 ;
  wire stream_in_empty_n;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;
  wire v_hcresampler_core_1_U0_HwReg_width_c4_write;
  wire v_hcresampler_core_1_U0_ap_start;
  wire [10:0]y_2_fu_268_p2;
  wire \y_fu_72[10]_i_2_n_5 ;
  wire [10:0]y_fu_72_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;

  FDRE \HwReg_width_read_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [0]),
        .Q(HwReg_width_read_reg_428[0]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [10]),
        .Q(HwReg_width_read_reg_428[10]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [1]),
        .Q(HwReg_width_read_reg_428[1]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [2]),
        .Q(HwReg_width_read_reg_428[2]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [3]),
        .Q(HwReg_width_read_reg_428[3]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [4]),
        .Q(HwReg_width_read_reg_428[4]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [5]),
        .Q(HwReg_width_read_reg_428[5]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [6]),
        .Q(HwReg_width_read_reg_428[6]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [7]),
        .Q(HwReg_width_read_reg_428[7]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [8]),
        .Q(HwReg_width_read_reg_428[8]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_428_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\HwReg_width_read_reg_428_reg[10]_0 [9]),
        .Q(HwReg_width_read_reg_428[9]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[0]),
        .Q(add_ln767_reg_443[0]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[10]),
        .Q(add_ln767_reg_443[10]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[11]),
        .Q(add_ln767_reg_443[11]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[1]),
        .Q(add_ln767_reg_443[1]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[2]),
        .Q(add_ln767_reg_443[2]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[3]),
        .Q(add_ln767_reg_443[3]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[4]),
        .Q(add_ln767_reg_443[4]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[5]),
        .Q(add_ln767_reg_443[5]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[6]),
        .Q(add_ln767_reg_443[6]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[7]),
        .Q(add_ln767_reg_443[7]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[8]),
        .Q(add_ln767_reg_443[8]),
        .R(1'b0));
  FDRE \add_ln767_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(D[9]),
        .Q(add_ln767_reg_443[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(\loopHeight_reg_423_reg[9]_0 ),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(\loopHeight_reg_423_reg[9]_0 ),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(loopHeight_reg_423[9]),
        .I1(y_fu_72_reg[9]),
        .I2(loopHeight_reg_423[10]),
        .I3(y_fu_72_reg[10]),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(y_fu_72_reg[6]),
        .I1(loopHeight_reg_423[6]),
        .I2(loopHeight_reg_423[7]),
        .I3(y_fu_72_reg[7]),
        .I4(y_fu_72_reg[8]),
        .I5(loopHeight_reg_423[8]),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(y_fu_72_reg[3]),
        .I1(loopHeight_reg_423[3]),
        .I2(loopHeight_reg_423[4]),
        .I3(y_fu_72_reg[4]),
        .I4(y_fu_72_reg[5]),
        .I5(loopHeight_reg_423[5]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(y_fu_72_reg[0]),
        .I1(loopHeight_reg_423[0]),
        .I2(loopHeight_reg_423[1]),
        .I3(y_fu_72_reg[1]),
        .I4(y_fu_72_reg[2]),
        .I5(loopHeight_reg_423[2]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\loopHeight_reg_423_reg[9]_0 ,\ap_CS_fsm_reg[2]_i_2_n_6 ,\ap_CS_fsm_reg[2]_i_2_n_7 ,\ap_CS_fsm_reg[2]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3_n_5 ,\ap_CS_fsm[2]_i_4_n_5 ,\ap_CS_fsm[2]_i_5_n_5 ,\ap_CS_fsm[2]_i_6_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE \cmp36676_i_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(CO),
        .Q(cmp36676_i_reg_438),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__2
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I1(HwReg_width_c5_empty_n),
        .I2(full_n_reg_0),
        .O(p_6_in_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__3
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .I1(HwReg_height_c9_empty_n),
        .I2(full_n_reg_0),
        .O(p_6_in_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2 grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182
       (.D(ap_NS_fsm[4:3]),
        .E(pixbuf_y_fu_1240),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\addr_reg[0] (\addr_reg[0] ),
        .\addr_reg[0]_0 (\addr_reg[0]_0 ),
        .\addr_reg[1] (\addr_reg[1] ),
        .\addr_reg[1]_0 (\addr_reg[1]_0 ),
        .\addr_reg[1]_1 (\addr_reg[1]_1 ),
        .\ap_CS_fsm_reg[3] (p_9_in),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg(full_n_reg),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_n_99),
        .\icmp_ln769_reg_753_pp0_iter1_reg_reg[0]_0 (p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .\icmp_ln769_reg_753_pp0_iter2_reg_reg[0]_0 (pixbuf_y_1_fu_1280),
        .\icmp_ln769_reg_753_reg[0]_0 (E),
        .\icmp_ln769_reg_753_reg[0]_1 (add_ln767_reg_443),
        .\icmp_ln777_reg_763_reg[0]_0 (HwReg_width_read_reg_428),
        .if_dout(if_dout),
        .in(in),
        .mul_ln196_1_reg_794_reg(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84),
        .mul_ln196_2_reg_800_reg(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76),
        .out(out[15:0]),
        .\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o),
        .\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 (p_0_0_0_0_0494_1701_lcssa747_i_fu_100),
        .\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 (p_0_0_0_0_0494_2709_lcssa758_i_fu_108),
        .\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 (p_0_1_0_0_0695_lcssa741_i_fu_92),
        .\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o),
        .\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 (p_0_1_0_0_0695715_lcssa764_i_fu_116),
        .\p_0_0_0_0_0502691_i_fu_122_reg[7]_0 ({\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[7] ,\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[6] ,\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[5] ,\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[4] ,\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[3] ,\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[2] ,\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[1] ,\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[0] }),
        .\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o),
        .\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 (p_0_0_0_0_0_1704_lcssa753_i_fu_104),
        .\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 (p_0_0_0_0_0_2712_lcssa761_i_fu_112),
        .\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 (p_0_2_0_0_0699_lcssa744_i_fu_96),
        .\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o),
        .\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 (p_0_2_0_0_0699719_lcssa767_i_fu_120),
        .\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o),
        .\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o),
        .\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o),
        .\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o),
        .p_6_in_2(p_6_in_2),
        .p_reg_reg(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80),
        .\pixbuf_y_10_reg_803_reg[7]_0 (pixbuf_y_10_reg_803),
        .\pixbuf_y_11_reg_808_reg[7]_0 (pixbuf_y_11_reg_808),
        .\pixbuf_y_12_reg_813_reg[7]_0 (pixbuf_y_12_reg_813),
        .\pixbuf_y_5_out_load_reg_850_reg[7]_0 (pixbuf_y_fu_124),
        .\pixbuf_y_6_fu_126_reg[7]_0 (pixbuf_y_1_load_reg_451),
        .\pixbuf_y_7_fu_130_reg[7]_0 (pixbuf_y_2_load_reg_456),
        .\pixbuf_y_8_fu_138_reg[7]_0 (pixbuf_y_4_fu_140),
        .\pixbuf_y_9_reg_797_reg[7]_0 (pixbuf_y_9_reg_797),
        .\pixbuf_y_fu_134_reg[7]_0 (pixbuf_y_3_load_reg_461),
        .push(push),
        .select_ln765_reg_433(select_ln765_reg_433),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_n_99),
        .Q(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76[0]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76[1]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76[2]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76[3]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76[4]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76[5]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76[6]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load686_lcssa729_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(inpix_0_0_0_0_0_load686_lcssa729_i_fu_76[7]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80[0]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80[1]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80[2]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80[3]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80[4]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80[5]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80[6]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load688_lcssa732_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(inpix_0_1_0_0_0_load688_lcssa732_i_fu_80[7]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84[0]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84[1]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84[2]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84[3]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84[4]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84[5]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84[6]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load690_lcssa735_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(inpix_0_2_0_0_0_load690_lcssa735_i_fu_84[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [0]),
        .Q(loopHeight_reg_423[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [10]),
        .Q(loopHeight_reg_423[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [1]),
        .Q(loopHeight_reg_423[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [2]),
        .Q(loopHeight_reg_423[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [3]),
        .Q(loopHeight_reg_423[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [4]),
        .Q(loopHeight_reg_423[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [5]),
        .Q(loopHeight_reg_423[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [6]),
        .Q(loopHeight_reg_423[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [7]),
        .Q(loopHeight_reg_423[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [8]),
        .Q(loopHeight_reg_423[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_423_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\loopHeight_reg_423_reg[10]_0 [9]),
        .Q(loopHeight_reg_423[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    \mOutPtr[2]_i_3 
       (.I0(\loopHeight_reg_423_reg[9]_0 ),
        .I1(Q[1]),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(Block_entry_split_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I5(bPassThru_422_or_420_In_loc_channel_full_n),
        .O(p_6_in));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o[0]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o[1]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o[2]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o[3]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o[4]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o[5]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o[6]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_1703_i_out_o[7]),
        .Q(p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o[0]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o[1]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o[2]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o[3]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o[4]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o[5]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o[6]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0494_2711_i_out_o[7]),
        .Q(p_0_0_0_0_0494_2709_lcssa758_i_fu_108[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88[7]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(cmp36676_i_reg_438),
        .O(p_0_0_0_0_0502692_lcssa738_i_fu_88));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_88),
        .D(pixbuf_y_12_reg_813[0]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_88),
        .D(pixbuf_y_12_reg_813[1]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_88),
        .D(pixbuf_y_12_reg_813[2]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_88),
        .D(pixbuf_y_12_reg_813[3]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_88),
        .D(pixbuf_y_12_reg_813[4]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_88),
        .D(pixbuf_y_12_reg_813[5]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_88),
        .D(pixbuf_y_12_reg_813[6]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502692_lcssa738_i_fu_88),
        .D(pixbuf_y_12_reg_813[7]),
        .Q(\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o[0]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o[1]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o[2]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o[3]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o[4]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o[5]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o[6]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_1706_i_out_o[7]),
        .Q(p_0_0_0_0_0_1704_lcssa753_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o[0]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o[1]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o[2]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o[3]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o[4]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o[5]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o[6]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_0_0_0_0_2714_i_out_o[7]),
        .Q(p_0_0_0_0_0_2712_lcssa761_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695715_lcssa764_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o[0]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_116[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695715_lcssa764_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o[1]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_116[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695715_lcssa764_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o[2]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_116[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695715_lcssa764_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o[3]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_116[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695715_lcssa764_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o[4]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_116[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695715_lcssa764_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o[5]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_116[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695715_lcssa764_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o[6]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_116[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695715_lcssa764_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0695717_i_out_o[7]),
        .Q(p_0_1_0_0_0695715_lcssa764_i_fu_116[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o[0]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_92[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o[1]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_92[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o[2]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_92[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o[3]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_92[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o[4]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_92[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o[5]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_92[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o[6]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_92[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_1_0_0_0694_i_out_o[7]),
        .Q(p_0_1_0_0_0695_lcssa741_i_fu_92[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699719_lcssa767_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o[0]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_120[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699719_lcssa767_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o[1]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_120[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699719_lcssa767_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o[2]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_120[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699719_lcssa767_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o[3]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_120[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699719_lcssa767_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o[4]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_120[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699719_lcssa767_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o[5]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_120[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699719_lcssa767_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o[6]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_120[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699719_lcssa767_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0494_1701_lcssa747_i_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0699721_i_out_o[7]),
        .Q(p_0_2_0_0_0699719_lcssa767_i_fu_120[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o[0]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_96[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o[1]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_96[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o[2]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_96[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o[3]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_96[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o[4]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_96[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o[5]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_96[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o[6]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_96[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_p_0_2_0_0_0698_i_out_o[7]),
        .Q(p_0_2_0_0_0699_lcssa744_i_fu_96[7]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_9_reg_797[0]),
        .Q(pixbuf_y_1_fu_128[0]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_9_reg_797[1]),
        .Q(pixbuf_y_1_fu_128[1]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_9_reg_797[2]),
        .Q(pixbuf_y_1_fu_128[2]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_9_reg_797[3]),
        .Q(pixbuf_y_1_fu_128[3]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_9_reg_797[4]),
        .Q(pixbuf_y_1_fu_128[4]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_9_reg_797[5]),
        .Q(pixbuf_y_1_fu_128[5]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_9_reg_797[6]),
        .Q(pixbuf_y_1_fu_128[6]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_9_reg_797[7]),
        .Q(pixbuf_y_1_fu_128[7]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_1_fu_128[0]),
        .Q(pixbuf_y_1_load_reg_451[0]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_1_fu_128[1]),
        .Q(pixbuf_y_1_load_reg_451[1]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_451_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_1_fu_128[2]),
        .Q(pixbuf_y_1_load_reg_451[2]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_451_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_1_fu_128[3]),
        .Q(pixbuf_y_1_load_reg_451[3]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_451_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_1_fu_128[4]),
        .Q(pixbuf_y_1_load_reg_451[4]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_451_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_1_fu_128[5]),
        .Q(pixbuf_y_1_load_reg_451[5]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_451_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_1_fu_128[6]),
        .Q(pixbuf_y_1_load_reg_451[6]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_451_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_1_fu_128[7]),
        .Q(pixbuf_y_1_load_reg_451[7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_10_reg_803[0]),
        .Q(pixbuf_y_2_fu_132[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_10_reg_803[1]),
        .Q(pixbuf_y_2_fu_132[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_10_reg_803[2]),
        .Q(pixbuf_y_2_fu_132[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_10_reg_803[3]),
        .Q(pixbuf_y_2_fu_132[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_10_reg_803[4]),
        .Q(pixbuf_y_2_fu_132[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_10_reg_803[5]),
        .Q(pixbuf_y_2_fu_132[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_10_reg_803[6]),
        .Q(pixbuf_y_2_fu_132[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_10_reg_803[7]),
        .Q(pixbuf_y_2_fu_132[7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_2_fu_132[0]),
        .Q(pixbuf_y_2_load_reg_456[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_456_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_2_fu_132[1]),
        .Q(pixbuf_y_2_load_reg_456[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_456_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_2_fu_132[2]),
        .Q(pixbuf_y_2_load_reg_456[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_456_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_2_fu_132[3]),
        .Q(pixbuf_y_2_load_reg_456[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_456_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_2_fu_132[4]),
        .Q(pixbuf_y_2_load_reg_456[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_456_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_2_fu_132[5]),
        .Q(pixbuf_y_2_load_reg_456[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_456_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_2_fu_132[6]),
        .Q(pixbuf_y_2_load_reg_456[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_456_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_2_fu_132[7]),
        .Q(pixbuf_y_2_load_reg_456[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_11_reg_808[0]),
        .Q(pixbuf_y_3_fu_136[0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_11_reg_808[1]),
        .Q(pixbuf_y_3_fu_136[1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_11_reg_808[2]),
        .Q(pixbuf_y_3_fu_136[2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_11_reg_808[3]),
        .Q(pixbuf_y_3_fu_136[3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_11_reg_808[4]),
        .Q(pixbuf_y_3_fu_136[4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_11_reg_808[5]),
        .Q(pixbuf_y_3_fu_136[5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_11_reg_808[6]),
        .Q(pixbuf_y_3_fu_136[6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1280),
        .D(pixbuf_y_11_reg_808[7]),
        .Q(pixbuf_y_3_fu_136[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_461_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_3_fu_136[0]),
        .Q(pixbuf_y_3_load_reg_461[0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_461_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_3_fu_136[1]),
        .Q(pixbuf_y_3_load_reg_461[1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_461_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_3_fu_136[2]),
        .Q(pixbuf_y_3_load_reg_461[2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_461_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_3_fu_136[3]),
        .Q(pixbuf_y_3_load_reg_461[3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_461_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_3_fu_136[4]),
        .Q(pixbuf_y_3_load_reg_461[4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_461_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_3_fu_136[5]),
        .Q(pixbuf_y_3_load_reg_461[5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_461_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_3_fu_136[6]),
        .Q(pixbuf_y_3_load_reg_461[6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_461_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(pixbuf_y_3_fu_136[7]),
        .Q(pixbuf_y_3_load_reg_461[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_12_reg_813[0]),
        .Q(pixbuf_y_4_fu_140[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_12_reg_813[1]),
        .Q(pixbuf_y_4_fu_140[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_12_reg_813[2]),
        .Q(pixbuf_y_4_fu_140[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_12_reg_813[3]),
        .Q(pixbuf_y_4_fu_140[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_12_reg_813[4]),
        .Q(pixbuf_y_4_fu_140[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_12_reg_813[5]),
        .Q(pixbuf_y_4_fu_140[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_12_reg_813[6]),
        .Q(pixbuf_y_4_fu_140[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_12_reg_813[7]),
        .Q(pixbuf_y_4_fu_140[7]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_9_reg_797[0]),
        .Q(pixbuf_y_fu_124[0]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_9_reg_797[1]),
        .Q(pixbuf_y_fu_124[1]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_9_reg_797[2]),
        .Q(pixbuf_y_fu_124[2]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_9_reg_797[3]),
        .Q(pixbuf_y_fu_124[3]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_9_reg_797[4]),
        .Q(pixbuf_y_fu_124[4]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_9_reg_797[5]),
        .Q(pixbuf_y_fu_124[5]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_9_reg_797[6]),
        .Q(pixbuf_y_fu_124[6]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_9_reg_797[7]),
        .Q(pixbuf_y_fu_124[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln765_reg_433[2]_i_1 
       (.I0(Q[0]),
        .I1(HwReg_width_c4_full_n),
        .I2(HwReg_height_c9_empty_n),
        .I3(v_hcresampler_core_1_U0_ap_start),
        .I4(HwReg_height_c8_full_n),
        .I5(HwReg_width_c5_empty_n),
        .O(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE \select_ln765_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_HwReg_width_c4_write),
        .D(\select_ln765_reg_433_reg[2]_0 ),
        .Q(select_ln765_reg_433),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_72[0]_i_1 
       (.I0(y_fu_72_reg[0]),
        .O(y_2_fu_268_p2[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_72[10]_i_1 
       (.I0(y_fu_72_reg[9]),
        .I1(y_fu_72_reg[6]),
        .I2(\y_fu_72[10]_i_2_n_5 ),
        .I3(y_fu_72_reg[7]),
        .I4(y_fu_72_reg[8]),
        .I5(y_fu_72_reg[10]),
        .O(y_2_fu_268_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_72[10]_i_2 
       (.I0(y_fu_72_reg[5]),
        .I1(y_fu_72_reg[2]),
        .I2(y_fu_72_reg[1]),
        .I3(y_fu_72_reg[0]),
        .I4(y_fu_72_reg[3]),
        .I5(y_fu_72_reg[4]),
        .O(\y_fu_72[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_72[1]_i_1 
       (.I0(y_fu_72_reg[0]),
        .I1(y_fu_72_reg[1]),
        .O(y_2_fu_268_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_72[2]_i_1 
       (.I0(y_fu_72_reg[0]),
        .I1(y_fu_72_reg[1]),
        .I2(y_fu_72_reg[2]),
        .O(y_2_fu_268_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_72[3]_i_1 
       (.I0(y_fu_72_reg[2]),
        .I1(y_fu_72_reg[1]),
        .I2(y_fu_72_reg[0]),
        .I3(y_fu_72_reg[3]),
        .O(y_2_fu_268_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_72[4]_i_1 
       (.I0(y_fu_72_reg[3]),
        .I1(y_fu_72_reg[0]),
        .I2(y_fu_72_reg[1]),
        .I3(y_fu_72_reg[2]),
        .I4(y_fu_72_reg[4]),
        .O(y_2_fu_268_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_72[5]_i_1 
       (.I0(y_fu_72_reg[2]),
        .I1(y_fu_72_reg[1]),
        .I2(y_fu_72_reg[0]),
        .I3(y_fu_72_reg[3]),
        .I4(y_fu_72_reg[4]),
        .I5(y_fu_72_reg[5]),
        .O(y_2_fu_268_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \y_fu_72[6]_i_1 
       (.I0(\y_fu_72[10]_i_2_n_5 ),
        .I1(y_fu_72_reg[6]),
        .O(y_2_fu_268_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \y_fu_72[7]_i_1 
       (.I0(\y_fu_72[10]_i_2_n_5 ),
        .I1(y_fu_72_reg[6]),
        .I2(y_fu_72_reg[7]),
        .O(y_2_fu_268_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_72[8]_i_1 
       (.I0(y_fu_72_reg[6]),
        .I1(\y_fu_72[10]_i_2_n_5 ),
        .I2(y_fu_72_reg[7]),
        .I3(y_fu_72_reg[8]),
        .O(y_2_fu_268_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_72[9]_i_1 
       (.I0(y_fu_72_reg[8]),
        .I1(y_fu_72_reg[7]),
        .I2(\y_fu_72[10]_i_2_n_5 ),
        .I3(y_fu_72_reg[6]),
        .I4(y_fu_72_reg[9]),
        .O(y_2_fu_268_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[0]),
        .Q(y_fu_72_reg[0]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[10]),
        .Q(y_fu_72_reg[10]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[1]),
        .Q(y_fu_72_reg[1]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[2]),
        .Q(y_fu_72_reg[2]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[3]),
        .Q(y_fu_72_reg[3]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[4]),
        .Q(y_fu_72_reg[4]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[5]),
        .Q(y_fu_72_reg[5]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[6]),
        .Q(y_fu_72_reg[6]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[7]),
        .Q(y_fu_72_reg[7]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[8]),
        .Q(y_fu_72_reg[8]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_268_p2[9]),
        .Q(y_fu_72_reg[9]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c4_write));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2
   (E,
    \icmp_ln769_reg_753_reg[0]_0 ,
    \icmp_ln769_reg_753_pp0_iter1_reg_reg[0]_0 ,
    D,
    \icmp_ln769_reg_753_pp0_iter2_reg_reg[0]_0 ,
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] ,
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] ,
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] ,
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] ,
    in,
    \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] ,
    \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] ,
    \p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 ,
    \p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg,
    \addr_reg[1] ,
    ap_rst_n_0,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_1,
    \addr_reg[0] ,
    p_6_in_2,
    push,
    full_n_reg,
    \pixbuf_y_12_reg_813_reg[7]_0 ,
    \pixbuf_y_11_reg_808_reg[7]_0 ,
    \pixbuf_y_10_reg_803_reg[7]_0 ,
    \pixbuf_y_9_reg_797_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg,
    Q,
    stream_in_empty_n,
    stream_in_hresampled_full_n,
    if_dout,
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 ,
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 ,
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 ,
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 ,
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 ,
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 ,
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 ,
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 ,
    \pixbuf_y_6_fu_126_reg[7]_0 ,
    \pixbuf_y_7_fu_130_reg[7]_0 ,
    \pixbuf_y_fu_134_reg[7]_0 ,
    \pixbuf_y_8_fu_138_reg[7]_0 ,
    \p_0_0_0_0_0502691_i_fu_122_reg[7]_0 ,
    out,
    \icmp_ln769_reg_753_reg[0]_1 ,
    \icmp_ln777_reg_763_reg[0]_0 ,
    mul_ln196_2_reg_800_reg,
    p_reg_reg,
    mul_ln196_1_reg_794_reg,
    \addr_reg[1]_0 ,
    stream_in_hresampled_empty_n,
    \addr_reg[1]_1 ,
    \addr_reg[0]_0 ,
    select_ln765_reg_433,
    \pixbuf_y_5_out_load_reg_850_reg[7]_0 );
  output [0:0]E;
  output [0:0]\icmp_ln769_reg_753_reg[0]_0 ;
  output [0:0]\icmp_ln769_reg_753_pp0_iter1_reg_reg[0]_0 ;
  output [1:0]D;
  output [0:0]\icmp_ln769_reg_753_pp0_iter2_reg_reg[0]_0 ;
  output [7:0]\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] ;
  output [7:0]\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] ;
  output [7:0]\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] ;
  output [7:0]\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] ;
  output [23:0]in;
  output [7:0]\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] ;
  output [7:0]\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] ;
  output [7:0]\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 ;
  output [7:0]\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 ;
  output grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg;
  output \addr_reg[1] ;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[3] ;
  output ap_rst_n_1;
  output \addr_reg[0] ;
  output p_6_in_2;
  output push;
  output full_n_reg;
  output [7:0]\pixbuf_y_12_reg_813_reg[7]_0 ;
  output [7:0]\pixbuf_y_11_reg_808_reg[7]_0 ;
  output [7:0]\pixbuf_y_10_reg_803_reg[7]_0 ;
  output [7:0]\pixbuf_y_9_reg_797_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg;
  input [1:0]Q;
  input stream_in_empty_n;
  input stream_in_hresampled_full_n;
  input [0:0]if_dout;
  input [7:0]\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 ;
  input [7:0]\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 ;
  input [7:0]\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 ;
  input [7:0]\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 ;
  input [7:0]\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 ;
  input [7:0]\pixbuf_y_6_fu_126_reg[7]_0 ;
  input [7:0]\pixbuf_y_7_fu_130_reg[7]_0 ;
  input [7:0]\pixbuf_y_fu_134_reg[7]_0 ;
  input [7:0]\pixbuf_y_8_fu_138_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0502691_i_fu_122_reg[7]_0 ;
  input [15:0]out;
  input [11:0]\icmp_ln769_reg_753_reg[0]_1 ;
  input [10:0]\icmp_ln777_reg_763_reg[0]_0 ;
  input [7:0]mul_ln196_2_reg_800_reg;
  input [7:0]p_reg_reg;
  input [7:0]mul_ln196_1_reg_794_reg;
  input [1:0]\addr_reg[1]_0 ;
  input stream_in_hresampled_empty_n;
  input \addr_reg[1]_1 ;
  input \addr_reg[0]_0 ;
  input [0:0]select_ln765_reg_433;
  input [7:0]\pixbuf_y_5_out_load_reg_850_reg[7]_0 ;

  wire CRpix_reg_783_pp0_iter1_reg;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [8:1]add_ln910_1_fu_647_p2;
  wire \addr_reg[0] ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[1] ;
  wire [1:0]\addr_reg[1]_0 ;
  wire \addr_reg[1]_1 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_5;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_x_3;
  wire cmp150_i_reg_773_pp0_iter1_reg;
  wire \cmp150_i_reg_773_reg_n_5_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire full_n_reg;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_ready;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg;
  wire icmp_ln769_fu_257_p2;
  wire icmp_ln769_fu_257_p2_carry_n_6;
  wire icmp_ln769_fu_257_p2_carry_n_7;
  wire icmp_ln769_fu_257_p2_carry_n_8;
  wire icmp_ln769_reg_753_pp0_iter1_reg;
  wire [0:0]\icmp_ln769_reg_753_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln769_reg_753_pp0_iter2_reg;
  wire [0:0]\icmp_ln769_reg_753_pp0_iter2_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln769_reg_753_reg[0]_0 ;
  wire [11:0]\icmp_ln769_reg_753_reg[0]_1 ;
  wire \icmp_ln769_reg_753_reg_n_5_[0] ;
  wire icmp_ln777_fu_283_p2;
  wire icmp_ln777_fu_283_p2_carry__0_n_8;
  wire icmp_ln777_fu_283_p2_carry_n_5;
  wire icmp_ln777_fu_283_p2_carry_n_6;
  wire icmp_ln777_fu_283_p2_carry_n_7;
  wire icmp_ln777_fu_283_p2_carry_n_8;
  wire icmp_ln777_reg_763;
  wire [10:0]\icmp_ln777_reg_763_reg[0]_0 ;
  wire [0:0]if_dout;
  wire [23:0]in;
  wire [7:0]mul_ln196_1_reg_794_reg;
  wire [7:0]mul_ln196_2_reg_800_reg;
  wire \odd_col_reg_757_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire odd_col_reg_757_pp0_iter3_reg;
  wire \odd_col_reg_757_reg_n_5_[0] ;
  wire [15:0]out;
  wire out_x_fu_273_p2_carry__0_n_5;
  wire out_x_fu_273_p2_carry__0_n_6;
  wire out_x_fu_273_p2_carry__0_n_7;
  wire out_x_fu_273_p2_carry__0_n_8;
  wire out_x_fu_273_p2_carry__1_n_5;
  wire out_x_fu_273_p2_carry__1_n_6;
  wire out_x_fu_273_p2_carry__1_n_7;
  wire out_x_fu_273_p2_carry__1_n_8;
  wire out_x_fu_273_p2_carry__2_n_12;
  wire out_x_fu_273_p2_carry_n_12;
  wire out_x_fu_273_p2_carry_n_5;
  wire out_x_fu_273_p2_carry_n_6;
  wire out_x_fu_273_p2_carry_n_7;
  wire out_x_fu_273_p2_carry_n_8;
  wire \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ;
  wire \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ;
  wire \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ;
  wire [7:0]\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] ;
  wire [7:0]\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 ;
  wire [7:0]\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 ;
  wire [7:0]\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] ;
  wire [7:0]\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 ;
  wire [7:0]p_0_0_0_0_0502691_i_fu_122;
  wire p_0_0_0_0_0502691_i_fu_122_0;
  wire [7:0]\p_0_0_0_0_0502691_i_fu_122_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] ;
  wire [7:0]\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 ;
  wire [7:0]\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 ;
  wire [7:0]\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] ;
  wire [7:0]\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] ;
  wire [7:0]\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] ;
  wire [7:0]\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 ;
  wire [7:0]p_1_in;
  wire p_6_in_2;
  wire [7:0]p_reg_reg;
  wire pixbuf_y_10_reg_8030;
  wire [7:0]\pixbuf_y_10_reg_803_reg[7]_0 ;
  wire [7:0]\pixbuf_y_11_reg_808_reg[7]_0 ;
  wire [7:0]\pixbuf_y_12_reg_813_reg[7]_0 ;
  wire [7:0]pixbuf_y_5_out_load_reg_850;
  wire [7:0]\pixbuf_y_5_out_load_reg_850_reg[7]_0 ;
  wire [7:0]pixbuf_y_6_fu_126;
  wire pixbuf_y_6_fu_126_1;
  wire [7:0]\pixbuf_y_6_fu_126_reg[7]_0 ;
  wire [7:0]pixbuf_y_7_fu_130;
  wire [7:0]\pixbuf_y_7_fu_130_reg[7]_0 ;
  wire [7:0]pixbuf_y_8_fu_138;
  wire [7:0]\pixbuf_y_8_fu_138_reg[7]_0 ;
  wire [7:0]\pixbuf_y_9_reg_797_reg[7]_0 ;
  wire [7:0]pixbuf_y_fu_134;
  wire [7:0]\pixbuf_y_fu_134_reg[7]_0 ;
  wire push;
  wire [0:0]select_ln765_reg_433;
  wire [7:0]select_ln859_2_fu_497_p3;
  wire [7:0]select_ln859_2_reg_818;
  wire [7:0]select_ln859_3_fu_504_p3;
  wire [7:0]select_ln859_3_reg_823;
  wire [7:0]select_ln859_4_fu_511_p3;
  wire [7:0]select_ln859_4_reg_828;
  wire [7:0]select_ln859_4_reg_828_pp0_iter3_reg;
  wire [7:0]select_ln859_5_fu_518_p3;
  wire [7:0]select_ln859_5_reg_834;
  wire [7:0]select_ln859_5_reg_834_pp0_iter3_reg;
  wire stream_in_empty_n;
  wire stream_in_hresampled_din_local1__0;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;
  wire tmp_reg_793;
  wire tmp_reg_793_pp0_iter1_reg;
  wire tmp_reg_793_pp0_iter2_reg;
  wire tmp_reg_793_pp0_iter3_reg;
  wire [7:0]trunc_ln1_reg_840;
  wire \trunc_ln1_reg_840[2]_i_2_n_5 ;
  wire \trunc_ln1_reg_840[2]_i_3_n_5 ;
  wire \trunc_ln1_reg_840[2]_i_4_n_5 ;
  wire \trunc_ln1_reg_840[2]_i_5_n_5 ;
  wire \trunc_ln1_reg_840[6]_i_2_n_5 ;
  wire \trunc_ln1_reg_840[6]_i_3_n_5 ;
  wire \trunc_ln1_reg_840[6]_i_4_n_5 ;
  wire \trunc_ln1_reg_840[6]_i_5_n_5 ;
  wire \trunc_ln1_reg_840_reg[2]_i_1_n_5 ;
  wire \trunc_ln1_reg_840_reg[2]_i_1_n_6 ;
  wire \trunc_ln1_reg_840_reg[2]_i_1_n_7 ;
  wire \trunc_ln1_reg_840_reg[2]_i_1_n_8 ;
  wire \trunc_ln1_reg_840_reg[6]_i_1_n_5 ;
  wire \trunc_ln1_reg_840_reg[6]_i_1_n_6 ;
  wire \trunc_ln1_reg_840_reg[6]_i_1_n_7 ;
  wire \trunc_ln1_reg_840_reg[6]_i_1_n_8 ;
  wire [7:0]trunc_ln2_reg_845;
  wire \trunc_ln2_reg_845[2]_i_2_n_5 ;
  wire \trunc_ln2_reg_845[2]_i_3_n_5 ;
  wire \trunc_ln2_reg_845[2]_i_4_n_5 ;
  wire \trunc_ln2_reg_845[2]_i_5_n_5 ;
  wire \trunc_ln2_reg_845[6]_i_2_n_5 ;
  wire \trunc_ln2_reg_845[6]_i_3_n_5 ;
  wire \trunc_ln2_reg_845[6]_i_4_n_5 ;
  wire \trunc_ln2_reg_845[6]_i_5_n_5 ;
  wire \trunc_ln2_reg_845_reg[2]_i_1_n_5 ;
  wire \trunc_ln2_reg_845_reg[2]_i_1_n_6 ;
  wire \trunc_ln2_reg_845_reg[2]_i_1_n_7 ;
  wire \trunc_ln2_reg_845_reg[2]_i_1_n_8 ;
  wire \trunc_ln2_reg_845_reg[6]_i_1_n_5 ;
  wire \trunc_ln2_reg_845_reg[6]_i_1_n_6 ;
  wire \trunc_ln2_reg_845_reg[6]_i_1_n_7 ;
  wire \trunc_ln2_reg_845_reg[6]_i_1_n_8 ;
  wire trunc_ln791_reg_767;
  wire [11:0]x_4_fu_263_p2;
  wire x_fu_118;
  wire \x_fu_118[11]_i_8_n_5 ;
  wire \x_fu_118_reg_n_5_[0] ;
  wire \x_fu_118_reg_n_5_[10] ;
  wire \x_fu_118_reg_n_5_[11] ;
  wire \x_fu_118_reg_n_5_[1] ;
  wire \x_fu_118_reg_n_5_[2] ;
  wire \x_fu_118_reg_n_5_[3] ;
  wire \x_fu_118_reg_n_5_[4] ;
  wire \x_fu_118_reg_n_5_[5] ;
  wire \x_fu_118_reg_n_5_[6] ;
  wire \x_fu_118_reg_n_5_[7] ;
  wire \x_fu_118_reg_n_5_[8] ;
  wire \x_fu_118_reg_n_5_[9] ;
  wire [3:0]NLW_icmp_ln769_fu_257_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln777_fu_283_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln777_fu_283_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln777_fu_283_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_273_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_273_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_273_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_273_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_273_p2_carry__2_O_UNCONNECTED;
  wire [0:0]\NLW_trunc_ln1_reg_840_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln1_reg_840_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_840_reg[7]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln2_reg_845_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln2_reg_845_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln2_reg_845_reg[7]_i_1_O_UNCONNECTED ;

  FDRE \CRpix_reg_783_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln791_reg_767),
        .Q(CRpix_reg_783_pp0_iter1_reg),
        .R(1'b0));
  FDRE \CRpix_reg_783_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_3),
        .Q(trunc_ln791_reg_767),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(full_n_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(pixbuf_y_5_out_load_reg_850[0]),
        .I1(if_dout),
        .I2(tmp_reg_793_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(mul_ln196_2_reg_800_reg[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(stream_in_hresampled_full_n),
        .I1(ap_block_pp0_stage0_01001),
        .I2(\x_fu_118[11]_i_8_n_5 ),
        .I3(Q[1]),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(p_reg_reg[2]),
        .I1(select_ln859_5_reg_834_pp0_iter3_reg[2]),
        .I2(trunc_ln1_reg_840[2]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(p_reg_reg[3]),
        .I1(select_ln859_5_reg_834_pp0_iter3_reg[3]),
        .I2(trunc_ln1_reg_840[3]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(p_reg_reg[4]),
        .I1(select_ln859_5_reg_834_pp0_iter3_reg[4]),
        .I2(trunc_ln1_reg_840[4]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(p_reg_reg[5]),
        .I1(select_ln859_5_reg_834_pp0_iter3_reg[5]),
        .I2(trunc_ln1_reg_840[5]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(p_reg_reg[6]),
        .I1(select_ln859_5_reg_834_pp0_iter3_reg[6]),
        .I2(trunc_ln1_reg_840[6]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(p_reg_reg[7]),
        .I1(select_ln859_5_reg_834_pp0_iter3_reg[7]),
        .I2(trunc_ln1_reg_840[7]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(mul_ln196_1_reg_794_reg[0]),
        .I1(select_ln859_4_reg_828_pp0_iter3_reg[0]),
        .I2(trunc_ln2_reg_845[0]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(mul_ln196_1_reg_794_reg[1]),
        .I1(select_ln859_4_reg_828_pp0_iter3_reg[1]),
        .I2(trunc_ln2_reg_845[1]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(mul_ln196_1_reg_794_reg[2]),
        .I1(select_ln859_4_reg_828_pp0_iter3_reg[2]),
        .I2(trunc_ln2_reg_845[2]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(mul_ln196_1_reg_794_reg[3]),
        .I1(select_ln859_4_reg_828_pp0_iter3_reg[3]),
        .I2(trunc_ln2_reg_845[3]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(pixbuf_y_5_out_load_reg_850[1]),
        .I1(if_dout),
        .I2(tmp_reg_793_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(mul_ln196_2_reg_800_reg[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(mul_ln196_1_reg_794_reg[4]),
        .I1(select_ln859_4_reg_828_pp0_iter3_reg[4]),
        .I2(trunc_ln2_reg_845[4]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(mul_ln196_1_reg_794_reg[5]),
        .I1(select_ln859_4_reg_828_pp0_iter3_reg[5]),
        .I2(trunc_ln2_reg_845[5]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(mul_ln196_1_reg_794_reg[6]),
        .I1(select_ln859_4_reg_828_pp0_iter3_reg[6]),
        .I2(trunc_ln2_reg_845[6]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(mul_ln196_1_reg_794_reg[7]),
        .I1(select_ln859_4_reg_828_pp0_iter3_reg[7]),
        .I2(trunc_ln2_reg_845[7]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(pixbuf_y_5_out_load_reg_850[2]),
        .I1(if_dout),
        .I2(tmp_reg_793_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(mul_ln196_2_reg_800_reg[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(pixbuf_y_5_out_load_reg_850[3]),
        .I1(if_dout),
        .I2(tmp_reg_793_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(mul_ln196_2_reg_800_reg[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(pixbuf_y_5_out_load_reg_850[4]),
        .I1(if_dout),
        .I2(tmp_reg_793_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(mul_ln196_2_reg_800_reg[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(pixbuf_y_5_out_load_reg_850[5]),
        .I1(if_dout),
        .I2(tmp_reg_793_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(mul_ln196_2_reg_800_reg[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(pixbuf_y_5_out_load_reg_850[6]),
        .I1(if_dout),
        .I2(tmp_reg_793_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(mul_ln196_2_reg_800_reg[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(pixbuf_y_5_out_load_reg_850[7]),
        .I1(if_dout),
        .I2(tmp_reg_793_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(mul_ln196_2_reg_800_reg[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(p_reg_reg[0]),
        .I1(select_ln859_5_reg_834_pp0_iter3_reg[0]),
        .I2(trunc_ln1_reg_840[0]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG_reg[15][8]_srl16_i_2 
       (.I0(if_dout),
        .I1(tmp_reg_793_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(stream_in_hresampled_din_local1__0));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(p_reg_reg[1]),
        .I1(select_ln859_5_reg_834_pp0_iter3_reg[1]),
        .I2(trunc_ln1_reg_840[1]),
        .I3(stream_in_hresampled_din_local1__0),
        .I4(odd_col_reg_757_pp0_iter3_reg),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[0]_i_1__8 
       (.I0(ap_rst_n_0),
        .I1(\addr_reg[1]_0 [0]),
        .I2(ap_rst_n_1),
        .O(\addr_reg[0] ));
  LUT6 #(
    .INIT(64'hBCCC8888CBBB8888)) 
    \addr[1]_i_1__3 
       (.I0(ap_rst_n_0),
        .I1(\addr_reg[1]_0 [1]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_rst_n_1),
        .I5(\addr_reg[1]_0 [0]),
        .O(\addr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    \addr[3]_i_2__0 
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(stream_in_hresampled_empty_n),
        .I3(\addr_reg[0]_0 ),
        .I4(p_6_in_2),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \addr[3]_i_4__0 
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(stream_in_hresampled_empty_n),
        .I3(\addr_reg[0]_0 ),
        .I4(p_6_in_2),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_block_pp0_stage0_01001),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln769_reg_753_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \cmp150_i_reg_773_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp150_i_reg_773_reg_n_5_[0] ),
        .Q(cmp150_i_reg_773_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp150_i_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\cmp150_i_reg_773_reg_n_5_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init_23 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln769_fu_257_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .E(p_0_0_0_0_0502691_i_fu_122_0),
        .\HwReg_width_read_reg_428_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}),
        .\HwReg_width_read_reg_428_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\x_fu_118[11]_i_8_n_5 ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(pixbuf_y_6_fu_126_1),
        .ap_loop_init_int_reg_1({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}),
        .ap_loop_init_int_reg_3({flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_x_3(ap_sig_allocacmp_x_3),
        .\cmp150_i_reg_773_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\cmp150_i_reg_773_reg[0]_0 (\cmp150_i_reg_773_reg_n_5_[0] ),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_ready(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_ready),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg(x_fu_118),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg_0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182_ap_start_reg_reg),
        .icmp_ln769_reg_753_pp0_iter1_reg(icmp_ln769_reg_753_pp0_iter1_reg),
        .\icmp_ln769_reg_753_reg[0] (\icmp_ln769_reg_753_reg[0]_1 ),
        .icmp_ln777_reg_763(icmp_ln777_reg_763),
        .\icmp_ln777_reg_763_reg[0] ({\x_fu_118_reg_n_5_[11] ,\x_fu_118_reg_n_5_[10] ,\x_fu_118_reg_n_5_[9] ,\x_fu_118_reg_n_5_[8] ,\x_fu_118_reg_n_5_[7] ,\x_fu_118_reg_n_5_[6] ,\x_fu_118_reg_n_5_[5] ,\x_fu_118_reg_n_5_[4] ,\x_fu_118_reg_n_5_[3] ,\x_fu_118_reg_n_5_[2] ,\x_fu_118_reg_n_5_[1] ,\x_fu_118_reg_n_5_[0] }),
        .\icmp_ln777_reg_763_reg[0]_0 (\icmp_ln777_reg_763_reg[0]_0 ),
        .out(out[7:0]),
        .\p_0_0_0_0_0502691_i_fu_122_reg[0] (\icmp_ln769_reg_753_reg_n_5_[0] ),
        .\p_0_0_0_0_0502691_i_fu_122_reg[7] (\p_0_0_0_0_0502691_i_fu_122_reg[7]_0 ),
        .\p_0_0_0_0_0502692_lcssa738_i_fu_88_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .\pixbuf_y_1_load_reg_451_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .\pixbuf_y_2_load_reg_456_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\pixbuf_y_3_load_reg_461_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .\pixbuf_y_4_fu_140_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .\pixbuf_y_6_fu_126_reg[7] (\pixbuf_y_6_fu_126_reg[7]_0 ),
        .\pixbuf_y_6_fu_126_reg[7]_0 (pixbuf_y_7_fu_130),
        .\pixbuf_y_7_fu_130_reg[7] (\pixbuf_y_7_fu_130_reg[7]_0 ),
        .\pixbuf_y_7_fu_130_reg[7]_0 (pixbuf_y_fu_134),
        .\pixbuf_y_8_fu_138_reg[7] (\pixbuf_y_8_fu_138_reg[7]_0 ),
        .\pixbuf_y_8_fu_138_reg[7]_0 (p_0_0_0_0_0502691_i_fu_122),
        .\pixbuf_y_fu_134_reg[7] (\pixbuf_y_fu_134_reg[7]_0 ),
        .\pixbuf_y_fu_134_reg[7]_0 (pixbuf_y_8_fu_138),
        .select_ln765_reg_433(select_ln765_reg_433),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .\x_fu_118_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .\x_fu_118_reg[11]_0 (x_4_fu_263_p2),
        .\x_fu_118_reg[11]_1 ({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}),
        .\x_fu_118_reg[3] ({flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98}),
        .\x_fu_118_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    full_n_i_3__4
       (.I0(Q[1]),
        .I1(\x_fu_118[11]_i_8_n_5 ),
        .I2(ap_block_pp0_stage0_01001),
        .I3(stream_in_hresampled_full_n),
        .I4(\addr_reg[1]_1 ),
        .O(p_6_in_2));
  CARRY4 icmp_ln769_fu_257_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln769_fu_257_p2,icmp_ln769_fu_257_p2_carry_n_6,icmp_ln769_fu_257_p2_carry_n_7,icmp_ln769_fu_257_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln769_fu_257_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}));
  FDRE \icmp_ln769_reg_753_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln769_reg_753_reg_n_5_[0] ),
        .Q(icmp_ln769_reg_753_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln769_reg_753_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln769_reg_753_pp0_iter1_reg),
        .Q(icmp_ln769_reg_753_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln769_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln769_fu_257_p2),
        .Q(\icmp_ln769_reg_753_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln777_fu_283_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln777_fu_283_p2_carry_n_5,icmp_ln777_fu_283_p2_carry_n_6,icmp_ln777_fu_283_p2_carry_n_7,icmp_ln777_fu_283_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}),
        .O(NLW_icmp_ln777_fu_283_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln777_fu_283_p2_carry__0
       (.CI(icmp_ln777_fu_283_p2_carry_n_5),
        .CO({NLW_icmp_ln777_fu_283_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln777_fu_283_p2,icmp_ln777_fu_283_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .O(NLW_icmp_ln777_fu_283_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}));
  FDRE \icmp_ln777_reg_763_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln777_fu_283_p2),
        .Q(icmp_ln777_reg_763),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\addr_reg[1]_1 ),
        .I1(Q[1]),
        .I2(\x_fu_118[11]_i_8_n_5 ),
        .I3(ap_block_pp0_stage0_01001),
        .I4(stream_in_hresampled_full_n),
        .O(\ap_CS_fsm_reg[3] ));
  (* srl_bus_name = "inst/\\v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182/odd_col_reg_757_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_769_2_fu_182/odd_col_reg_757_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \odd_col_reg_757_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\odd_col_reg_757_reg_n_5_[0] ),
        .Q(\odd_col_reg_757_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  FDRE \odd_col_reg_757_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\odd_col_reg_757_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(odd_col_reg_757_pp0_iter3_reg),
        .R(1'b0));
  FDRE \odd_col_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_x_fu_273_p2_carry_n_12),
        .Q(\odd_col_reg_757_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 out_x_fu_273_p2_carry
       (.CI(1'b0),
        .CO({out_x_fu_273_p2_carry_n_5,out_x_fu_273_p2_carry_n_6,out_x_fu_273_p2_carry_n_7,out_x_fu_273_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98}),
        .O({NLW_out_x_fu_273_p2_carry_O_UNCONNECTED[3:1],out_x_fu_273_p2_carry_n_12}),
        .S({flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80}));
  CARRY4 out_x_fu_273_p2_carry__0
       (.CI(out_x_fu_273_p2_carry_n_5),
        .CO({out_x_fu_273_p2_carry__0_n_5,out_x_fu_273_p2_carry__0_n_6,out_x_fu_273_p2_carry__0_n_7,out_x_fu_273_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .O(NLW_out_x_fu_273_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}));
  CARRY4 out_x_fu_273_p2_carry__1
       (.CI(out_x_fu_273_p2_carry__0_n_5),
        .CO({out_x_fu_273_p2_carry__1_n_5,out_x_fu_273_p2_carry__1_n_6,out_x_fu_273_p2_carry__1_n_7,out_x_fu_273_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}),
        .O(NLW_out_x_fu_273_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}));
  CARRY4 out_x_fu_273_p2_carry__2
       (.CI(out_x_fu_273_p2_carry__1_n_5),
        .CO(NLW_out_x_fu_273_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_x_fu_273_p2_carry__2_O_UNCONNECTED[3:1],out_x_fu_273_p2_carry__2_n_12}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[0]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [0]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [0]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [0]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[1]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [1]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [1]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [1]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[2]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [2]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [2]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [2]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[3]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [3]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [3]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [3]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[4]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [4]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [4]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [4]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[5]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [5]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [5]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [5]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[6]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [6]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [6]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [6]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_1 
       (.I0(icmp_ln769_reg_753_pp0_iter1_reg),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_01001),
        .O(\icmp_ln769_reg_753_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_2 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [7]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [7]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [7]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7] [7]));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3 
       (.I0(CRpix_reg_783_pp0_iter1_reg),
        .I1(cmp150_i_reg_773_pp0_iter1_reg),
        .I2(icmp_ln769_reg_753_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4 
       (.I0(cmp150_i_reg_773_pp0_iter1_reg),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(icmp_ln769_reg_753_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5 
       (.I0(cmp150_i_reg_773_pp0_iter1_reg),
        .I1(icmp_ln769_reg_753_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108[0]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [0]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [0]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [0]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108[1]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [1]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [1]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [1]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108[2]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [2]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [2]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [2]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108[3]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [3]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [3]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [3]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108[4]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [4]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [4]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [4]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108[5]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [5]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [5]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [5]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108[6]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [6]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [6]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [6]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_108[7]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [7]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [7]),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [7]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7] [7]));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_122_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(p_0_0_0_0_0502691_i_fu_122[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_122_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(p_0_0_0_0_0502691_i_fu_122[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_122_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(p_0_0_0_0_0502691_i_fu_122[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_122_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(p_0_0_0_0_0502691_i_fu_122[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_122_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(p_0_0_0_0_0502691_i_fu_122[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_122_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(p_0_0_0_0_0502691_i_fu_122[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_122_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(p_0_0_0_0_0502691_i_fu_122[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_122_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(p_0_0_0_0_0502691_i_fu_122[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104[0]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [0]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [0]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [0]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104[1]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [1]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [1]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [1]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104[2]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [2]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [2]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [2]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104[3]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [3]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [3]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [3]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104[4]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [4]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [4]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [4]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104[5]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [5]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [5]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [5]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104[6]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [6]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [6]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [6]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_104[7]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [7]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [7]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [7]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112[0]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [0]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [0]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [0]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112[1]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [1]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [1]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [1]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112[2]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [2]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [2]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [2]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112[3]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [3]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [3]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [3]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112[4]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [4]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [4]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [4]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112[5]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [5]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [5]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [5]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112[6]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [6]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [6]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [6]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_112[7]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [7]),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_4_n_5 ),
        .I3(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [7]),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [7]),
        .I5(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100[7]_i_5_n_5 ),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_116[0]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [0]),
        .I1(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [0]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_116[1]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [1]),
        .I1(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [1]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_116[2]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [2]),
        .I1(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [2]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_116[3]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [3]),
        .I1(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [3]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_116[4]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [4]),
        .I1(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [4]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_116[5]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [5]),
        .I1(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [5]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_116[6]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [6]),
        .I1(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [6]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_1_0_0_0695715_lcssa764_i_fu_116[7]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [7]),
        .I1(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [7]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[0]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [0]),
        .I1(trunc_ln791_reg_767),
        .I2(out[8]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[1]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [1]),
        .I1(trunc_ln791_reg_767),
        .I2(out[9]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[2]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [2]),
        .I1(trunc_ln791_reg_767),
        .I2(out[10]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[3]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [3]),
        .I1(trunc_ln791_reg_767),
        .I2(out[11]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[4]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [4]),
        .I1(trunc_ln791_reg_767),
        .I2(out[12]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[5]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [5]),
        .I1(trunc_ln791_reg_767),
        .I2(out[13]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[6]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [6]),
        .I1(trunc_ln791_reg_767),
        .I2(out[14]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[7]_i_1 
       (.I0(\icmp_ln769_reg_753_reg_n_5_[0] ),
        .I1(icmp_ln777_reg_763),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(ap_block_pp0_stage0_01001),
        .O(\icmp_ln769_reg_753_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0695_lcssa741_i_fu_92[7]_i_2 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [7]),
        .I1(trunc_ln791_reg_767),
        .I2(out[15]),
        .O(\p_0_1_0_0_0695_lcssa741_i_fu_92_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_120[0]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [0]),
        .I1(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [0]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_120[1]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [1]),
        .I1(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [1]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_120[2]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [2]),
        .I1(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [2]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_120[3]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [3]),
        .I1(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [3]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_120[4]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [4]),
        .I1(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [4]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_120[5]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [5]),
        .I1(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [5]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_120[6]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [6]),
        .I1(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [6]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_2_0_0_0699719_lcssa767_i_fu_120[7]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [7]),
        .I1(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [7]),
        .I2(CRpix_reg_783_pp0_iter1_reg),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_96[0]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [0]),
        .I1(trunc_ln791_reg_767),
        .I2(out[8]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_96[1]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [1]),
        .I1(trunc_ln791_reg_767),
        .I2(out[9]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_96[2]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [2]),
        .I1(trunc_ln791_reg_767),
        .I2(out[10]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_96[3]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [3]),
        .I1(trunc_ln791_reg_767),
        .I2(out[11]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_96[4]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [4]),
        .I1(trunc_ln791_reg_767),
        .I2(out[12]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_96[5]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [5]),
        .I1(trunc_ln791_reg_767),
        .I2(out[13]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_96[6]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [6]),
        .I1(trunc_ln791_reg_767),
        .I2(out[14]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_2_0_0_0699_lcssa744_i_fu_96[7]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [7]),
        .I1(trunc_ln791_reg_767),
        .I2(out[15]),
        .O(\p_0_2_0_0_0699_lcssa744_i_fu_96_reg[7]_0 [7]));
  FDRE \pixbuf_y_10_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_7_fu_130[0]),
        .Q(\pixbuf_y_10_reg_803_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_7_fu_130[1]),
        .Q(\pixbuf_y_10_reg_803_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_7_fu_130[2]),
        .Q(\pixbuf_y_10_reg_803_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_7_fu_130[3]),
        .Q(\pixbuf_y_10_reg_803_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_7_fu_130[4]),
        .Q(\pixbuf_y_10_reg_803_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_7_fu_130[5]),
        .Q(\pixbuf_y_10_reg_803_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_7_fu_130[6]),
        .Q(\pixbuf_y_10_reg_803_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_7_fu_130[7]),
        .Q(\pixbuf_y_10_reg_803_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_fu_134[0]),
        .Q(\pixbuf_y_11_reg_808_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_808_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_fu_134[1]),
        .Q(\pixbuf_y_11_reg_808_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_808_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_fu_134[2]),
        .Q(\pixbuf_y_11_reg_808_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_808_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_fu_134[3]),
        .Q(\pixbuf_y_11_reg_808_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_808_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_fu_134[4]),
        .Q(\pixbuf_y_11_reg_808_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_808_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_fu_134[5]),
        .Q(\pixbuf_y_11_reg_808_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_808_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_fu_134[6]),
        .Q(\pixbuf_y_11_reg_808_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_808_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_fu_134[7]),
        .Q(\pixbuf_y_11_reg_808_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pixbuf_y_12_reg_813[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .O(pixbuf_y_10_reg_8030));
  FDRE \pixbuf_y_12_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_8_fu_138[0]),
        .Q(\pixbuf_y_12_reg_813_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_12_reg_813_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_8_fu_138[1]),
        .Q(\pixbuf_y_12_reg_813_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_12_reg_813_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_8_fu_138[2]),
        .Q(\pixbuf_y_12_reg_813_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_12_reg_813_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_8_fu_138[3]),
        .Q(\pixbuf_y_12_reg_813_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_12_reg_813_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_8_fu_138[4]),
        .Q(\pixbuf_y_12_reg_813_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_12_reg_813_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_8_fu_138[5]),
        .Q(\pixbuf_y_12_reg_813_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_12_reg_813_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_8_fu_138[6]),
        .Q(\pixbuf_y_12_reg_813_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_12_reg_813_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_8_fu_138[7]),
        .Q(\pixbuf_y_12_reg_813_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \pixbuf_y_3_fu_136[7]_i_1 
       (.I0(icmp_ln769_reg_753_pp0_iter2_reg),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_01001),
        .O(\icmp_ln769_reg_753_pp0_iter2_reg_reg[0]_0 ));
  FDRE \pixbuf_y_5_out_load_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixbuf_y_5_out_load_reg_850_reg[7]_0 [0]),
        .Q(pixbuf_y_5_out_load_reg_850[0]),
        .R(1'b0));
  FDRE \pixbuf_y_5_out_load_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixbuf_y_5_out_load_reg_850_reg[7]_0 [1]),
        .Q(pixbuf_y_5_out_load_reg_850[1]),
        .R(1'b0));
  FDRE \pixbuf_y_5_out_load_reg_850_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixbuf_y_5_out_load_reg_850_reg[7]_0 [2]),
        .Q(pixbuf_y_5_out_load_reg_850[2]),
        .R(1'b0));
  FDRE \pixbuf_y_5_out_load_reg_850_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixbuf_y_5_out_load_reg_850_reg[7]_0 [3]),
        .Q(pixbuf_y_5_out_load_reg_850[3]),
        .R(1'b0));
  FDRE \pixbuf_y_5_out_load_reg_850_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixbuf_y_5_out_load_reg_850_reg[7]_0 [4]),
        .Q(pixbuf_y_5_out_load_reg_850[4]),
        .R(1'b0));
  FDRE \pixbuf_y_5_out_load_reg_850_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixbuf_y_5_out_load_reg_850_reg[7]_0 [5]),
        .Q(pixbuf_y_5_out_load_reg_850[5]),
        .R(1'b0));
  FDRE \pixbuf_y_5_out_load_reg_850_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixbuf_y_5_out_load_reg_850_reg[7]_0 [6]),
        .Q(pixbuf_y_5_out_load_reg_850[6]),
        .R(1'b0));
  FDRE \pixbuf_y_5_out_load_reg_850_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixbuf_y_5_out_load_reg_850_reg[7]_0 [7]),
        .Q(pixbuf_y_5_out_load_reg_850[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(pixbuf_y_6_fu_126[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(pixbuf_y_6_fu_126[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(pixbuf_y_6_fu_126[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(pixbuf_y_6_fu_126[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(pixbuf_y_6_fu_126[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(pixbuf_y_6_fu_126[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(pixbuf_y_6_fu_126[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(pixbuf_y_6_fu_126[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(pixbuf_y_7_fu_130[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(pixbuf_y_7_fu_130[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(pixbuf_y_7_fu_130[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(pixbuf_y_7_fu_130[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(pixbuf_y_7_fu_130[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(pixbuf_y_7_fu_130[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(pixbuf_y_7_fu_130[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(pixbuf_y_7_fu_130[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(pixbuf_y_8_fu_138[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(pixbuf_y_8_fu_138[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(pixbuf_y_8_fu_138[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(pixbuf_y_8_fu_138[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(pixbuf_y_8_fu_138[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(pixbuf_y_8_fu_138[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(pixbuf_y_8_fu_138[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(pixbuf_y_8_fu_138[7]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_6_fu_126[0]),
        .Q(\pixbuf_y_9_reg_797_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_6_fu_126[1]),
        .Q(\pixbuf_y_9_reg_797_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_6_fu_126[2]),
        .Q(\pixbuf_y_9_reg_797_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_6_fu_126[3]),
        .Q(\pixbuf_y_9_reg_797_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_6_fu_126[4]),
        .Q(\pixbuf_y_9_reg_797_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_6_fu_126[5]),
        .Q(\pixbuf_y_9_reg_797_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_6_fu_126[6]),
        .Q(\pixbuf_y_9_reg_797_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_reg_8030),
        .D(pixbuf_y_6_fu_126[7]),
        .Q(\pixbuf_y_9_reg_797_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pixbuf_y_fu_124[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_01001),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(pixbuf_y_fu_134[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(pixbuf_y_fu_134[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(pixbuf_y_fu_134[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(pixbuf_y_fu_134[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(pixbuf_y_fu_134[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(pixbuf_y_fu_134[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(pixbuf_y_fu_134[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_fu_126_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(pixbuf_y_fu_134[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_2_reg_818[0]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [0]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [0]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [0]),
        .O(select_ln859_2_fu_497_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_2_reg_818[1]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [1]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [1]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [1]),
        .O(select_ln859_2_fu_497_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_2_reg_818[2]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [2]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [2]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [2]),
        .O(select_ln859_2_fu_497_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_2_reg_818[3]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [3]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [3]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [3]),
        .O(select_ln859_2_fu_497_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_2_reg_818[4]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [4]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [4]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [4]),
        .O(select_ln859_2_fu_497_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_2_reg_818[5]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [5]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [5]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [5]),
        .O(select_ln859_2_fu_497_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_2_reg_818[6]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [6]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [6]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [6]),
        .O(select_ln859_2_fu_497_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_2_reg_818[7]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [7]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2712_lcssa761_i_fu_112_reg[7]_0 [7]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [7]),
        .O(select_ln859_2_fu_497_p3[7]));
  FDRE \select_ln859_2_reg_818_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_497_p3[0]),
        .Q(select_ln859_2_reg_818[0]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_818_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_497_p3[1]),
        .Q(select_ln859_2_reg_818[1]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_818_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_497_p3[2]),
        .Q(select_ln859_2_reg_818[2]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_818_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_497_p3[3]),
        .Q(select_ln859_2_reg_818[3]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_818_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_497_p3[4]),
        .Q(select_ln859_2_reg_818[4]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_818_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_497_p3[5]),
        .Q(select_ln859_2_reg_818[5]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_818_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_497_p3[6]),
        .Q(select_ln859_2_reg_818[6]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_818_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_497_p3[7]),
        .Q(select_ln859_2_reg_818[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_3_reg_823[0]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [0]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [0]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [0]),
        .O(select_ln859_3_fu_504_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_3_reg_823[1]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [1]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [1]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [1]),
        .O(select_ln859_3_fu_504_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_3_reg_823[2]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [2]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [2]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [2]),
        .O(select_ln859_3_fu_504_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_3_reg_823[3]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [3]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [3]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [3]),
        .O(select_ln859_3_fu_504_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_3_reg_823[4]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [4]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [4]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [4]),
        .O(select_ln859_3_fu_504_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_3_reg_823[5]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [5]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [5]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [5]),
        .O(select_ln859_3_fu_504_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_3_reg_823[6]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [6]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [6]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [6]),
        .O(select_ln859_3_fu_504_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_3_reg_823[7]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [7]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_2709_lcssa758_i_fu_108_reg[7]_0 [7]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [7]),
        .O(select_ln859_3_fu_504_p3[7]));
  FDRE \select_ln859_3_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_504_p3[0]),
        .Q(select_ln859_3_reg_823[0]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_823_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_504_p3[1]),
        .Q(select_ln859_3_reg_823[1]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_823_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_504_p3[2]),
        .Q(select_ln859_3_reg_823[2]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_823_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_504_p3[3]),
        .Q(select_ln859_3_reg_823[3]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_823_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_504_p3[4]),
        .Q(select_ln859_3_reg_823[4]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_823_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_504_p3[5]),
        .Q(select_ln859_3_reg_823[5]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_823_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_504_p3[6]),
        .Q(select_ln859_3_reg_823[6]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_823_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_504_p3[7]),
        .Q(select_ln859_3_reg_823[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_4_reg_828[0]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [0]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [0]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [0]),
        .O(select_ln859_4_fu_511_p3[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_4_reg_828[1]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [1]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [1]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [1]),
        .O(select_ln859_4_fu_511_p3[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_4_reg_828[2]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [2]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [2]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [2]),
        .O(select_ln859_4_fu_511_p3[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_4_reg_828[3]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [3]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [3]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [3]),
        .O(select_ln859_4_fu_511_p3[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_4_reg_828[4]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [4]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [4]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [4]),
        .O(select_ln859_4_fu_511_p3[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_4_reg_828[5]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [5]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [5]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [5]),
        .O(select_ln859_4_fu_511_p3[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_4_reg_828[6]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [6]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [6]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [6]),
        .O(select_ln859_4_fu_511_p3[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_4_reg_828[7]_i_1 
       (.I0(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_0 [7]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_1 [7]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_1704_lcssa753_i_fu_104_reg[7]_2 [7]),
        .O(select_ln859_4_fu_511_p3[7]));
  FDRE \select_ln859_4_reg_828_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_reg_828[0]),
        .Q(select_ln859_4_reg_828_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_reg_828[1]),
        .Q(select_ln859_4_reg_828_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_reg_828[2]),
        .Q(select_ln859_4_reg_828_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_reg_828[3]),
        .Q(select_ln859_4_reg_828_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_reg_828[4]),
        .Q(select_ln859_4_reg_828_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_reg_828[5]),
        .Q(select_ln859_4_reg_828_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_reg_828[6]),
        .Q(select_ln859_4_reg_828_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_reg_828[7]),
        .Q(select_ln859_4_reg_828_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_511_p3[0]),
        .Q(select_ln859_4_reg_828[0]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_511_p3[1]),
        .Q(select_ln859_4_reg_828[1]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_511_p3[2]),
        .Q(select_ln859_4_reg_828[2]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_511_p3[3]),
        .Q(select_ln859_4_reg_828[3]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_511_p3[4]),
        .Q(select_ln859_4_reg_828[4]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_511_p3[5]),
        .Q(select_ln859_4_reg_828[5]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_511_p3[6]),
        .Q(select_ln859_4_reg_828[6]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_511_p3[7]),
        .Q(select_ln859_4_reg_828[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_5_reg_834[0]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [0]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [0]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [0]),
        .O(select_ln859_5_fu_518_p3[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_5_reg_834[1]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [1]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [1]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [1]),
        .O(select_ln859_5_fu_518_p3[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_5_reg_834[2]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [2]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [2]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [2]),
        .O(select_ln859_5_fu_518_p3[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_5_reg_834[3]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [3]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [3]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [3]),
        .O(select_ln859_5_fu_518_p3[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_5_reg_834[4]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [4]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [4]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [4]),
        .O(select_ln859_5_fu_518_p3[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_5_reg_834[5]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [5]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [5]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [5]),
        .O(select_ln859_5_fu_518_p3[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_5_reg_834[6]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [6]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [6]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [6]),
        .O(select_ln859_5_fu_518_p3[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \select_ln859_5_reg_834[7]_i_1 
       (.I0(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_0 [7]),
        .I1(CRpix_reg_783_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_1 [7]),
        .I3(cmp150_i_reg_773_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0494_1701_lcssa747_i_fu_100_reg[7]_2 [7]),
        .O(select_ln859_5_fu_518_p3[7]));
  FDRE \select_ln859_5_reg_834_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_reg_834[0]),
        .Q(select_ln859_5_reg_834_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_reg_834[1]),
        .Q(select_ln859_5_reg_834_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_reg_834[2]),
        .Q(select_ln859_5_reg_834_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_reg_834[3]),
        .Q(select_ln859_5_reg_834_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_reg_834[4]),
        .Q(select_ln859_5_reg_834_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_reg_834[5]),
        .Q(select_ln859_5_reg_834_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_reg_834[6]),
        .Q(select_ln859_5_reg_834_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_reg_834[7]),
        .Q(select_ln859_5_reg_834_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_518_p3[0]),
        .Q(select_ln859_5_reg_834[0]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_518_p3[1]),
        .Q(select_ln859_5_reg_834[1]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_518_p3[2]),
        .Q(select_ln859_5_reg_834[2]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_518_p3[3]),
        .Q(select_ln859_5_reg_834[3]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_518_p3[4]),
        .Q(select_ln859_5_reg_834[4]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_518_p3[5]),
        .Q(select_ln859_5_reg_834[5]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_518_p3[6]),
        .Q(select_ln859_5_reg_834[6]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_834_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_518_p3[7]),
        .Q(select_ln859_5_reg_834[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_793[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \tmp_reg_793_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_793),
        .Q(tmp_reg_793_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_793_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_793_pp0_iter1_reg),
        .Q(tmp_reg_793_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_793_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_793_pp0_iter2_reg),
        .Q(tmp_reg_793_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_reg_793_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_x_fu_273_p2_carry__2_n_12),
        .Q(tmp_reg_793),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_840[2]_i_2 
       (.I0(select_ln859_5_reg_834[3]),
        .I1(select_ln859_3_reg_823[3]),
        .O(\trunc_ln1_reg_840[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_840[2]_i_3 
       (.I0(select_ln859_5_reg_834[2]),
        .I1(select_ln859_3_reg_823[2]),
        .O(\trunc_ln1_reg_840[2]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_840[2]_i_4 
       (.I0(select_ln859_5_reg_834[1]),
        .I1(select_ln859_3_reg_823[1]),
        .O(\trunc_ln1_reg_840[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_840[2]_i_5 
       (.I0(select_ln859_5_reg_834[0]),
        .I1(select_ln859_3_reg_823[0]),
        .O(\trunc_ln1_reg_840[2]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_840[6]_i_2 
       (.I0(select_ln859_5_reg_834[7]),
        .I1(select_ln859_3_reg_823[7]),
        .O(\trunc_ln1_reg_840[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_840[6]_i_3 
       (.I0(select_ln859_5_reg_834[6]),
        .I1(select_ln859_3_reg_823[6]),
        .O(\trunc_ln1_reg_840[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_840[6]_i_4 
       (.I0(select_ln859_5_reg_834[5]),
        .I1(select_ln859_3_reg_823[5]),
        .O(\trunc_ln1_reg_840[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_840[6]_i_5 
       (.I0(select_ln859_5_reg_834[4]),
        .I1(select_ln859_3_reg_823[4]),
        .O(\trunc_ln1_reg_840[6]_i_5_n_5 ));
  FDRE \trunc_ln1_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[0]),
        .Q(trunc_ln1_reg_840[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[1]),
        .Q(trunc_ln1_reg_840[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[2]),
        .Q(trunc_ln1_reg_840[2]),
        .R(1'b0));
  CARRY4 \trunc_ln1_reg_840_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_840_reg[2]_i_1_n_5 ,\trunc_ln1_reg_840_reg[2]_i_1_n_6 ,\trunc_ln1_reg_840_reg[2]_i_1_n_7 ,\trunc_ln1_reg_840_reg[2]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI(select_ln859_5_reg_834[3:0]),
        .O({p_1_in[2:0],\NLW_trunc_ln1_reg_840_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln1_reg_840[2]_i_2_n_5 ,\trunc_ln1_reg_840[2]_i_3_n_5 ,\trunc_ln1_reg_840[2]_i_4_n_5 ,\trunc_ln1_reg_840[2]_i_5_n_5 }));
  FDRE \trunc_ln1_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[3]),
        .Q(trunc_ln1_reg_840[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[4]),
        .Q(trunc_ln1_reg_840[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[5]),
        .Q(trunc_ln1_reg_840[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[6]),
        .Q(trunc_ln1_reg_840[6]),
        .R(1'b0));
  CARRY4 \trunc_ln1_reg_840_reg[6]_i_1 
       (.CI(\trunc_ln1_reg_840_reg[2]_i_1_n_5 ),
        .CO({\trunc_ln1_reg_840_reg[6]_i_1_n_5 ,\trunc_ln1_reg_840_reg[6]_i_1_n_6 ,\trunc_ln1_reg_840_reg[6]_i_1_n_7 ,\trunc_ln1_reg_840_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(select_ln859_5_reg_834[7:4]),
        .O(p_1_in[6:3]),
        .S({\trunc_ln1_reg_840[6]_i_2_n_5 ,\trunc_ln1_reg_840[6]_i_3_n_5 ,\trunc_ln1_reg_840[6]_i_4_n_5 ,\trunc_ln1_reg_840[6]_i_5_n_5 }));
  FDRE \trunc_ln1_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[7]),
        .Q(trunc_ln1_reg_840[7]),
        .R(1'b0));
  CARRY4 \trunc_ln1_reg_840_reg[7]_i_1 
       (.CI(\trunc_ln1_reg_840_reg[6]_i_1_n_5 ),
        .CO({\NLW_trunc_ln1_reg_840_reg[7]_i_1_CO_UNCONNECTED [3:1],p_1_in[7]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1_reg_840_reg[7]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_845[2]_i_2 
       (.I0(select_ln859_4_reg_828[3]),
        .I1(select_ln859_2_reg_818[3]),
        .O(\trunc_ln2_reg_845[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_845[2]_i_3 
       (.I0(select_ln859_4_reg_828[2]),
        .I1(select_ln859_2_reg_818[2]),
        .O(\trunc_ln2_reg_845[2]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_845[2]_i_4 
       (.I0(select_ln859_4_reg_828[1]),
        .I1(select_ln859_2_reg_818[1]),
        .O(\trunc_ln2_reg_845[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_845[2]_i_5 
       (.I0(select_ln859_4_reg_828[0]),
        .I1(select_ln859_2_reg_818[0]),
        .O(\trunc_ln2_reg_845[2]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_845[6]_i_2 
       (.I0(select_ln859_4_reg_828[7]),
        .I1(select_ln859_2_reg_818[7]),
        .O(\trunc_ln2_reg_845[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_845[6]_i_3 
       (.I0(select_ln859_4_reg_828[6]),
        .I1(select_ln859_2_reg_818[6]),
        .O(\trunc_ln2_reg_845[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_845[6]_i_4 
       (.I0(select_ln859_4_reg_828[5]),
        .I1(select_ln859_2_reg_818[5]),
        .O(\trunc_ln2_reg_845[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_845[6]_i_5 
       (.I0(select_ln859_4_reg_828[4]),
        .I1(select_ln859_2_reg_818[4]),
        .O(\trunc_ln2_reg_845[6]_i_5_n_5 ));
  FDRE \trunc_ln2_reg_845_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln910_1_fu_647_p2[1]),
        .Q(trunc_ln2_reg_845[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_845_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln910_1_fu_647_p2[2]),
        .Q(trunc_ln2_reg_845[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_845_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln910_1_fu_647_p2[3]),
        .Q(trunc_ln2_reg_845[2]),
        .R(1'b0));
  CARRY4 \trunc_ln2_reg_845_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_845_reg[2]_i_1_n_5 ,\trunc_ln2_reg_845_reg[2]_i_1_n_6 ,\trunc_ln2_reg_845_reg[2]_i_1_n_7 ,\trunc_ln2_reg_845_reg[2]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI(select_ln859_4_reg_828[3:0]),
        .O({add_ln910_1_fu_647_p2[3:1],\NLW_trunc_ln2_reg_845_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln2_reg_845[2]_i_2_n_5 ,\trunc_ln2_reg_845[2]_i_3_n_5 ,\trunc_ln2_reg_845[2]_i_4_n_5 ,\trunc_ln2_reg_845[2]_i_5_n_5 }));
  FDRE \trunc_ln2_reg_845_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln910_1_fu_647_p2[4]),
        .Q(trunc_ln2_reg_845[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_845_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln910_1_fu_647_p2[5]),
        .Q(trunc_ln2_reg_845[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_845_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln910_1_fu_647_p2[6]),
        .Q(trunc_ln2_reg_845[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_845_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln910_1_fu_647_p2[7]),
        .Q(trunc_ln2_reg_845[6]),
        .R(1'b0));
  CARRY4 \trunc_ln2_reg_845_reg[6]_i_1 
       (.CI(\trunc_ln2_reg_845_reg[2]_i_1_n_5 ),
        .CO({\trunc_ln2_reg_845_reg[6]_i_1_n_5 ,\trunc_ln2_reg_845_reg[6]_i_1_n_6 ,\trunc_ln2_reg_845_reg[6]_i_1_n_7 ,\trunc_ln2_reg_845_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(select_ln859_4_reg_828[7:4]),
        .O(add_ln910_1_fu_647_p2[7:4]),
        .S({\trunc_ln2_reg_845[6]_i_2_n_5 ,\trunc_ln2_reg_845[6]_i_3_n_5 ,\trunc_ln2_reg_845[6]_i_4_n_5 ,\trunc_ln2_reg_845[6]_i_5_n_5 }));
  FDRE \trunc_ln2_reg_845_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln910_1_fu_647_p2[8]),
        .Q(trunc_ln2_reg_845[7]),
        .R(1'b0));
  CARRY4 \trunc_ln2_reg_845_reg[7]_i_1 
       (.CI(\trunc_ln2_reg_845_reg[6]_i_1_n_5 ),
        .CO({\NLW_trunc_ln2_reg_845_reg[7]_i_1_CO_UNCONNECTED [3:1],add_ln910_1_fu_647_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln2_reg_845_reg[7]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    \x_fu_118[11]_i_8 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln769_reg_753_pp0_iter1_reg),
        .I2(tmp_reg_793_pp0_iter1_reg),
        .I3(if_dout),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(tmp_reg_793_pp0_iter3_reg),
        .O(\x_fu_118[11]_i_8_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[0]),
        .Q(\x_fu_118_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[10]),
        .Q(\x_fu_118_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[11]),
        .Q(\x_fu_118_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[1]),
        .Q(\x_fu_118_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[2]),
        .Q(\x_fu_118_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[3]),
        .Q(\x_fu_118_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[4]),
        .Q(\x_fu_118_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[5]),
        .Q(\x_fu_118_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[6]),
        .Q(\x_fu_118_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[7]),
        .Q(\x_fu_118_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[8]),
        .Q(\x_fu_118_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_4_fu_263_p2[9]),
        .Q(\x_fu_118_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2
   (E,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln769_reg_872_pp0_iter1_reg_reg[0]_0 ,
    D,
    \icmp_ln769_reg_872_pp0_iter2_reg_reg[0]_0 ,
    \p_0_1_0_0_0695717_i_fu_134_reg[7]_0 ,
    \p_0_2_0_0_0699721_i_fu_138_reg[7]_0 ,
    \pixbuf_y_6_reg_911_reg[7]_0 ,
    in,
    \p_0_1_0_0_0694_i_fu_150_reg[7]_0 ,
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] ,
    \p_0_2_0_0_0698_i_fu_154_reg[7]_0 ,
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] ,
    \filt_res1_fu_76_reg[7] ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg,
    p_9_in,
    push,
    \ap_CS_fsm_reg[3]_1 ,
    \pixbuf_y_7_reg_917_reg[7]_0 ,
    \pixbuf_y_5_reg_906_reg[7]_0 ,
    \pixbuf_y_4_reg_900_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg,
    stream_out_hresampled_full_n,
    stream_csc_empty_n,
    if_dout,
    \pixbuf_y_fu_158_reg[7]_0 ,
    \pixbuf_y_1_fu_162_reg[7]_0 ,
    \pixbuf_y_2_fu_166_reg[7]_0 ,
    \pixbuf_y_3_fu_170_reg[7]_0 ,
    \p_0_0_0_0_0502691_i_fu_146_reg[7]_0 ,
    out,
    \p_0_2_0_0_0699721_i_fu_138_reg[7]_1 ,
    \p_0_2_0_0_0698_i_fu_154_reg[7]_1 ,
    \p_0_1_0_0_0695717_i_fu_134_reg[7]_1 ,
    \p_0_1_0_0_0694_i_fu_150_reg[7]_1 ,
    \icmp_ln769_reg_872_reg[0]_0 ,
    \icmp_ln777_reg_882_reg[0]_0 ,
    \select_ln859_5_reg_937_reg[7]_0 ,
    \select_ln859_4_reg_932_reg[7]_0 ,
    \select_ln859_3_reg_927_reg[7]_0 ,
    \select_ln859_2_reg_922_reg[7]_0 ,
    \select_ln884_reg_952_reg[7]_0 ,
    \pix_rgb_reg_389_reg[7] ,
    \pix_444_1_reg_394_reg[7] ,
    \filt_res1_fu_76_reg[7]_0 ,
    \pix_444_reg_400_reg[7] ,
    \addr_reg[1] ,
    \odd_col_reg_876_reg[0]_0 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\icmp_ln769_reg_872_pp0_iter1_reg_reg[0]_0 ;
  output [1:0]D;
  output [0:0]\icmp_ln769_reg_872_pp0_iter2_reg_reg[0]_0 ;
  output [7:0]\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 ;
  output [7:0]\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 ;
  output [7:0]\pixbuf_y_6_reg_911_reg[7]_0 ;
  output [23:0]in;
  output [7:0]\p_0_1_0_0_0694_i_fu_150_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] ;
  output [7:0]\p_0_2_0_0_0698_i_fu_154_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] ;
  output [7:0]\filt_res1_fu_76_reg[7] ;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg;
  output p_9_in;
  output push;
  output \ap_CS_fsm_reg[3]_1 ;
  output [7:0]\pixbuf_y_7_reg_917_reg[7]_0 ;
  output [7:0]\pixbuf_y_5_reg_906_reg[7]_0 ;
  output [7:0]\pixbuf_y_4_reg_900_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [1:0]Q;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg;
  input stream_out_hresampled_full_n;
  input stream_csc_empty_n;
  input [0:0]if_dout;
  input [7:0]\pixbuf_y_fu_158_reg[7]_0 ;
  input [7:0]\pixbuf_y_1_fu_162_reg[7]_0 ;
  input [7:0]\pixbuf_y_2_fu_166_reg[7]_0 ;
  input [7:0]\pixbuf_y_3_fu_170_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0502691_i_fu_146_reg[7]_0 ;
  input [23:0]out;
  input [7:0]\p_0_2_0_0_0699721_i_fu_138_reg[7]_1 ;
  input [7:0]\p_0_2_0_0_0698_i_fu_154_reg[7]_1 ;
  input [7:0]\p_0_1_0_0_0695717_i_fu_134_reg[7]_1 ;
  input [7:0]\p_0_1_0_0_0694_i_fu_150_reg[7]_1 ;
  input [11:0]\icmp_ln769_reg_872_reg[0]_0 ;
  input [10:0]\icmp_ln777_reg_882_reg[0]_0 ;
  input [7:0]\select_ln859_5_reg_937_reg[7]_0 ;
  input [7:0]\select_ln859_4_reg_932_reg[7]_0 ;
  input [7:0]\select_ln859_3_reg_927_reg[7]_0 ;
  input [7:0]\select_ln859_2_reg_922_reg[7]_0 ;
  input [7:0]\select_ln884_reg_952_reg[7]_0 ;
  input [7:0]\pix_rgb_reg_389_reg[7] ;
  input [7:0]\pix_444_1_reg_394_reg[7] ;
  input [7:0]\filt_res1_fu_76_reg[7]_0 ;
  input [7:0]\pix_444_reg_400_reg[7] ;
  input \addr_reg[1] ;
  input \odd_col_reg_876_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [8:1]add_ln891_fu_541_p2;
  wire [8:0]add_ln891_reg_942;
  wire \add_ln891_reg_942[4]_i_2_n_5 ;
  wire \add_ln891_reg_942[5]_i_2_n_5 ;
  wire \add_ln891_reg_942[6]_i_2_n_5 ;
  wire \add_ln891_reg_942[8]_i_2_n_5 ;
  wire [9:2]add_ln894_1_fu_699_p2;
  wire [8:1]add_ln894_fu_551_p2;
  wire [8:0]add_ln894_reg_947;
  wire \add_ln894_reg_947[4]_i_2_n_5 ;
  wire \add_ln894_reg_947[5]_i_2_n_5 ;
  wire \add_ln894_reg_947[6]_i_2_n_5 ;
  wire \add_ln894_reg_947[8]_i_2_n_5 ;
  wire \addr_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:3]ap_sig_allocacmp_x_1;
  wire cmp148_i_reg_886_pp0_iter1_reg;
  wire \cmp148_i_reg_886_reg_n_5_[0] ;
  wire [7:0]filt_res1_2_reg_957;
  wire \filt_res1_2_reg_957[1]_i_2_n_5 ;
  wire \filt_res1_2_reg_957[1]_i_3_n_5 ;
  wire \filt_res1_2_reg_957[1]_i_4_n_5 ;
  wire \filt_res1_2_reg_957[1]_i_5_n_5 ;
  wire \filt_res1_2_reg_957[1]_i_6_n_5 ;
  wire \filt_res1_2_reg_957[1]_i_7_n_5 ;
  wire \filt_res1_2_reg_957[5]_i_2_n_5 ;
  wire \filt_res1_2_reg_957[5]_i_3_n_5 ;
  wire \filt_res1_2_reg_957[5]_i_4_n_5 ;
  wire \filt_res1_2_reg_957[5]_i_5_n_5 ;
  wire \filt_res1_2_reg_957[5]_i_6_n_5 ;
  wire \filt_res1_2_reg_957[5]_i_7_n_5 ;
  wire \filt_res1_2_reg_957[5]_i_8_n_5 ;
  wire \filt_res1_2_reg_957[5]_i_9_n_5 ;
  wire \filt_res1_2_reg_957[7]_i_2_n_5 ;
  wire \filt_res1_2_reg_957[7]_i_3_n_5 ;
  wire \filt_res1_2_reg_957[7]_i_4_n_5 ;
  wire \filt_res1_2_reg_957_reg[1]_i_1_n_5 ;
  wire \filt_res1_2_reg_957_reg[1]_i_1_n_6 ;
  wire \filt_res1_2_reg_957_reg[1]_i_1_n_7 ;
  wire \filt_res1_2_reg_957_reg[1]_i_1_n_8 ;
  wire \filt_res1_2_reg_957_reg[5]_i_1_n_5 ;
  wire \filt_res1_2_reg_957_reg[5]_i_1_n_6 ;
  wire \filt_res1_2_reg_957_reg[5]_i_1_n_7 ;
  wire \filt_res1_2_reg_957_reg[5]_i_1_n_8 ;
  wire \filt_res1_2_reg_957_reg[7]_i_1_n_8 ;
  wire [7:0]\filt_res1_fu_76_reg[7] ;
  wire [7:0]\filt_res1_fu_76_reg[7]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg;
  wire icmp_ln769_fu_347_p2;
  wire icmp_ln769_fu_347_p2_carry_n_6;
  wire icmp_ln769_fu_347_p2_carry_n_7;
  wire icmp_ln769_fu_347_p2_carry_n_8;
  wire icmp_ln769_reg_872_pp0_iter1_reg;
  wire [0:0]\icmp_ln769_reg_872_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln769_reg_872_pp0_iter2_reg;
  wire [0:0]\icmp_ln769_reg_872_pp0_iter2_reg_reg[0]_0 ;
  wire [11:0]\icmp_ln769_reg_872_reg[0]_0 ;
  wire \icmp_ln769_reg_872_reg_n_5_[0] ;
  wire icmp_ln777_fu_373_p2;
  wire icmp_ln777_fu_373_p2_carry__0_n_8;
  wire icmp_ln777_fu_373_p2_carry_n_5;
  wire icmp_ln777_fu_373_p2_carry_n_6;
  wire icmp_ln777_fu_373_p2_carry_n_7;
  wire icmp_ln777_fu_373_p2_carry_n_8;
  wire icmp_ln777_reg_882;
  wire [10:0]\icmp_ln777_reg_882_reg[0]_0 ;
  wire [0:0]if_dout;
  wire [23:0]in;
  wire \mOutPtr[4]_i_4_n_5 ;
  wire \odd_col_reg_876_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire odd_col_reg_876_pp0_iter3_reg;
  wire \odd_col_reg_876_reg[0]_0 ;
  wire \odd_col_reg_876_reg_n_5_[0] ;
  wire [23:0]out;
  wire out_x_fu_363_p2_carry__0_n_5;
  wire out_x_fu_363_p2_carry__0_n_6;
  wire out_x_fu_363_p2_carry__0_n_7;
  wire out_x_fu_363_p2_carry__0_n_8;
  wire out_x_fu_363_p2_carry__1_n_5;
  wire out_x_fu_363_p2_carry__1_n_6;
  wire out_x_fu_363_p2_carry__1_n_7;
  wire out_x_fu_363_p2_carry__1_n_8;
  wire out_x_fu_363_p2_carry_n_12;
  wire out_x_fu_363_p2_carry_n_5;
  wire out_x_fu_363_p2_carry_n_6;
  wire out_x_fu_363_p2_carry_n_7;
  wire out_x_fu_363_p2_carry_n_8;
  wire [7:0]\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] ;
  wire [7:0]p_0_0_0_0_0502691_i_fu_146;
  wire p_0_0_0_0_0502691_i_fu_146_0;
  wire [7:0]\p_0_0_0_0_0502691_i_fu_146_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] ;
  wire [7:0]p_0_1_0_0_0694_i_fu_150;
  wire [7:0]\p_0_1_0_0_0694_i_fu_150_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0694_i_fu_150_reg[7]_1 ;
  wire p_0_1_0_0_0695717_i_fu_134;
  wire [7:0]\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0695717_i_fu_134_reg[7]_1 ;
  wire [7:0]p_0_2_0_0_0698_i_fu_154;
  wire [7:0]\p_0_2_0_0_0698_i_fu_154_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_0698_i_fu_154_reg[7]_1 ;
  wire [7:0]\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_0699721_i_fu_138_reg[7]_1 ;
  wire p_0_in;
  wire [7:0]p_1_in;
  wire p_9_in;
  wire [7:0]\pix_444_1_reg_394_reg[7] ;
  wire [7:0]\pix_444_reg_400_reg[7] ;
  wire [7:0]\pix_rgb_reg_389_reg[7] ;
  wire [7:0]pixbuf_y_1_fu_162;
  wire [7:0]\pixbuf_y_1_fu_162_reg[7]_0 ;
  wire [7:0]pixbuf_y_2_fu_166;
  wire [7:0]\pixbuf_y_2_fu_166_reg[7]_0 ;
  wire [7:0]pixbuf_y_3_fu_170;
  wire [7:0]\pixbuf_y_3_fu_170_reg[7]_0 ;
  wire pixbuf_y_4_reg_9000;
  wire [7:0]\pixbuf_y_4_reg_900_reg[7]_0 ;
  wire [7:0]\pixbuf_y_5_reg_906_reg[7]_0 ;
  wire [7:0]\pixbuf_y_6_reg_911_reg[7]_0 ;
  wire [7:0]\pixbuf_y_7_reg_917_reg[7]_0 ;
  wire [7:0]pixbuf_y_fu_158;
  wire [7:0]\pixbuf_y_fu_158_reg[7]_0 ;
  wire push;
  wire [7:0]select_ln859_2_fu_509_p3;
  wire [7:0]select_ln859_2_reg_922;
  wire [7:0]\select_ln859_2_reg_922_reg[7]_0 ;
  wire [7:0]select_ln859_3_fu_516_p3;
  wire [7:0]\select_ln859_3_reg_927_reg[7]_0 ;
  wire [7:0]select_ln859_4_fu_523_p3;
  wire [7:0]select_ln859_4_reg_932;
  wire [7:0]\select_ln859_4_reg_932_reg[7]_0 ;
  wire [7:0]select_ln859_5_fu_530_p3;
  wire [7:0]\select_ln859_5_reg_937_reg[7]_0 ;
  wire [7:0]select_ln884_fu_641_p3;
  wire [7:0]select_ln884_reg_952;
  wire [7:0]\select_ln884_reg_952_reg[7]_0 ;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_din_local1__0;
  wire stream_out_hresampled_full_n;
  wire [7:0]tmp_1_reg_962;
  wire \tmp_1_reg_962[1]_i_2_n_5 ;
  wire \tmp_1_reg_962[1]_i_3_n_5 ;
  wire \tmp_1_reg_962[1]_i_4_n_5 ;
  wire \tmp_1_reg_962[1]_i_5_n_5 ;
  wire \tmp_1_reg_962[1]_i_6_n_5 ;
  wire \tmp_1_reg_962[1]_i_7_n_5 ;
  wire \tmp_1_reg_962[5]_i_2_n_5 ;
  wire \tmp_1_reg_962[5]_i_3_n_5 ;
  wire \tmp_1_reg_962[5]_i_4_n_5 ;
  wire \tmp_1_reg_962[5]_i_5_n_5 ;
  wire \tmp_1_reg_962[5]_i_6_n_5 ;
  wire \tmp_1_reg_962[5]_i_7_n_5 ;
  wire \tmp_1_reg_962[5]_i_8_n_5 ;
  wire \tmp_1_reg_962[5]_i_9_n_5 ;
  wire \tmp_1_reg_962[7]_i_2_n_5 ;
  wire \tmp_1_reg_962[7]_i_3_n_5 ;
  wire \tmp_1_reg_962[7]_i_4_n_5 ;
  wire \tmp_1_reg_962_reg[1]_i_1_n_5 ;
  wire \tmp_1_reg_962_reg[1]_i_1_n_6 ;
  wire \tmp_1_reg_962_reg[1]_i_1_n_7 ;
  wire \tmp_1_reg_962_reg[1]_i_1_n_8 ;
  wire \tmp_1_reg_962_reg[5]_i_1_n_5 ;
  wire \tmp_1_reg_962_reg[5]_i_1_n_6 ;
  wire \tmp_1_reg_962_reg[5]_i_1_n_7 ;
  wire \tmp_1_reg_962_reg[5]_i_1_n_8 ;
  wire \tmp_1_reg_962_reg[7]_i_1_n_8 ;
  wire tmp_reg_896;
  wire tmp_reg_896_pp0_iter1_reg;
  wire tmp_reg_896_pp0_iter2_reg;
  wire tmp_reg_896_pp0_iter3_reg;
  wire [11:0]x_2_fu_353_p2;
  wire x_fu_142;
  wire \x_fu_142_reg_n_5_[0] ;
  wire \x_fu_142_reg_n_5_[10] ;
  wire \x_fu_142_reg_n_5_[11] ;
  wire \x_fu_142_reg_n_5_[1] ;
  wire \x_fu_142_reg_n_5_[2] ;
  wire \x_fu_142_reg_n_5_[3] ;
  wire \x_fu_142_reg_n_5_[4] ;
  wire \x_fu_142_reg_n_5_[5] ;
  wire \x_fu_142_reg_n_5_[6] ;
  wire \x_fu_142_reg_n_5_[7] ;
  wire \x_fu_142_reg_n_5_[8] ;
  wire \x_fu_142_reg_n_5_[9] ;
  wire [8:1]zext_ln890_1_fu_657_p1;
  wire [1:1]zext_ln891_fu_537_p1;
  wire [0:0]zext_ln891_fu_537_p1__0;
  wire [8:1]zext_ln893_1_fu_686_p1;
  wire [1:1]zext_ln894_fu_547_p1;
  wire [0:0]zext_ln894_fu_547_p1__0;
  wire [1:0]\NLW_filt_res1_2_reg_957_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_filt_res1_2_reg_957_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_filt_res1_2_reg_957_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln769_fu_347_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln777_fu_373_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln777_fu_373_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln777_fu_373_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_363_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_363_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_363_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_363_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_363_p2_carry__2_O_UNCONNECTED;
  wire [1:0]\NLW_tmp_1_reg_962_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_1_reg_962_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_1_reg_962_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__2 
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(select_ln884_reg_952[0]),
        .I1(if_dout),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_reg_389_reg[7] [0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h77F7FFFF)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_21),
        .I1(Q[1]),
        .I2(\mOutPtr[4]_i_4_n_5 ),
        .I3(stream_csc_empty_n),
        .I4(stream_out_hresampled_full_n),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__1 
       (.I0(\pix_444_1_reg_394_reg[7] [2]),
        .I1(tmp_1_reg_962[2]),
        .I2(\filt_res1_fu_76_reg[7]_0 [2]),
        .I3(stream_out_hresampled_din_local1__0),
        .I4(odd_col_reg_876_pp0_iter3_reg),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__1 
       (.I0(\pix_444_1_reg_394_reg[7] [3]),
        .I1(tmp_1_reg_962[3]),
        .I2(\filt_res1_fu_76_reg[7]_0 [3]),
        .I3(stream_out_hresampled_din_local1__0),
        .I4(odd_col_reg_876_pp0_iter3_reg),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__1 
       (.I0(\pix_444_1_reg_394_reg[7] [4]),
        .I1(tmp_1_reg_962[4]),
        .I2(\filt_res1_fu_76_reg[7]_0 [4]),
        .I3(stream_out_hresampled_din_local1__0),
        .I4(odd_col_reg_876_pp0_iter3_reg),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__1 
       (.I0(\pix_444_1_reg_394_reg[7] [5]),
        .I1(tmp_1_reg_962[5]),
        .I2(\filt_res1_fu_76_reg[7]_0 [5]),
        .I3(stream_out_hresampled_din_local1__0),
        .I4(odd_col_reg_876_pp0_iter3_reg),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__1 
       (.I0(\pix_444_1_reg_394_reg[7] [6]),
        .I1(tmp_1_reg_962[6]),
        .I2(\filt_res1_fu_76_reg[7]_0 [6]),
        .I3(stream_out_hresampled_din_local1__0),
        .I4(odd_col_reg_876_pp0_iter3_reg),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__1 
       (.I0(\pix_444_1_reg_394_reg[7] [7]),
        .I1(tmp_1_reg_962[7]),
        .I2(\filt_res1_fu_76_reg[7]_0 [7]),
        .I3(stream_out_hresampled_din_local1__0),
        .I4(odd_col_reg_876_pp0_iter3_reg),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__1 
       (.I0(\pix_444_reg_400_reg[7] [0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(if_dout),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__1 
       (.I0(\pix_444_reg_400_reg[7] [1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(if_dout),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__1 
       (.I0(\pix_444_reg_400_reg[7] [2]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(if_dout),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__1 
       (.I0(\pix_444_reg_400_reg[7] [3]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(if_dout),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__1 
       (.I0(select_ln884_reg_952[1]),
        .I1(if_dout),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_reg_389_reg[7] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__1 
       (.I0(\pix_444_reg_400_reg[7] [4]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(if_dout),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__1 
       (.I0(\pix_444_reg_400_reg[7] [5]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(if_dout),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__1 
       (.I0(\pix_444_reg_400_reg[7] [6]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(if_dout),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__1 
       (.I0(\pix_444_reg_400_reg[7] [7]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(if_dout),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__1 
       (.I0(select_ln884_reg_952[2]),
        .I1(if_dout),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_reg_389_reg[7] [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__1 
       (.I0(select_ln884_reg_952[3]),
        .I1(if_dout),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_reg_389_reg[7] [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__1 
       (.I0(select_ln884_reg_952[4]),
        .I1(if_dout),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_reg_389_reg[7] [4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__1 
       (.I0(select_ln884_reg_952[5]),
        .I1(if_dout),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_reg_389_reg[7] [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__1 
       (.I0(select_ln884_reg_952[6]),
        .I1(if_dout),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_reg_389_reg[7] [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__1 
       (.I0(select_ln884_reg_952[7]),
        .I1(if_dout),
        .I2(tmp_reg_896_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_reg_389_reg[7] [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__1 
       (.I0(\pix_444_1_reg_394_reg[7] [0]),
        .I1(tmp_1_reg_962[0]),
        .I2(\filt_res1_fu_76_reg[7]_0 [0]),
        .I3(stream_out_hresampled_din_local1__0),
        .I4(odd_col_reg_876_pp0_iter3_reg),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG_reg[15][8]_srl16_i_2__0 
       (.I0(if_dout),
        .I1(tmp_reg_896_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(stream_out_hresampled_din_local1__0));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__1 
       (.I0(\pix_444_1_reg_394_reg[7] [1]),
        .I1(tmp_1_reg_962[1]),
        .I2(\filt_res1_fu_76_reg[7]_0 [1]),
        .I3(stream_out_hresampled_din_local1__0),
        .I4(odd_col_reg_876_pp0_iter3_reg),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln891_reg_942[0]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[0]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [0]),
        .O(zext_ln891_fu_537_p1__0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln891_reg_942[1]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(p_0_1_0_0_0694_i_fu_150[1]),
        .O(add_ln891_fu_541_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln891_reg_942[2]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [1]),
        .I1(p_0_1_0_0_0694_i_fu_150[1]),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [2]),
        .I3(cmp148_i_reg_886_pp0_iter1_reg),
        .I4(p_0_1_0_0_0694_i_fu_150[2]),
        .O(add_ln891_fu_541_p2[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln891_reg_942[3]_i_1 
       (.I0(zext_ln891_fu_537_p1),
        .I1(p_0_1_0_0_0694_i_fu_150[2]),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [2]),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [3]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_1_0_0_0694_i_fu_150[3]),
        .O(add_ln891_fu_541_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln891_reg_942[3]_i_2 
       (.I0(p_0_1_0_0_0694_i_fu_150[1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [1]),
        .O(zext_ln891_fu_537_p1));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln891_reg_942[4]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[3]),
        .I1(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [3]),
        .I2(\add_ln891_reg_942[4]_i_2_n_5 ),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [4]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_1_0_0_0694_i_fu_150[4]),
        .O(add_ln891_fu_541_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \add_ln891_reg_942[4]_i_2 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [2]),
        .I1(p_0_1_0_0_0694_i_fu_150[2]),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [1]),
        .I3(cmp148_i_reg_886_pp0_iter1_reg),
        .I4(p_0_1_0_0_0694_i_fu_150[1]),
        .O(\add_ln891_reg_942[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln891_reg_942[5]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[4]),
        .I1(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [4]),
        .I2(\add_ln891_reg_942[5]_i_2_n_5 ),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [5]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_1_0_0_0694_i_fu_150[5]),
        .O(add_ln891_fu_541_p2[5]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \add_ln891_reg_942[5]_i_2 
       (.I0(zext_ln891_fu_537_p1),
        .I1(p_0_1_0_0_0694_i_fu_150[2]),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [2]),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [3]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_1_0_0_0694_i_fu_150[3]),
        .O(\add_ln891_reg_942[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \add_ln891_reg_942[6]_i_1 
       (.I0(\add_ln891_reg_942[6]_i_2_n_5 ),
        .I1(p_0_1_0_0_0694_i_fu_150[5]),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [5]),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [6]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_1_0_0_0694_i_fu_150[6]),
        .O(add_ln891_fu_541_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln891_reg_942[6]_i_2 
       (.I0(p_0_1_0_0_0694_i_fu_150[3]),
        .I1(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [3]),
        .I2(\add_ln891_reg_942[4]_i_2_n_5 ),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [4]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_1_0_0_0694_i_fu_150[4]),
        .O(\add_ln891_reg_942[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln891_reg_942[7]_i_1 
       (.I0(\add_ln891_reg_942[8]_i_2_n_5 ),
        .I1(p_0_1_0_0_0694_i_fu_150[6]),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [6]),
        .I3(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [7]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_1_0_0_0694_i_fu_150[7]),
        .O(add_ln891_fu_541_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln891_reg_942[8]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [7]),
        .I1(p_0_1_0_0_0694_i_fu_150[7]),
        .I2(\add_ln891_reg_942[8]_i_2_n_5 ),
        .I3(p_0_1_0_0_0694_i_fu_150[6]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [6]),
        .O(add_ln891_fu_541_p2[8]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \add_ln891_reg_942[8]_i_2 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [5]),
        .I1(p_0_1_0_0_0694_i_fu_150[5]),
        .I2(p_0_1_0_0_0694_i_fu_150[4]),
        .I3(cmp148_i_reg_886_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [4]),
        .I5(\add_ln891_reg_942[5]_i_2_n_5 ),
        .O(\add_ln891_reg_942[8]_i_2_n_5 ));
  FDRE \add_ln891_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln891_fu_537_p1__0),
        .Q(add_ln891_reg_942[0]),
        .R(1'b0));
  FDRE \add_ln891_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln891_fu_541_p2[1]),
        .Q(add_ln891_reg_942[1]),
        .R(1'b0));
  FDRE \add_ln891_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln891_fu_541_p2[2]),
        .Q(add_ln891_reg_942[2]),
        .R(1'b0));
  FDRE \add_ln891_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln891_fu_541_p2[3]),
        .Q(add_ln891_reg_942[3]),
        .R(1'b0));
  FDRE \add_ln891_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln891_fu_541_p2[4]),
        .Q(add_ln891_reg_942[4]),
        .R(1'b0));
  FDRE \add_ln891_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln891_fu_541_p2[5]),
        .Q(add_ln891_reg_942[5]),
        .R(1'b0));
  FDRE \add_ln891_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln891_fu_541_p2[6]),
        .Q(add_ln891_reg_942[6]),
        .R(1'b0));
  FDRE \add_ln891_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln891_fu_541_p2[7]),
        .Q(add_ln891_reg_942[7]),
        .R(1'b0));
  FDRE \add_ln891_reg_942_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln891_fu_541_p2[8]),
        .Q(add_ln891_reg_942[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln894_reg_947[0]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[0]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [0]),
        .O(zext_ln894_fu_547_p1__0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln894_reg_947[1]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(p_0_2_0_0_0698_i_fu_154[1]),
        .O(add_ln894_fu_551_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln894_reg_947[2]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [1]),
        .I1(p_0_2_0_0_0698_i_fu_154[1]),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [2]),
        .I3(cmp148_i_reg_886_pp0_iter1_reg),
        .I4(p_0_2_0_0_0698_i_fu_154[2]),
        .O(add_ln894_fu_551_p2[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln894_reg_947[3]_i_1 
       (.I0(zext_ln894_fu_547_p1),
        .I1(p_0_2_0_0_0698_i_fu_154[2]),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [2]),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [3]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_2_0_0_0698_i_fu_154[3]),
        .O(add_ln894_fu_551_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln894_reg_947[3]_i_2 
       (.I0(p_0_2_0_0_0698_i_fu_154[1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [1]),
        .O(zext_ln894_fu_547_p1));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln894_reg_947[4]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[3]),
        .I1(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [3]),
        .I2(\add_ln894_reg_947[4]_i_2_n_5 ),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [4]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_2_0_0_0698_i_fu_154[4]),
        .O(add_ln894_fu_551_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \add_ln894_reg_947[4]_i_2 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [2]),
        .I1(p_0_2_0_0_0698_i_fu_154[2]),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [1]),
        .I3(cmp148_i_reg_886_pp0_iter1_reg),
        .I4(p_0_2_0_0_0698_i_fu_154[1]),
        .O(\add_ln894_reg_947[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln894_reg_947[5]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[4]),
        .I1(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [4]),
        .I2(\add_ln894_reg_947[5]_i_2_n_5 ),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [5]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_2_0_0_0698_i_fu_154[5]),
        .O(add_ln894_fu_551_p2[5]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \add_ln894_reg_947[5]_i_2 
       (.I0(zext_ln894_fu_547_p1),
        .I1(p_0_2_0_0_0698_i_fu_154[2]),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [2]),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [3]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_2_0_0_0698_i_fu_154[3]),
        .O(\add_ln894_reg_947[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \add_ln894_reg_947[6]_i_1 
       (.I0(\add_ln894_reg_947[6]_i_2_n_5 ),
        .I1(p_0_2_0_0_0698_i_fu_154[5]),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [5]),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [6]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_2_0_0_0698_i_fu_154[6]),
        .O(add_ln894_fu_551_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln894_reg_947[6]_i_2 
       (.I0(p_0_2_0_0_0698_i_fu_154[3]),
        .I1(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [3]),
        .I2(\add_ln894_reg_947[4]_i_2_n_5 ),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [4]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_2_0_0_0698_i_fu_154[4]),
        .O(\add_ln894_reg_947[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln894_reg_947[7]_i_1 
       (.I0(\add_ln894_reg_947[8]_i_2_n_5 ),
        .I1(p_0_2_0_0_0698_i_fu_154[6]),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [6]),
        .I3(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [7]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(p_0_2_0_0_0698_i_fu_154[7]),
        .O(add_ln894_fu_551_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln894_reg_947[8]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [7]),
        .I1(p_0_2_0_0_0698_i_fu_154[7]),
        .I2(\add_ln894_reg_947[8]_i_2_n_5 ),
        .I3(p_0_2_0_0_0698_i_fu_154[6]),
        .I4(cmp148_i_reg_886_pp0_iter1_reg),
        .I5(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [6]),
        .O(add_ln894_fu_551_p2[8]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \add_ln894_reg_947[8]_i_2 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [5]),
        .I1(p_0_2_0_0_0698_i_fu_154[5]),
        .I2(p_0_2_0_0_0698_i_fu_154[4]),
        .I3(cmp148_i_reg_886_pp0_iter1_reg),
        .I4(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [4]),
        .I5(\add_ln894_reg_947[5]_i_2_n_5 ),
        .O(\add_ln894_reg_947[8]_i_2_n_5 ));
  FDRE \add_ln894_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln894_fu_547_p1__0),
        .Q(add_ln894_reg_947[0]),
        .R(1'b0));
  FDRE \add_ln894_reg_947_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_fu_551_p2[1]),
        .Q(add_ln894_reg_947[1]),
        .R(1'b0));
  FDRE \add_ln894_reg_947_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_fu_551_p2[2]),
        .Q(add_ln894_reg_947[2]),
        .R(1'b0));
  FDRE \add_ln894_reg_947_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_fu_551_p2[3]),
        .Q(add_ln894_reg_947[3]),
        .R(1'b0));
  FDRE \add_ln894_reg_947_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_fu_551_p2[4]),
        .Q(add_ln894_reg_947[4]),
        .R(1'b0));
  FDRE \add_ln894_reg_947_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_fu_551_p2[5]),
        .Q(add_ln894_reg_947[5]),
        .R(1'b0));
  FDRE \add_ln894_reg_947_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_fu_551_p2[6]),
        .Q(add_ln894_reg_947[6]),
        .R(1'b0));
  FDRE \add_ln894_reg_947_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_fu_551_p2[7]),
        .Q(add_ln894_reg_947[7]),
        .R(1'b0));
  FDRE \add_ln894_reg_947_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_fu_551_p2[8]),
        .Q(add_ln894_reg_947[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_block_pp0_stage0_01001),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln769_reg_872_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \cmp148_i_reg_886_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp148_i_reg_886_reg_n_5_[0] ),
        .Q(cmp148_i_reg_886_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp148_i_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\cmp148_i_reg_886_reg_n_5_[0] ),
        .R(1'b0));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_2_reg_957[1]_i_2 
       (.I0(select_ln859_2_reg_922[2]),
        .I1(add_ln894_reg_947[2]),
        .I2(zext_ln893_1_fu_686_p1[2]),
        .O(\filt_res1_2_reg_957[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \filt_res1_2_reg_957[1]_i_3 
       (.I0(zext_ln893_1_fu_686_p1[2]),
        .I1(select_ln859_2_reg_922[2]),
        .I2(add_ln894_reg_947[2]),
        .O(\filt_res1_2_reg_957[1]_i_3_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_2_reg_957[1]_i_4 
       (.I0(select_ln859_2_reg_922[3]),
        .I1(add_ln894_reg_947[3]),
        .I2(zext_ln893_1_fu_686_p1[3]),
        .I3(\filt_res1_2_reg_957[1]_i_2_n_5 ),
        .O(\filt_res1_2_reg_957[1]_i_4_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \filt_res1_2_reg_957[1]_i_5 
       (.I0(select_ln859_2_reg_922[2]),
        .I1(add_ln894_reg_947[2]),
        .I2(zext_ln893_1_fu_686_p1[2]),
        .I3(add_ln894_reg_947[1]),
        .I4(select_ln859_2_reg_922[1]),
        .O(\filt_res1_2_reg_957[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \filt_res1_2_reg_957[1]_i_6 
       (.I0(select_ln859_2_reg_922[1]),
        .I1(add_ln894_reg_947[1]),
        .I2(zext_ln893_1_fu_686_p1[1]),
        .O(\filt_res1_2_reg_957[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \filt_res1_2_reg_957[1]_i_7 
       (.I0(add_ln894_reg_947[0]),
        .I1(select_ln859_2_reg_922[0]),
        .O(\filt_res1_2_reg_957[1]_i_7_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_2_reg_957[5]_i_2 
       (.I0(select_ln859_2_reg_922[6]),
        .I1(add_ln894_reg_947[6]),
        .I2(zext_ln893_1_fu_686_p1[6]),
        .O(\filt_res1_2_reg_957[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_2_reg_957[5]_i_3 
       (.I0(select_ln859_2_reg_922[5]),
        .I1(add_ln894_reg_947[5]),
        .I2(zext_ln893_1_fu_686_p1[5]),
        .O(\filt_res1_2_reg_957[5]_i_3_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_2_reg_957[5]_i_4 
       (.I0(select_ln859_2_reg_922[4]),
        .I1(add_ln894_reg_947[4]),
        .I2(zext_ln893_1_fu_686_p1[4]),
        .O(\filt_res1_2_reg_957[5]_i_4_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_2_reg_957[5]_i_5 
       (.I0(select_ln859_2_reg_922[3]),
        .I1(add_ln894_reg_947[3]),
        .I2(zext_ln893_1_fu_686_p1[3]),
        .O(\filt_res1_2_reg_957[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_2_reg_957[5]_i_6 
       (.I0(\filt_res1_2_reg_957[5]_i_2_n_5 ),
        .I1(add_ln894_reg_947[7]),
        .I2(select_ln859_2_reg_922[7]),
        .I3(zext_ln893_1_fu_686_p1[7]),
        .O(\filt_res1_2_reg_957[5]_i_6_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_2_reg_957[5]_i_7 
       (.I0(select_ln859_2_reg_922[6]),
        .I1(add_ln894_reg_947[6]),
        .I2(zext_ln893_1_fu_686_p1[6]),
        .I3(\filt_res1_2_reg_957[5]_i_3_n_5 ),
        .O(\filt_res1_2_reg_957[5]_i_7_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_2_reg_957[5]_i_8 
       (.I0(select_ln859_2_reg_922[5]),
        .I1(add_ln894_reg_947[5]),
        .I2(zext_ln893_1_fu_686_p1[5]),
        .I3(\filt_res1_2_reg_957[5]_i_4_n_5 ),
        .O(\filt_res1_2_reg_957[5]_i_8_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_2_reg_957[5]_i_9 
       (.I0(select_ln859_2_reg_922[4]),
        .I1(add_ln894_reg_947[4]),
        .I2(zext_ln893_1_fu_686_p1[4]),
        .I3(\filt_res1_2_reg_957[5]_i_5_n_5 ),
        .O(\filt_res1_2_reg_957[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_2_reg_957[7]_i_2 
       (.I0(select_ln859_2_reg_922[7]),
        .I1(add_ln894_reg_947[7]),
        .I2(zext_ln893_1_fu_686_p1[7]),
        .O(\filt_res1_2_reg_957[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \filt_res1_2_reg_957[7]_i_3 
       (.I0(add_ln894_reg_947[8]),
        .I1(zext_ln893_1_fu_686_p1[8]),
        .O(\filt_res1_2_reg_957[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \filt_res1_2_reg_957[7]_i_4 
       (.I0(zext_ln893_1_fu_686_p1[7]),
        .I1(add_ln894_reg_947[7]),
        .I2(select_ln859_2_reg_922[7]),
        .I3(add_ln894_reg_947[8]),
        .I4(zext_ln893_1_fu_686_p1[8]),
        .O(\filt_res1_2_reg_957[7]_i_4_n_5 ));
  FDRE \filt_res1_2_reg_957_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_1_fu_699_p2[2]),
        .Q(filt_res1_2_reg_957[0]),
        .R(1'b0));
  FDRE \filt_res1_2_reg_957_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_1_fu_699_p2[3]),
        .Q(filt_res1_2_reg_957[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_2_reg_957_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\filt_res1_2_reg_957_reg[1]_i_1_n_5 ,\filt_res1_2_reg_957_reg[1]_i_1_n_6 ,\filt_res1_2_reg_957_reg[1]_i_1_n_7 ,\filt_res1_2_reg_957_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\filt_res1_2_reg_957[1]_i_2_n_5 ,\filt_res1_2_reg_957[1]_i_3_n_5 ,zext_ln893_1_fu_686_p1[1],add_ln894_reg_947[0]}),
        .O({add_ln894_1_fu_699_p2[3:2],\NLW_filt_res1_2_reg_957_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\filt_res1_2_reg_957[1]_i_4_n_5 ,\filt_res1_2_reg_957[1]_i_5_n_5 ,\filt_res1_2_reg_957[1]_i_6_n_5 ,\filt_res1_2_reg_957[1]_i_7_n_5 }));
  FDRE \filt_res1_2_reg_957_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_1_fu_699_p2[4]),
        .Q(filt_res1_2_reg_957[2]),
        .R(1'b0));
  FDRE \filt_res1_2_reg_957_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_1_fu_699_p2[5]),
        .Q(filt_res1_2_reg_957[3]),
        .R(1'b0));
  FDRE \filt_res1_2_reg_957_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_1_fu_699_p2[6]),
        .Q(filt_res1_2_reg_957[4]),
        .R(1'b0));
  FDRE \filt_res1_2_reg_957_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_1_fu_699_p2[7]),
        .Q(filt_res1_2_reg_957[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_2_reg_957_reg[5]_i_1 
       (.CI(\filt_res1_2_reg_957_reg[1]_i_1_n_5 ),
        .CO({\filt_res1_2_reg_957_reg[5]_i_1_n_5 ,\filt_res1_2_reg_957_reg[5]_i_1_n_6 ,\filt_res1_2_reg_957_reg[5]_i_1_n_7 ,\filt_res1_2_reg_957_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\filt_res1_2_reg_957[5]_i_2_n_5 ,\filt_res1_2_reg_957[5]_i_3_n_5 ,\filt_res1_2_reg_957[5]_i_4_n_5 ,\filt_res1_2_reg_957[5]_i_5_n_5 }),
        .O(add_ln894_1_fu_699_p2[7:4]),
        .S({\filt_res1_2_reg_957[5]_i_6_n_5 ,\filt_res1_2_reg_957[5]_i_7_n_5 ,\filt_res1_2_reg_957[5]_i_8_n_5 ,\filt_res1_2_reg_957[5]_i_9_n_5 }));
  FDRE \filt_res1_2_reg_957_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_1_fu_699_p2[8]),
        .Q(filt_res1_2_reg_957[6]),
        .R(1'b0));
  FDRE \filt_res1_2_reg_957_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln894_1_fu_699_p2[9]),
        .Q(filt_res1_2_reg_957[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_2_reg_957_reg[7]_i_1 
       (.CI(\filt_res1_2_reg_957_reg[5]_i_1_n_5 ),
        .CO({\NLW_filt_res1_2_reg_957_reg[7]_i_1_CO_UNCONNECTED [3:1],\filt_res1_2_reg_957_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\filt_res1_2_reg_957[7]_i_2_n_5 }),
        .O({\NLW_filt_res1_2_reg_957_reg[7]_i_1_O_UNCONNECTED [3:2],add_ln894_1_fu_699_p2[9:8]}),
        .S({1'b0,1'b0,\filt_res1_2_reg_957[7]_i_3_n_5 ,\filt_res1_2_reg_957[7]_i_4_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[0]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [0]),
        .I1(odd_col_reg_876_pp0_iter3_reg),
        .I2(filt_res1_2_reg_957[0]),
        .O(\filt_res1_fu_76_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[1]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [1]),
        .I1(odd_col_reg_876_pp0_iter3_reg),
        .I2(filt_res1_2_reg_957[1]),
        .O(\filt_res1_fu_76_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[2]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [2]),
        .I1(odd_col_reg_876_pp0_iter3_reg),
        .I2(filt_res1_2_reg_957[2]),
        .O(\filt_res1_fu_76_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[3]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [3]),
        .I1(odd_col_reg_876_pp0_iter3_reg),
        .I2(filt_res1_2_reg_957[3]),
        .O(\filt_res1_fu_76_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[4]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [4]),
        .I1(odd_col_reg_876_pp0_iter3_reg),
        .I2(filt_res1_2_reg_957[4]),
        .O(\filt_res1_fu_76_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[5]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [5]),
        .I1(odd_col_reg_876_pp0_iter3_reg),
        .I2(filt_res1_2_reg_957[5]),
        .O(\filt_res1_fu_76_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[6]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [6]),
        .I1(odd_col_reg_876_pp0_iter3_reg),
        .I2(filt_res1_2_reg_957[6]),
        .O(\filt_res1_fu_76_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \filt_res1_fu_76[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[7]_i_2 
       (.I0(\filt_res1_fu_76_reg[7]_0 [7]),
        .I1(odd_col_reg_876_pp0_iter3_reg),
        .I2(filt_res1_2_reg_957[7]),
        .O(\filt_res1_fu_76_reg[7] [7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d868_csc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln769_fu_347_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,ap_sig_allocacmp_x_1[9],flow_control_loop_pipe_sequential_init_U_n_11}),
        .E(p_0_0_0_0_0502691_i_fu_146_0),
        .\HwReg_width_read_reg_518_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117}),
        .\HwReg_width_read_reg_518_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(flow_control_loop_pipe_sequential_init_U_n_21),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(p_0_1_0_0_0695717_i_fu_134),
        .ap_loop_init_int_reg_1({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp148_i_reg_886_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\cmp148_i_reg_886_reg[0]_0 (\cmp148_i_reg_886_reg_n_5_[0] ),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_ready(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_ready),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg(x_fu_142),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121}),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg_1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194_ap_start_reg_reg),
        .icmp_ln769_reg_872_pp0_iter1_reg(icmp_ln769_reg_872_pp0_iter1_reg),
        .\icmp_ln769_reg_872_reg[0] (\icmp_ln769_reg_872_reg[0]_0 ),
        .icmp_ln777_reg_882(icmp_ln777_reg_882),
        .\icmp_ln777_reg_882_reg[0] ({\x_fu_142_reg_n_5_[11] ,\x_fu_142_reg_n_5_[10] ,\x_fu_142_reg_n_5_[9] ,\x_fu_142_reg_n_5_[8] ,\x_fu_142_reg_n_5_[7] ,\x_fu_142_reg_n_5_[6] ,\x_fu_142_reg_n_5_[5] ,\x_fu_142_reg_n_5_[4] ,\x_fu_142_reg_n_5_[3] ,\x_fu_142_reg_n_5_[2] ,\x_fu_142_reg_n_5_[1] ,\x_fu_142_reg_n_5_[0] }),
        .\icmp_ln777_reg_882_reg[0]_0 (\icmp_ln777_reg_882_reg[0]_0 ),
        .if_dout(if_dout),
        .\odd_col_reg_876_reg[0] (\odd_col_reg_876_reg[0]_0 ),
        .out(out),
        .\p_0_0_0_0_0502691_i_fu_146_reg[0] (\icmp_ln769_reg_872_reg_n_5_[0] ),
        .\p_0_0_0_0_0502691_i_fu_146_reg[7] (\p_0_0_0_0_0502691_i_fu_146_reg[7]_0 ),
        .\p_0_0_0_0_0502692_lcssa738_i_fu_92_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .\p_0_1_0_0_0694_i_fu_150_reg[7] (\p_0_1_0_0_0694_i_fu_150_reg[7]_1 ),
        .\p_0_1_0_0_0695715_lcssa764_i_fu_120_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .\p_0_1_0_0_0695717_i_fu_134_reg[7] (\p_0_1_0_0_0695717_i_fu_134_reg[7]_1 ),
        .\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 (p_0_1_0_0_0694_i_fu_150),
        .\p_0_1_0_0_0695_lcssa741_i_fu_96_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93}),
        .\p_0_2_0_0_0698_i_fu_154_reg[7] (\p_0_2_0_0_0698_i_fu_154_reg[7]_1 ),
        .\p_0_2_0_0_0699719_lcssa767_i_fu_124_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}),
        .\p_0_2_0_0_0699721_i_fu_138_reg[7] (\p_0_2_0_0_0699721_i_fu_138_reg[7]_1 ),
        .\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 (p_0_2_0_0_0698_i_fu_154),
        .\p_0_2_0_0_0699_lcssa744_i_fu_100_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77}),
        .\pixbuf_y_11_load_reg_543_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\pixbuf_y_12_load_reg_548_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\pixbuf_y_13_load_reg_553_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .\pixbuf_y_14_fu_144_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}),
        .\pixbuf_y_1_fu_162_reg[7] (\pixbuf_y_1_fu_162_reg[7]_0 ),
        .\pixbuf_y_1_fu_162_reg[7]_0 (pixbuf_y_2_fu_166),
        .\pixbuf_y_2_fu_166_reg[7] (\pixbuf_y_2_fu_166_reg[7]_0 ),
        .\pixbuf_y_2_fu_166_reg[7]_0 (pixbuf_y_3_fu_170),
        .\pixbuf_y_3_fu_170_reg[7] (\pixbuf_y_3_fu_170_reg[7]_0 ),
        .\pixbuf_y_3_fu_170_reg[7]_0 (p_0_0_0_0_0502691_i_fu_146),
        .\pixbuf_y_fu_158_reg[7] (\pixbuf_y_fu_158_reg[7]_0 ),
        .\pixbuf_y_fu_158_reg[7]_0 (pixbuf_y_1_fu_162),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .tmp_reg_896_pp0_iter1_reg(tmp_reg_896_pp0_iter1_reg),
        .tmp_reg_896_pp0_iter3_reg(tmp_reg_896_pp0_iter3_reg),
        .\x_fu_142_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .\x_fu_142_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .\x_fu_142_reg[11]_0 (x_2_fu_353_p2),
        .\x_fu_142_reg[3] ({ap_sig_allocacmp_x_1[3],flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .\x_fu_142_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138}));
  CARRY4 icmp_ln769_fu_347_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln769_fu_347_p2,icmp_ln769_fu_347_p2_carry_n_6,icmp_ln769_fu_347_p2_carry_n_7,icmp_ln769_fu_347_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln769_fu_347_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97}));
  FDRE \icmp_ln769_reg_872_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln769_reg_872_reg_n_5_[0] ),
        .Q(icmp_ln769_reg_872_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln769_reg_872_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln769_reg_872_pp0_iter1_reg),
        .Q(icmp_ln769_reg_872_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln769_reg_872_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln769_fu_347_p2),
        .Q(\icmp_ln769_reg_872_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln777_fu_373_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln777_fu_373_p2_carry_n_5,icmp_ln777_fu_373_p2_carry_n_6,icmp_ln777_fu_373_p2_carry_n_7,icmp_ln777_fu_373_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113}),
        .O(NLW_icmp_ln777_fu_373_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln777_fu_373_p2_carry__0
       (.CI(icmp_ln777_fu_373_p2_carry_n_5),
        .CO({NLW_icmp_ln777_fu_373_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln777_fu_373_p2,icmp_ln777_fu_373_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .O(NLW_icmp_ln777_fu_373_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}));
  FDRE \icmp_ln777_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln777_fu_373_p2),
        .Q(icmp_ln777_reg_882),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \inpix_0_0_0_0_0_load686_lcssa729_i_fu_80[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln777_reg_882),
        .I4(\icmp_ln769_reg_872_reg_n_5_[0] ),
        .O(E));
  LUT5 #(
    .INIT(32'h0000BFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(Q[1]),
        .I2(\mOutPtr[4]_i_4_n_5 ),
        .I3(stream_csc_empty_n),
        .I4(\addr_reg[1] ),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[4]_i_4 
       (.I0(\icmp_ln769_reg_872_reg_n_5_[0] ),
        .I1(icmp_ln777_reg_882),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\mOutPtr[4]_i_4_n_5 ));
  (* srl_bus_name = "inst/\\v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194/odd_col_reg_876_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_194/odd_col_reg_876_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \odd_col_reg_876_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\odd_col_reg_876_reg_n_5_[0] ),
        .Q(\odd_col_reg_876_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  FDRE \odd_col_reg_876_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\odd_col_reg_876_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(odd_col_reg_876_pp0_iter3_reg),
        .R(1'b0));
  FDRE \odd_col_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_x_fu_363_p2_carry_n_12),
        .Q(\odd_col_reg_876_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 out_x_fu_363_p2_carry
       (.CI(1'b0),
        .CO({out_x_fu_363_p2_carry_n_5,out_x_fu_363_p2_carry_n_6,out_x_fu_363_p2_carry_n_7,out_x_fu_363_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({ap_sig_allocacmp_x_1[3],flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .O({NLW_out_x_fu_363_p2_carry_O_UNCONNECTED[3:1],out_x_fu_363_p2_carry_n_12}),
        .S({flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121}));
  CARRY4 out_x_fu_363_p2_carry__0
       (.CI(out_x_fu_363_p2_carry_n_5),
        .CO({out_x_fu_363_p2_carry__0_n_5,out_x_fu_363_p2_carry__0_n_6,out_x_fu_363_p2_carry__0_n_7,out_x_fu_363_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138}),
        .O(NLW_out_x_fu_363_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109}));
  CARRY4 out_x_fu_363_p2_carry__1
       (.CI(out_x_fu_363_p2_carry__0_n_5),
        .CO({out_x_fu_363_p2_carry__1_n_5,out_x_fu_363_p2_carry__1_n_6,out_x_fu_363_p2_carry__1_n_7,out_x_fu_363_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,ap_sig_allocacmp_x_1[9],flow_control_loop_pipe_sequential_init_U_n_11}),
        .O(NLW_out_x_fu_363_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}));
  CARRY4 out_x_fu_363_p2_carry__2
       (.CI(out_x_fu_363_p2_carry__1_n_5),
        .CO(NLW_out_x_fu_363_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_x_fu_363_p2_carry__2_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_104[0]_i_1 
       (.I0(\select_ln859_5_reg_937_reg[7]_0 [0]),
        .I1(p_0_1_0_0_0694_i_fu_150[0]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_104[1]_i_1 
       (.I0(\select_ln859_5_reg_937_reg[7]_0 [1]),
        .I1(p_0_1_0_0_0694_i_fu_150[1]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_104[2]_i_1 
       (.I0(\select_ln859_5_reg_937_reg[7]_0 [2]),
        .I1(p_0_1_0_0_0694_i_fu_150[2]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_104[3]_i_1 
       (.I0(\select_ln859_5_reg_937_reg[7]_0 [3]),
        .I1(p_0_1_0_0_0694_i_fu_150[3]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_104[4]_i_1 
       (.I0(\select_ln859_5_reg_937_reg[7]_0 [4]),
        .I1(p_0_1_0_0_0694_i_fu_150[4]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_104[5]_i_1 
       (.I0(\select_ln859_5_reg_937_reg[7]_0 [5]),
        .I1(p_0_1_0_0_0694_i_fu_150[5]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_104[6]_i_1 
       (.I0(\select_ln859_5_reg_937_reg[7]_0 [6]),
        .I1(p_0_1_0_0_0694_i_fu_150[6]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_1701_lcssa747_i_fu_104[7]_i_1 
       (.I0(\select_ln859_5_reg_937_reg[7]_0 [7]),
        .I1(p_0_1_0_0_0694_i_fu_150[7]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0494_2709_lcssa758_i_fu_112_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[0]_i_1 
       (.I0(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [0]),
        .I1(p_0_1_0_0_0694_i_fu_150[0]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_1_0_0_0694_i_fu_150_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[1]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [1]),
        .O(\p_0_1_0_0_0694_i_fu_150_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[2]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[2]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [2]),
        .O(\p_0_1_0_0_0694_i_fu_150_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[3]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[3]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [3]),
        .O(\p_0_1_0_0_0694_i_fu_150_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[4]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[4]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [4]),
        .O(\p_0_1_0_0_0694_i_fu_150_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[5]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[5]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [5]),
        .O(\p_0_1_0_0_0694_i_fu_150_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[6]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[6]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [6]),
        .O(\p_0_1_0_0_0694_i_fu_150_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[7]_i_1 
       (.I0(icmp_ln769_reg_872_pp0_iter1_reg),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_01001),
        .O(\icmp_ln769_reg_872_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0494_2709_lcssa758_i_fu_112[7]_i_2 
       (.I0(p_0_1_0_0_0694_i_fu_150[7]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [7]),
        .O(\p_0_1_0_0_0694_i_fu_150_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_0_0_0_0502691_i_fu_146[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_0_0_0_0502691_i_fu_146[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(p_0_0_0_0_0502691_i_fu_146[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(p_0_0_0_0_0502691_i_fu_146[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(p_0_0_0_0_0502691_i_fu_146[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(p_0_0_0_0_0502691_i_fu_146[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(p_0_0_0_0_0502691_i_fu_146[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0502691_i_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(p_0_0_0_0_0502691_i_fu_146[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_108[0]_i_1 
       (.I0(\select_ln859_3_reg_927_reg[7]_0 [0]),
        .I1(p_0_2_0_0_0698_i_fu_154[0]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_108[1]_i_1 
       (.I0(\select_ln859_3_reg_927_reg[7]_0 [1]),
        .I1(p_0_2_0_0_0698_i_fu_154[1]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_108[2]_i_1 
       (.I0(\select_ln859_3_reg_927_reg[7]_0 [2]),
        .I1(p_0_2_0_0_0698_i_fu_154[2]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_108[3]_i_1 
       (.I0(\select_ln859_3_reg_927_reg[7]_0 [3]),
        .I1(p_0_2_0_0_0698_i_fu_154[3]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_108[4]_i_1 
       (.I0(\select_ln859_3_reg_927_reg[7]_0 [4]),
        .I1(p_0_2_0_0_0698_i_fu_154[4]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_108[5]_i_1 
       (.I0(\select_ln859_3_reg_927_reg[7]_0 [5]),
        .I1(p_0_2_0_0_0698_i_fu_154[5]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_108[6]_i_1 
       (.I0(\select_ln859_3_reg_927_reg[7]_0 [6]),
        .I1(p_0_2_0_0_0698_i_fu_154[6]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_1704_lcssa753_i_fu_108[7]_i_1 
       (.I0(\select_ln859_3_reg_927_reg[7]_0 [7]),
        .I1(p_0_2_0_0_0698_i_fu_154[7]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_0_0_0_0_2712_lcssa761_i_fu_116_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116[0]_i_1 
       (.I0(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [0]),
        .I1(p_0_2_0_0_0698_i_fu_154[0]),
        .I2(cmp148_i_reg_886_pp0_iter1_reg),
        .O(\p_0_2_0_0_0698_i_fu_154_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116[1]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [1]),
        .O(\p_0_2_0_0_0698_i_fu_154_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116[2]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[2]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [2]),
        .O(\p_0_2_0_0_0698_i_fu_154_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116[3]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[3]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [3]),
        .O(\p_0_2_0_0_0698_i_fu_154_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116[4]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[4]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [4]),
        .O(\p_0_2_0_0_0698_i_fu_154_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116[5]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[5]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [5]),
        .O(\p_0_2_0_0_0698_i_fu_154_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116[6]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[6]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [6]),
        .O(\p_0_2_0_0_0698_i_fu_154_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0_2712_lcssa761_i_fu_116[7]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[7]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [7]),
        .O(\p_0_2_0_0_0698_i_fu_154_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0694_i_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(p_0_1_0_0_0694_i_fu_150[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0694_i_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(p_0_1_0_0_0694_i_fu_150[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0694_i_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(p_0_1_0_0_0694_i_fu_150[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0694_i_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(p_0_1_0_0_0694_i_fu_150[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0694_i_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(p_0_1_0_0_0694_i_fu_150[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0694_i_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(p_0_1_0_0_0694_i_fu_150[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0694_i_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(p_0_1_0_0_0694_i_fu_150[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0694_i_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(p_0_1_0_0_0694_i_fu_150[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695717_i_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695717_i_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695717_i_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695717_i_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695717_i_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695717_i_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695717_i_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0695717_i_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(\p_0_1_0_0_0695717_i_fu_134_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0698_i_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(p_0_2_0_0_0698_i_fu_154[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0698_i_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(p_0_2_0_0_0698_i_fu_154[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0698_i_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(p_0_2_0_0_0698_i_fu_154[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0698_i_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(p_0_2_0_0_0698_i_fu_154[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0698_i_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(p_0_2_0_0_0698_i_fu_154[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0698_i_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(p_0_2_0_0_0698_i_fu_154[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0698_i_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(p_0_2_0_0_0698_i_fu_154[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0698_i_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0502691_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(p_0_2_0_0_0698_i_fu_154[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699721_i_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699721_i_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699721_i_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699721_i_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699721_i_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699721_i_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699721_i_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0699721_i_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(\p_0_2_0_0_0699721_i_fu_138_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pixbuf_y_13_fu_140[7]_i_1 
       (.I0(icmp_ln769_reg_872_pp0_iter2_reg),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_01001),
        .O(\icmp_ln769_reg_872_pp0_iter2_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(pixbuf_y_1_fu_162[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(pixbuf_y_1_fu_162[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(pixbuf_y_1_fu_162[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(pixbuf_y_1_fu_162[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(pixbuf_y_1_fu_162[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(pixbuf_y_1_fu_162[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(pixbuf_y_1_fu_162[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(pixbuf_y_1_fu_162[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(pixbuf_y_2_fu_166[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(pixbuf_y_2_fu_166[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(pixbuf_y_2_fu_166[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(pixbuf_y_2_fu_166[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(pixbuf_y_2_fu_166[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(pixbuf_y_2_fu_166[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(pixbuf_y_2_fu_166[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(pixbuf_y_2_fu_166[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(pixbuf_y_3_fu_170[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(pixbuf_y_3_fu_170[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(pixbuf_y_3_fu_170[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(pixbuf_y_3_fu_170[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(pixbuf_y_3_fu_170[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(pixbuf_y_3_fu_170[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(pixbuf_y_3_fu_170[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(pixbuf_y_3_fu_170[7]),
        .R(1'b0));
  FDRE \pixbuf_y_4_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_fu_158[0]),
        .Q(\pixbuf_y_4_reg_900_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_4_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_fu_158[1]),
        .Q(\pixbuf_y_4_reg_900_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_4_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_fu_158[2]),
        .Q(\pixbuf_y_4_reg_900_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_4_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_fu_158[3]),
        .Q(\pixbuf_y_4_reg_900_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_4_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_fu_158[4]),
        .Q(\pixbuf_y_4_reg_900_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_4_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_fu_158[5]),
        .Q(\pixbuf_y_4_reg_900_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_4_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_fu_158[6]),
        .Q(\pixbuf_y_4_reg_900_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_4_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_fu_158[7]),
        .Q(\pixbuf_y_4_reg_900_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_5_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_1_fu_162[0]),
        .Q(\pixbuf_y_5_reg_906_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_5_reg_906_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_1_fu_162[1]),
        .Q(\pixbuf_y_5_reg_906_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_5_reg_906_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_1_fu_162[2]),
        .Q(\pixbuf_y_5_reg_906_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_5_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_1_fu_162[3]),
        .Q(\pixbuf_y_5_reg_906_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_5_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_1_fu_162[4]),
        .Q(\pixbuf_y_5_reg_906_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_5_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_1_fu_162[5]),
        .Q(\pixbuf_y_5_reg_906_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_5_reg_906_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_1_fu_162[6]),
        .Q(\pixbuf_y_5_reg_906_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_5_reg_906_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_1_fu_162[7]),
        .Q(\pixbuf_y_5_reg_906_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_2_fu_166[0]),
        .Q(\pixbuf_y_6_reg_911_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_2_fu_166[1]),
        .Q(\pixbuf_y_6_reg_911_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_911_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_2_fu_166[2]),
        .Q(\pixbuf_y_6_reg_911_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_911_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_2_fu_166[3]),
        .Q(\pixbuf_y_6_reg_911_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_911_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_2_fu_166[4]),
        .Q(\pixbuf_y_6_reg_911_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_911_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_2_fu_166[5]),
        .Q(\pixbuf_y_6_reg_911_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_911_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_2_fu_166[6]),
        .Q(\pixbuf_y_6_reg_911_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_911_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_2_fu_166[7]),
        .Q(\pixbuf_y_6_reg_911_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pixbuf_y_7_reg_917[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .O(pixbuf_y_4_reg_9000));
  FDRE \pixbuf_y_7_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_3_fu_170[0]),
        .Q(\pixbuf_y_7_reg_917_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_7_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_3_fu_170[1]),
        .Q(\pixbuf_y_7_reg_917_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_7_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_3_fu_170[2]),
        .Q(\pixbuf_y_7_reg_917_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_7_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_3_fu_170[3]),
        .Q(\pixbuf_y_7_reg_917_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_7_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_3_fu_170[4]),
        .Q(\pixbuf_y_7_reg_917_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_7_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_3_fu_170[5]),
        .Q(\pixbuf_y_7_reg_917_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_7_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_3_fu_170[6]),
        .Q(\pixbuf_y_7_reg_917_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_7_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_4_reg_9000),
        .D(pixbuf_y_3_fu_170[7]),
        .Q(\pixbuf_y_7_reg_917_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \pixbuf_y_fu_128[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(pixbuf_y_fu_158[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(pixbuf_y_fu_158[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(pixbuf_y_fu_158[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(pixbuf_y_fu_158[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(pixbuf_y_fu_158[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(pixbuf_y_fu_158[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(pixbuf_y_fu_158[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0695717_i_fu_134),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(pixbuf_y_fu_158[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_2_reg_922[0]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[0]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_2_reg_922_reg[7]_0 [0]),
        .O(select_ln859_2_fu_509_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_2_reg_922[1]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_2_reg_922_reg[7]_0 [1]),
        .O(select_ln859_2_fu_509_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_2_reg_922[2]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[2]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_2_reg_922_reg[7]_0 [2]),
        .O(select_ln859_2_fu_509_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_2_reg_922[3]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[3]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_2_reg_922_reg[7]_0 [3]),
        .O(select_ln859_2_fu_509_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_2_reg_922[4]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[4]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_2_reg_922_reg[7]_0 [4]),
        .O(select_ln859_2_fu_509_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_2_reg_922[5]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[5]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_2_reg_922_reg[7]_0 [5]),
        .O(select_ln859_2_fu_509_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_2_reg_922[6]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[6]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_2_reg_922_reg[7]_0 [6]),
        .O(select_ln859_2_fu_509_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_2_reg_922[7]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[7]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_2_reg_922_reg[7]_0 [7]),
        .O(select_ln859_2_fu_509_p3[7]));
  FDRE \select_ln859_2_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_509_p3[0]),
        .Q(select_ln859_2_reg_922[0]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_922_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_509_p3[1]),
        .Q(select_ln859_2_reg_922[1]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_922_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_509_p3[2]),
        .Q(select_ln859_2_reg_922[2]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_922_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_509_p3[3]),
        .Q(select_ln859_2_reg_922[3]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_922_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_509_p3[4]),
        .Q(select_ln859_2_reg_922[4]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_922_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_509_p3[5]),
        .Q(select_ln859_2_reg_922[5]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_922_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_509_p3[6]),
        .Q(select_ln859_2_reg_922[6]),
        .R(1'b0));
  FDRE \select_ln859_2_reg_922_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_2_fu_509_p3[7]),
        .Q(select_ln859_2_reg_922[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_3_reg_927[0]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[0]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_3_reg_927_reg[7]_0 [0]),
        .O(select_ln859_3_fu_516_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_3_reg_927[1]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_3_reg_927_reg[7]_0 [1]),
        .O(select_ln859_3_fu_516_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_3_reg_927[2]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[2]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_3_reg_927_reg[7]_0 [2]),
        .O(select_ln859_3_fu_516_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_3_reg_927[3]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[3]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_3_reg_927_reg[7]_0 [3]),
        .O(select_ln859_3_fu_516_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_3_reg_927[4]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[4]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_3_reg_927_reg[7]_0 [4]),
        .O(select_ln859_3_fu_516_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_3_reg_927[5]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[5]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_3_reg_927_reg[7]_0 [5]),
        .O(select_ln859_3_fu_516_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_3_reg_927[6]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[6]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_3_reg_927_reg[7]_0 [6]),
        .O(select_ln859_3_fu_516_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_3_reg_927[7]_i_1 
       (.I0(p_0_2_0_0_0698_i_fu_154[7]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_3_reg_927_reg[7]_0 [7]),
        .O(select_ln859_3_fu_516_p3[7]));
  FDRE \select_ln859_3_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_516_p3[0]),
        .Q(zext_ln893_1_fu_686_p1[1]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_927_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_516_p3[1]),
        .Q(zext_ln893_1_fu_686_p1[2]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_927_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_516_p3[2]),
        .Q(zext_ln893_1_fu_686_p1[3]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_516_p3[3]),
        .Q(zext_ln893_1_fu_686_p1[4]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_516_p3[4]),
        .Q(zext_ln893_1_fu_686_p1[5]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_516_p3[5]),
        .Q(zext_ln893_1_fu_686_p1[6]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_927_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_516_p3[6]),
        .Q(zext_ln893_1_fu_686_p1[7]),
        .R(1'b0));
  FDRE \select_ln859_3_reg_927_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_3_fu_516_p3[7]),
        .Q(zext_ln893_1_fu_686_p1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_4_reg_932[0]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[0]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_4_reg_932_reg[7]_0 [0]),
        .O(select_ln859_4_fu_523_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_4_reg_932[1]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_4_reg_932_reg[7]_0 [1]),
        .O(select_ln859_4_fu_523_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_4_reg_932[2]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[2]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_4_reg_932_reg[7]_0 [2]),
        .O(select_ln859_4_fu_523_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_4_reg_932[3]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[3]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_4_reg_932_reg[7]_0 [3]),
        .O(select_ln859_4_fu_523_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_4_reg_932[4]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[4]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_4_reg_932_reg[7]_0 [4]),
        .O(select_ln859_4_fu_523_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_4_reg_932[5]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[5]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_4_reg_932_reg[7]_0 [5]),
        .O(select_ln859_4_fu_523_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_4_reg_932[6]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[6]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_4_reg_932_reg[7]_0 [6]),
        .O(select_ln859_4_fu_523_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_4_reg_932[7]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[7]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_4_reg_932_reg[7]_0 [7]),
        .O(select_ln859_4_fu_523_p3[7]));
  FDRE \select_ln859_4_reg_932_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_523_p3[0]),
        .Q(select_ln859_4_reg_932[0]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_932_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_523_p3[1]),
        .Q(select_ln859_4_reg_932[1]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_932_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_523_p3[2]),
        .Q(select_ln859_4_reg_932[2]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_932_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_523_p3[3]),
        .Q(select_ln859_4_reg_932[3]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_932_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_523_p3[4]),
        .Q(select_ln859_4_reg_932[4]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_932_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_523_p3[5]),
        .Q(select_ln859_4_reg_932[5]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_932_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_523_p3[6]),
        .Q(select_ln859_4_reg_932[6]),
        .R(1'b0));
  FDRE \select_ln859_4_reg_932_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_4_fu_523_p3[7]),
        .Q(select_ln859_4_reg_932[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_5_reg_937[0]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[0]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_5_reg_937_reg[7]_0 [0]),
        .O(select_ln859_5_fu_530_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_5_reg_937[1]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[1]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_5_reg_937_reg[7]_0 [1]),
        .O(select_ln859_5_fu_530_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_5_reg_937[2]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[2]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_5_reg_937_reg[7]_0 [2]),
        .O(select_ln859_5_fu_530_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_5_reg_937[3]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[3]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_5_reg_937_reg[7]_0 [3]),
        .O(select_ln859_5_fu_530_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_5_reg_937[4]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[4]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_5_reg_937_reg[7]_0 [4]),
        .O(select_ln859_5_fu_530_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_5_reg_937[5]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[5]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_5_reg_937_reg[7]_0 [5]),
        .O(select_ln859_5_fu_530_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_5_reg_937[6]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[6]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_5_reg_937_reg[7]_0 [6]),
        .O(select_ln859_5_fu_530_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln859_5_reg_937[7]_i_1 
       (.I0(p_0_1_0_0_0694_i_fu_150[7]),
        .I1(cmp148_i_reg_886_pp0_iter1_reg),
        .I2(\select_ln859_5_reg_937_reg[7]_0 [7]),
        .O(select_ln859_5_fu_530_p3[7]));
  FDRE \select_ln859_5_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_530_p3[0]),
        .Q(zext_ln890_1_fu_657_p1[1]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_937_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_530_p3[1]),
        .Q(zext_ln890_1_fu_657_p1[2]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_937_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_530_p3[2]),
        .Q(zext_ln890_1_fu_657_p1[3]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_937_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_530_p3[3]),
        .Q(zext_ln890_1_fu_657_p1[4]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_937_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_530_p3[4]),
        .Q(zext_ln890_1_fu_657_p1[5]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_937_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_530_p3[5]),
        .Q(zext_ln890_1_fu_657_p1[6]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_937_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_530_p3[6]),
        .Q(zext_ln890_1_fu_657_p1[7]),
        .R(1'b0));
  FDRE \select_ln859_5_reg_937_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln859_5_fu_530_p3[7]),
        .Q(zext_ln890_1_fu_657_p1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln884_reg_952[0]_i_1 
       (.I0(\select_ln884_reg_952_reg[7]_0 [0]),
        .I1(if_dout),
        .I2(\pixbuf_y_6_reg_911_reg[7]_0 [0]),
        .O(select_ln884_fu_641_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln884_reg_952[1]_i_1 
       (.I0(\select_ln884_reg_952_reg[7]_0 [1]),
        .I1(if_dout),
        .I2(\pixbuf_y_6_reg_911_reg[7]_0 [1]),
        .O(select_ln884_fu_641_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln884_reg_952[2]_i_1 
       (.I0(\select_ln884_reg_952_reg[7]_0 [2]),
        .I1(if_dout),
        .I2(\pixbuf_y_6_reg_911_reg[7]_0 [2]),
        .O(select_ln884_fu_641_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln884_reg_952[3]_i_1 
       (.I0(\select_ln884_reg_952_reg[7]_0 [3]),
        .I1(if_dout),
        .I2(\pixbuf_y_6_reg_911_reg[7]_0 [3]),
        .O(select_ln884_fu_641_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln884_reg_952[4]_i_1 
       (.I0(\select_ln884_reg_952_reg[7]_0 [4]),
        .I1(if_dout),
        .I2(\pixbuf_y_6_reg_911_reg[7]_0 [4]),
        .O(select_ln884_fu_641_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln884_reg_952[5]_i_1 
       (.I0(\select_ln884_reg_952_reg[7]_0 [5]),
        .I1(if_dout),
        .I2(\pixbuf_y_6_reg_911_reg[7]_0 [5]),
        .O(select_ln884_fu_641_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln884_reg_952[6]_i_1 
       (.I0(\select_ln884_reg_952_reg[7]_0 [6]),
        .I1(if_dout),
        .I2(\pixbuf_y_6_reg_911_reg[7]_0 [6]),
        .O(select_ln884_fu_641_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln884_reg_952[7]_i_1 
       (.I0(\select_ln884_reg_952_reg[7]_0 [7]),
        .I1(if_dout),
        .I2(\pixbuf_y_6_reg_911_reg[7]_0 [7]),
        .O(select_ln884_fu_641_p3[7]));
  FDRE \select_ln884_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln884_fu_641_p3[0]),
        .Q(select_ln884_reg_952[0]),
        .R(1'b0));
  FDRE \select_ln884_reg_952_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln884_fu_641_p3[1]),
        .Q(select_ln884_reg_952[1]),
        .R(1'b0));
  FDRE \select_ln884_reg_952_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln884_fu_641_p3[2]),
        .Q(select_ln884_reg_952[2]),
        .R(1'b0));
  FDRE \select_ln884_reg_952_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln884_fu_641_p3[3]),
        .Q(select_ln884_reg_952[3]),
        .R(1'b0));
  FDRE \select_ln884_reg_952_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln884_fu_641_p3[4]),
        .Q(select_ln884_reg_952[4]),
        .R(1'b0));
  FDRE \select_ln884_reg_952_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln884_fu_641_p3[5]),
        .Q(select_ln884_reg_952[5]),
        .R(1'b0));
  FDRE \select_ln884_reg_952_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln884_fu_641_p3[6]),
        .Q(select_ln884_reg_952[6]),
        .R(1'b0));
  FDRE \select_ln884_reg_952_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln884_fu_641_p3[7]),
        .Q(select_ln884_reg_952[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_962[1]_i_2 
       (.I0(select_ln859_4_reg_932[2]),
        .I1(zext_ln890_1_fu_657_p1[2]),
        .I2(add_ln891_reg_942[2]),
        .O(\tmp_1_reg_962[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_reg_962[1]_i_3 
       (.I0(add_ln891_reg_942[2]),
        .I1(select_ln859_4_reg_932[2]),
        .I2(zext_ln890_1_fu_657_p1[2]),
        .O(\tmp_1_reg_962[1]_i_3_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_962[1]_i_4 
       (.I0(select_ln859_4_reg_932[3]),
        .I1(zext_ln890_1_fu_657_p1[3]),
        .I2(add_ln891_reg_942[3]),
        .I3(\tmp_1_reg_962[1]_i_2_n_5 ),
        .O(\tmp_1_reg_962[1]_i_4_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_1_reg_962[1]_i_5 
       (.I0(select_ln859_4_reg_932[2]),
        .I1(zext_ln890_1_fu_657_p1[2]),
        .I2(add_ln891_reg_942[2]),
        .I3(zext_ln890_1_fu_657_p1[1]),
        .I4(select_ln859_4_reg_932[1]),
        .O(\tmp_1_reg_962[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_reg_962[1]_i_6 
       (.I0(select_ln859_4_reg_932[1]),
        .I1(zext_ln890_1_fu_657_p1[1]),
        .I2(add_ln891_reg_942[1]),
        .O(\tmp_1_reg_962[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_reg_962[1]_i_7 
       (.I0(add_ln891_reg_942[0]),
        .I1(select_ln859_4_reg_932[0]),
        .O(\tmp_1_reg_962[1]_i_7_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_962[5]_i_2 
       (.I0(select_ln859_4_reg_932[6]),
        .I1(zext_ln890_1_fu_657_p1[6]),
        .I2(add_ln891_reg_942[6]),
        .O(\tmp_1_reg_962[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_962[5]_i_3 
       (.I0(select_ln859_4_reg_932[5]),
        .I1(zext_ln890_1_fu_657_p1[5]),
        .I2(add_ln891_reg_942[5]),
        .O(\tmp_1_reg_962[5]_i_3_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_962[5]_i_4 
       (.I0(select_ln859_4_reg_932[4]),
        .I1(zext_ln890_1_fu_657_p1[4]),
        .I2(add_ln891_reg_942[4]),
        .O(\tmp_1_reg_962[5]_i_4_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_962[5]_i_5 
       (.I0(select_ln859_4_reg_932[3]),
        .I1(zext_ln890_1_fu_657_p1[3]),
        .I2(add_ln891_reg_942[3]),
        .O(\tmp_1_reg_962[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_962[5]_i_6 
       (.I0(\tmp_1_reg_962[5]_i_2_n_5 ),
        .I1(zext_ln890_1_fu_657_p1[7]),
        .I2(select_ln859_4_reg_932[7]),
        .I3(add_ln891_reg_942[7]),
        .O(\tmp_1_reg_962[5]_i_6_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_962[5]_i_7 
       (.I0(select_ln859_4_reg_932[6]),
        .I1(zext_ln890_1_fu_657_p1[6]),
        .I2(add_ln891_reg_942[6]),
        .I3(\tmp_1_reg_962[5]_i_3_n_5 ),
        .O(\tmp_1_reg_962[5]_i_7_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_962[5]_i_8 
       (.I0(select_ln859_4_reg_932[5]),
        .I1(zext_ln890_1_fu_657_p1[5]),
        .I2(add_ln891_reg_942[5]),
        .I3(\tmp_1_reg_962[5]_i_4_n_5 ),
        .O(\tmp_1_reg_962[5]_i_8_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_962[5]_i_9 
       (.I0(select_ln859_4_reg_932[4]),
        .I1(zext_ln890_1_fu_657_p1[4]),
        .I2(add_ln891_reg_942[4]),
        .I3(\tmp_1_reg_962[5]_i_5_n_5 ),
        .O(\tmp_1_reg_962[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_962[7]_i_2 
       (.I0(select_ln859_4_reg_932[7]),
        .I1(zext_ln890_1_fu_657_p1[7]),
        .I2(add_ln891_reg_942[7]),
        .O(\tmp_1_reg_962[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_962[7]_i_3 
       (.I0(zext_ln890_1_fu_657_p1[8]),
        .I1(add_ln891_reg_942[8]),
        .O(\tmp_1_reg_962[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_1_reg_962[7]_i_4 
       (.I0(add_ln891_reg_942[7]),
        .I1(zext_ln890_1_fu_657_p1[7]),
        .I2(select_ln859_4_reg_932[7]),
        .I3(zext_ln890_1_fu_657_p1[8]),
        .I4(add_ln891_reg_942[8]),
        .O(\tmp_1_reg_962[7]_i_4_n_5 ));
  FDRE \tmp_1_reg_962_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[0]),
        .Q(tmp_1_reg_962[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_962_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[1]),
        .Q(tmp_1_reg_962[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_962_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_1_reg_962_reg[1]_i_1_n_5 ,\tmp_1_reg_962_reg[1]_i_1_n_6 ,\tmp_1_reg_962_reg[1]_i_1_n_7 ,\tmp_1_reg_962_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_962[1]_i_2_n_5 ,\tmp_1_reg_962[1]_i_3_n_5 ,add_ln891_reg_942[1:0]}),
        .O({p_1_in[1:0],\NLW_tmp_1_reg_962_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\tmp_1_reg_962[1]_i_4_n_5 ,\tmp_1_reg_962[1]_i_5_n_5 ,\tmp_1_reg_962[1]_i_6_n_5 ,\tmp_1_reg_962[1]_i_7_n_5 }));
  FDRE \tmp_1_reg_962_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[2]),
        .Q(tmp_1_reg_962[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_962_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[3]),
        .Q(tmp_1_reg_962[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_962_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[4]),
        .Q(tmp_1_reg_962[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_962_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[5]),
        .Q(tmp_1_reg_962[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_962_reg[5]_i_1 
       (.CI(\tmp_1_reg_962_reg[1]_i_1_n_5 ),
        .CO({\tmp_1_reg_962_reg[5]_i_1_n_5 ,\tmp_1_reg_962_reg[5]_i_1_n_6 ,\tmp_1_reg_962_reg[5]_i_1_n_7 ,\tmp_1_reg_962_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_962[5]_i_2_n_5 ,\tmp_1_reg_962[5]_i_3_n_5 ,\tmp_1_reg_962[5]_i_4_n_5 ,\tmp_1_reg_962[5]_i_5_n_5 }),
        .O(p_1_in[5:2]),
        .S({\tmp_1_reg_962[5]_i_6_n_5 ,\tmp_1_reg_962[5]_i_7_n_5 ,\tmp_1_reg_962[5]_i_8_n_5 ,\tmp_1_reg_962[5]_i_9_n_5 }));
  FDRE \tmp_1_reg_962_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[6]),
        .Q(tmp_1_reg_962[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_962_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[7]),
        .Q(tmp_1_reg_962[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_962_reg[7]_i_1 
       (.CI(\tmp_1_reg_962_reg[5]_i_1_n_5 ),
        .CO({\NLW_tmp_1_reg_962_reg[7]_i_1_CO_UNCONNECTED [3:1],\tmp_1_reg_962_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_1_reg_962[7]_i_2_n_5 }),
        .O({\NLW_tmp_1_reg_962_reg[7]_i_1_O_UNCONNECTED [3:2],p_1_in[7:6]}),
        .S({1'b0,1'b0,\tmp_1_reg_962[7]_i_3_n_5 ,\tmp_1_reg_962[7]_i_4_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_896[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \tmp_reg_896_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_896),
        .Q(tmp_reg_896_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_896_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_896_pp0_iter1_reg),
        .Q(tmp_reg_896_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_896_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_896_pp0_iter2_reg),
        .Q(tmp_reg_896_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in),
        .Q(tmp_reg_896),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[0]),
        .Q(\x_fu_142_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[10]),
        .Q(\x_fu_142_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[11]),
        .Q(\x_fu_142_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[1]),
        .Q(\x_fu_142_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[2]),
        .Q(\x_fu_142_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[3]),
        .Q(\x_fu_142_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[4]),
        .Q(\x_fu_142_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[5]),
        .Q(\x_fu_142_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[6]),
        .Q(\x_fu_142_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[7]),
        .Q(\x_fu_142_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[8]),
        .Q(\x_fu_142_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_142),
        .D(x_2_fu_353_p2[9]),
        .Q(\x_fu_142_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
