<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.455 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;md5.c&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.041 seconds; current allocated memory: 1.456 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;md5_init&apos; into &apos;md5_wrap&apos; (md5.c:182:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;md5_update&apos; into &apos;md5_wrap&apos; (md5.c:182:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 8 in loop &apos;VITIS_LOOP_127_1&apos;(md5.c:127:20) has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (md5.c:127:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.657 seconds; current allocated memory: 1.457 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.457 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.464 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.466 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_147_1&apos; (md5.c:147) in function &apos;md5_final.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_152_2&apos; (md5.c:152) in function &apos;md5_final.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-4&apos; in function &apos;md5_final.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_172_3&apos; (md5.c:172) in function &apos;md5_final.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_127_1&apos; (md5.c:127) in function &apos;md5_wrap&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_250" tag="" content="Unrolling all loops for pipelining in function &apos;md5_transform&apos; (md5.c:26:19)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_31_1&apos; (md5.c:31) in function &apos;md5_transform&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;m&apos; (md5.c:26) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;ctx.state&apos; (md5.c:188) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;md5_transform&apos; (md5.c:32:37)...192 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.489 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.547 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;md5_wrap&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;md5_final.1_Pipeline_VITIS_LOOP_152_2&apos; to &apos;md5_final_1_Pipeline_VITIS_LOOP_152_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;md5_final.1_Pipeline_3&apos; to &apos;md5_final_1_Pipeline_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;md5_final.1_Pipeline_VITIS_LOOP_147_1&apos; to &apos;md5_final_1_Pipeline_VITIS_LOOP_147_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;md5_final.1_Pipeline_VITIS_LOOP_172_3&apos; to &apos;md5_final_1_Pipeline_VITIS_LOOP_172_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;md5_final.1&apos; to &apos;md5_final_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;md5_transform&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;md5_transform&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_transform&apos; (function &apos;md5_transform&apos;): Unable to schedule &apos;load&apos; operation (&apos;data_load_1&apos;, md5.c:32) on array &apos;data&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_transform&apos; (function &apos;md5_transform&apos;): Unable to schedule &apos;load&apos; operation (&apos;data_load_3&apos;, md5.c:32) on array &apos;data&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_transform&apos; (function &apos;md5_transform&apos;): Unable to schedule &apos;load&apos; operation (&apos;data_load_16&apos;, md5.c:32) on array &apos;data&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_transform&apos; (function &apos;md5_transform&apos;): Unable to schedule &apos;load&apos; operation (&apos;data_load_18&apos;, md5.c:32) on array &apos;data&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_transform&apos; (function &apos;md5_transform&apos;): Unable to schedule &apos;load&apos; operation (&apos;data_load_42&apos;, md5.c:32) on array &apos;data&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_transform&apos; (function &apos;md5_transform&apos;): Unable to schedule &apos;load&apos; operation (&apos;data_load_55&apos;, md5.c:32) on array &apos;data&apos; due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_transform&apos; (function &apos;md5_transform&apos;): Unable to schedule &apos;load&apos; operation (&apos;data_load_61&apos;, md5.c:32) on array &apos;data&apos; due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 107, function &apos;md5_transform&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 1.568 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_127_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos; (loop &apos;VITIS_LOOP_127_1&apos;): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos; and &apos;store&apos; operation (&apos;ctx_data_addr_write_ln128&apos;, md5.c:128-&gt;md5.c:190) of variable &apos;gmem_addr_read&apos;, md5.c:128-&gt;md5.c:190 on array &apos;ctx_data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 33 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 34 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 35 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 36 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 37 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 38 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 39 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 40 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 41 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 42 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 43 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 44 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 45 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 46 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 47 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 48 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 49 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 50 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 51 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 52 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 53 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 54 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 55 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 56 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 57 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 58 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 59 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 60 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 61 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 62 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 63 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos; (loop &apos;VITIS_LOOP_127_1&apos;): Unable to enforce a carried dependence constraint (II = 64, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos; and &apos;store&apos; operation (&apos;ctx_data_addr_write_ln128&apos;, md5.c:128-&gt;md5.c:190) of variable &apos;gmem_addr_read&apos;, md5.c:128-&gt;md5.c:190 on array &apos;ctx_data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 65 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 66 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 67 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 68 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 69 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 70 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 71 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 72 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 73 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 74 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 75 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 76 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 77 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 78 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 79 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 80 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 81 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 82 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 83 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 84 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 85 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 86 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 87 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 88 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 89 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 90 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 91 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 92 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 93 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 94 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 95 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos; (loop &apos;VITIS_LOOP_127_1&apos;): Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos; and &apos;store&apos; operation (&apos;ctx_data_addr_write_ln128&apos;, md5.c:128-&gt;md5.c:190) of variable &apos;gmem_addr_read&apos;, md5.c:128-&gt;md5.c:190 on array &apos;ctx_data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 97 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 98 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 99 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 100 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 101 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 102 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 103 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 104 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 105 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 106 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos; (loop &apos;VITIS_LOOP_127_1&apos;): Unable to enforce a carried dependence constraint (II = 107, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;call_ret&apos;, md5.c:131-&gt;md5.c:190) to &apos;md5_transform&apos; and &apos;store&apos; operation (&apos;ctx_data_addr_write_ln128&apos;, md5.c:128-&gt;md5.c:190) of variable &apos;gmem_addr_read&apos;, md5.c:128-&gt;md5.c:190 on array &apos;ctx_data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 108, Depth = 111, loop &apos;VITIS_LOOP_127_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;md5_final_1_Pipeline_VITIS_LOOP_152_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_152_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_152_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;md5_final_1_Pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;md5_final_1_Pipeline_VITIS_LOOP_147_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_147_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_147_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;md5_final_1_Pipeline_VITIS_LOOP_172_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_172_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_final_1_Pipeline_VITIS_LOOP_172_3&apos; (loop &apos;VITIS_LOOP_172_3&apos;): Unable to schedule bus request operation (&apos;gmem_addr_1_req&apos;, md5.c:174) on port &apos;gmem&apos; (md5.c:174) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_final_1_Pipeline_VITIS_LOOP_172_3&apos; (loop &apos;VITIS_LOOP_172_3&apos;): Unable to schedule bus request operation (&apos;gmem_addr_2_req&apos;, md5.c:175) on port &apos;gmem&apos; (md5.c:175) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;md5_final_1_Pipeline_VITIS_LOOP_172_3&apos; (loop &apos;VITIS_LOOP_172_3&apos;): Unable to schedule bus request operation (&apos;gmem_addr_3_req&apos;, md5.c:176) on port &apos;gmem&apos; (md5.c:176) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 11, loop &apos;VITIS_LOOP_172_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;md5_final_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.570 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.537 seconds; current allocated memory: 1.570 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;md5_wrap&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.570 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.570 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;md5_transform&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;md5_transform&apos; pipeline &apos;md5_transform&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;md5_transform&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.576 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_127_1&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos; pipeline &apos;VITIS_LOOP_127_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos; is 6482 from HDL expression: (((1&apos;b0 == ap_block_pp0_stage42_11001_ignoreCallOp198) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage42)) | ((1&apos;b0 == ap_block_pp0_stage41_11001_ignoreCallOp197) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage41)) | ((1&apos;b0 == ap_block_pp0_stage40_11001_ignoreCallOp196) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage40)) | ((1&apos;b0 == ap_block_pp0_stage39_11001_ignoreCallOp195) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage39)) | ((1&apos;b0 == ap_block_pp0_stage38_11001_ignoreCallOp194) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage38)) | ((1&apos;b0 == ap_block_pp0_stage37_11001_ignoreCallOp193) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage37)) | ((1&apos;b0 == ap_block_pp0_stage36_11001_ignoreCallOp192) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage36)) | ((1&apos;b0 == ap_block_pp0_stage35_11001_ignoreCallOp191) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage35)) | ((1&apos;b0 == ap_block_pp0_stage34_11001_ignoreCallOp190) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage34)) | ((1&apos;b0 == ap_block_pp0_stage33_11001_ignoreCallOp189) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage33)) | ((1&apos;b0 == ap_block_pp0_stage32_11001_ignoreCallOp188) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage32)) | ((1&apos;b0 == ap_block_pp0_stage31_11001_ignoreCallOp187) 
    &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage31)) | ((1&apos;b0 == ap_block_pp0_stage30_11001_ignoreCallOp186) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage30)) | ((1&apos;b0 == ap_block_pp0_stage29_11001_ignoreCallOp185) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage29)) | ((1&apos;b0 == ap_block_pp0_stage28_11001_ignoreCallOp184) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage28)) | ((1&apos;b0 == ap_block_pp0_stage27_11001_ignoreCallOp183) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage27)) | ((1&apos;b0 == ap_block_pp0_stage26_11001_ignoreCallOp182) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage26)) | ((1&apos;b0 == ap_block_pp0_stage25_11001_ignoreCallOp181) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage25)) | ((1&apos;b0 == ap_block_pp0_stage24_11001_ignoreCallOp180) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage24)) | ((1&apos;b0 == ap_block_pp0_stage23_11001_ignoreCallOp179) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage23)) | ((1&apos;b0 == ap_block_pp0_stage22_11001_ignoreCallOp178) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage22)) | ((1&apos;b0 == ap_block_pp0_stage21_11001_ignoreCallOp177) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage21)) | ((1&apos;b0 == ap_block_pp0_stage20_11001_ignoreCallOp176) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage20)) 
    | ((1&apos;b0 == ap_block_pp0_stage19_11001_ignoreCallOp175) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage19)) | ((1&apos;b0 == ap_block_pp0_stage18_11001_ignoreCallOp174) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage18)) | ((1&apos;b0 == ap_block_pp0_stage17_11001_ignoreCallOp173) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage17)) | ((1&apos;b0 == ap_block_pp0_stage16_11001_ignoreCallOp172) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage16)) | ((1&apos;b0 == ap_block_pp0_stage15_11001_ignoreCallOp171) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage15)) | ((1&apos;b0 == ap_block_pp0_stage14_11001_ignoreCallOp170) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage14)) | ((1&apos;b0 == ap_block_pp0_stage13_11001_ignoreCallOp169) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage13)) | ((1&apos;b0 == ap_block_pp0_stage12_11001_ignoreCallOp168) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage12)) | ((1&apos;b0 == ap_block_pp0_stage11_11001_ignoreCallOp167) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage11)) | ((1&apos;b0 == ap_block_pp0_stage10_11001_ignoreCallOp166) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage10)) | ((1&apos;b0 == ap_block_pp0_stage9_11001_ignoreCallOp165) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage9)) | ((1&apos;b0 == ap_block_pp0_stage8_11001_ignoreCallOp164) 
    &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage8)) | ((1&apos;b0 == ap_block_pp0_stage7_11001_ignoreCallOp163) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage7)) | ((1&apos;b0 == ap_block_pp0_stage6_11001_ignoreCallOp162) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage6)) | ((1&apos;b0 == ap_block_pp0_stage5_11001_ignoreCallOp161) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage5)) | ((1&apos;b0 == ap_block_pp0_stage4_11001_ignoreCallOp157) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage4)) | ((1&apos;b0 == ap_block_pp0_stage2_11001_ignoreCallOp266) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage2)) | ((1&apos;b0 == ap_block_pp0_stage1_11001_ignoreCallOp265) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage1)) | ((1&apos;b0 == ap_block_pp0_stage0_11001_ignoreCallOp264) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage0)) | ((1&apos;b0 == ap_block_pp0_stage107_11001_ignoreCallOp263) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage107)) | ((1&apos;b0 == ap_block_pp0_stage106_11001_ignoreCallOp262) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage106)) | ((1&apos;b0 == ap_block_pp0_stage105_11001_ignoreCallOp261) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage105)) | ((1&apos;b0 == ap_block_pp0_stage104_11001_ignoreCallOp260) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage104)) 
    | ((1&apos;b0 == ap_block_pp0_stage103_11001_ignoreCallOp259) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage103)) | ((1&apos;b0 == ap_block_pp0_stage102_11001_ignoreCallOp258) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage102)) | ((1&apos;b0 == ap_block_pp0_stage101_11001_ignoreCallOp257) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage101)) | ((1&apos;b0 == ap_block_pp0_stage100_11001_ignoreCallOp256) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage100)) | ((1&apos;b0 == ap_block_pp0_stage99_11001_ignoreCallOp255) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage99)) | ((1&apos;b0 == ap_block_pp0_stage98_11001_ignoreCallOp254) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage98)) | ((1&apos;b0 == ap_block_pp0_stage97_11001_ignoreCallOp253) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage97)) | ((1&apos;b0 == ap_block_pp0_stage96_11001_ignoreCallOp252) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage96)) | ((1&apos;b0 == ap_block_pp0_stage95_11001_ignoreCallOp251) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage95)) | ((1&apos;b0 == ap_block_pp0_stage94_11001_ignoreCallOp250) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage94)) | ((1&apos;b0 == ap_block_pp0_stage93_11001_ignoreCallOp249) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage93)) | ((1&apos;b0 == ap_block_pp0_stage92_11001_ignoreCallOp248) 
    &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage92)) | ((1&apos;b0 == ap_block_pp0_stage91_11001_ignoreCallOp247) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage91)) | ((1&apos;b0 == ap_block_pp0_stage90_11001_ignoreCallOp246) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage90)) | ((1&apos;b0 == ap_block_pp0_stage89_11001_ignoreCallOp245) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage89)) | ((1&apos;b0 == ap_block_pp0_stage88_11001_ignoreCallOp244) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage88)) | ((1&apos;b0 == ap_block_pp0_stage87_11001_ignoreCallOp243) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage87)) | ((1&apos;b0 == ap_block_pp0_stage86_11001_ignoreCallOp242) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage86)) | ((1&apos;b0 == ap_block_pp0_stage85_11001_ignoreCallOp241) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage85)) | ((1&apos;b0 == ap_block_pp0_stage84_11001_ignoreCallOp240) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage84)) | ((1&apos;b0 == ap_block_pp0_stage83_11001_ignoreCallOp239) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage83)) | ((1&apos;b0 == ap_block_pp0_stage82_11001_ignoreCallOp238) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage82)) | ((1&apos;b0 == ap_block_pp0_stage81_11001_ignoreCallOp237) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage81)) 
    | ((1&apos;b0 == ap_block_pp0_stage80_11001_ignoreCallOp236) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage80)) | ((1&apos;b0 == ap_block_pp0_stage79_11001_ignoreCallOp235) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage79)) | ((1&apos;b0 == ap_block_pp0_stage78_11001_ignoreCallOp234) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage78)) | ((1&apos;b0 == ap_block_pp0_stage77_11001_ignoreCallOp233) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage77)) | ((1&apos;b0 == ap_block_pp0_stage76_11001_ignoreCallOp232) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage76)) | ((1&apos;b0 == ap_block_pp0_stage75_11001_ignoreCallOp231) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage75)) | ((1&apos;b0 == ap_block_pp0_stage74_11001_ignoreCallOp230) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage74)) | ((1&apos;b0 == ap_block_pp0_stage73_11001_ignoreCallOp229) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage73)) | ((1&apos;b0 == ap_block_pp0_stage72_11001_ignoreCallOp228) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage72)) | ((1&apos;b0 == ap_block_pp0_stage71_11001_ignoreCallOp227) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage71)) | ((1&apos;b0 == ap_block_pp0_stage70_11001_ignoreCallOp226) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage70)) | ((1&apos;b0 == ap_block_pp0_stage69_11001_ignoreCallOp225) 
    &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage69)) | ((1&apos;b0 == ap_block_pp0_stage68_11001_ignoreCallOp224) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage68)) | ((1&apos;b0 == ap_block_pp0_stage67_11001_ignoreCallOp223) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage67)) | ((1&apos;b0 == ap_block_pp0_stage66_11001_ignoreCallOp222) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage66)) | ((1&apos;b0 == ap_block_pp0_stage65_11001_ignoreCallOp221) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage65)) | ((1&apos;b0 == ap_block_pp0_stage64_11001_ignoreCallOp220) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage64)) | ((1&apos;b0 == ap_block_pp0_stage63_11001_ignoreCallOp219) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage63)) | ((1&apos;b0 == ap_block_pp0_stage62_11001_ignoreCallOp218) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage62)) | ((1&apos;b0 == ap_block_pp0_stage61_11001_ignoreCallOp217) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage61)) | ((1&apos;b0 == ap_block_pp0_stage60_11001_ignoreCallOp216) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage60)) | ((1&apos;b0 == ap_block_pp0_stage59_11001_ignoreCallOp215) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage59)) | ((1&apos;b0 == ap_block_pp0_stage58_11001_ignoreCallOp214) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage58)) 
    | ((1&apos;b0 == ap_block_pp0_stage57_11001_ignoreCallOp213) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage57)) | ((1&apos;b0 == ap_block_pp0_stage56_11001_ignoreCallOp212) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage56)) | ((1&apos;b0 == ap_block_pp0_stage55_11001_ignoreCallOp211) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage55)) | ((1&apos;b0 == ap_block_pp0_stage54_11001_ignoreCallOp210) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage54)) | ((1&apos;b0 == ap_block_pp0_stage53_11001_ignoreCallOp209) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage53)) | ((1&apos;b0 == ap_block_pp0_stage52_11001_ignoreCallOp208) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage52)) | ((1&apos;b0 == ap_block_pp0_stage51_11001_ignoreCallOp207) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage51)) | ((1&apos;b0 == ap_block_pp0_stage50_11001_ignoreCallOp206) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage50)) | ((1&apos;b0 == ap_block_pp0_stage49_11001_ignoreCallOp205) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage49)) | ((1&apos;b0 == ap_block_pp0_stage48_11001_ignoreCallOp204) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage48)) | ((1&apos;b0 == ap_block_pp0_stage47_11001_ignoreCallOp203) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage47)) | ((1&apos;b0 == ap_block_pp0_stage46_11001_ignoreCallOp202) 
    &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage46)) | ((1&apos;b0 == ap_block_pp0_stage45_11001_ignoreCallOp201) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage45)) | ((1&apos;b0 == ap_block_pp0_stage44_11001_ignoreCallOp200) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage44)) | ((1&apos;b0 == ap_block_pp0_stage43_11001_ignoreCallOp199) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage43)))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;md5_wrap_Pipeline_VITIS_LOOP_127_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.201 seconds; current allocated memory: 1.592 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;md5_final_1_Pipeline_VITIS_LOOP_152_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;md5_final_1_Pipeline_VITIS_LOOP_152_2&apos; pipeline &apos;VITIS_LOOP_152_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;md5_final_1_Pipeline_VITIS_LOOP_152_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.596 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;md5_final_1_Pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;md5_final_1_Pipeline_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.596 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;md5_final_1_Pipeline_VITIS_LOOP_147_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;md5_final_1_Pipeline_VITIS_LOOP_147_1&apos; pipeline &apos;VITIS_LOOP_147_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;md5_final_1_Pipeline_VITIS_LOOP_147_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.597 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;md5_final_1_Pipeline_VITIS_LOOP_172_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;md5_final_1_Pipeline_VITIS_LOOP_172_3&apos; pipeline &apos;VITIS_LOOP_172_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;md5_final_1_Pipeline_VITIS_LOOP_172_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.597 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;md5_final_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;md5_final_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.601 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;md5_wrap&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;md5_wrap/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;md5_wrap/text_length&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;md5_wrap/text_input&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;md5_wrap/result&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;md5_wrap&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;return&apos; and &apos;text_length&apos; to AXI-Lite port CTRL." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;text_input&apos; and &apos;result&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;md5_wrap&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;md5_wrap_ctx_data_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.606 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.610 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.620 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for md5_wrap." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for md5_wrap." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.243 seconds; current allocated memory: 168.676 MB." resolution=""/>
</Messages>
