{"vcs1":{"timestamp_begin":1680389550.844886870, "rt":1.75, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1680389552.623396505, "rt":1.45, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680389554.301246721, "rt":1.09, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680389550.564157472}
{"VCS_COMP_START_TIME": 1680389550.564157472}
{"VCS_COMP_END_TIME": 1680389556.635174708}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339588}}
{"stitch_vcselab": {"peak_mem": 239012}}
