#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  5 11:42:59 2018
# Process ID: 12724
# Current directory: C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log lab777.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab777.tcl
# Log file: C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.runs/synth_1/lab777.vds
# Journal file: C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab777.tcl -notrace
Command: synth_design -top lab777 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 358.086 ; gain = 99.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab777' [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/lab777.v:1]
INFO: [Synth 8-6157] synthesizing module 'rolling' [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/lab7.v:1]
	Parameter d1 bound to: 4'b0111 
	Parameter d2 bound to: 4'b1011 
	Parameter d3 bound to: 4'b1101 
	Parameter d4 bound to: 4'b1110 
	Parameter d0 bound to: 4'b1111 
	Parameter id5 bound to: 7'b0100100 
	Parameter id1 bound to: 7'b1001111 
	Parameter id7 bound to: 7'b0001111 
	Parameter id3 bound to: 7'b0000110 
	Parameter id0 bound to: 7'b0000001 
	Parameter id9 bound to: 7'b0000100 
	Parameter id4 bound to: 7'b1001100 
	Parameter idn bound to: 7'b1111111 
WARNING: [Synth 8-567] referenced signal 'ca' should be on the sensitivity list [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/lab7.v:46]
INFO: [Synth 8-6155] done synthesizing module 'rolling' (1#1) [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/lab7.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:1]
	Parameter s0 bound to: 7'b0000001 
	Parameter s1 bound to: 7'b1001111 
	Parameter s2 bound to: 7'b0010010 
	Parameter s3 bound to: 7'b0000110 
	Parameter s4 bound to: 7'b1001100 
	Parameter s5 bound to: 7'b0100100 
	Parameter s6 bound to: 7'b0100000 
	Parameter s7 bound to: 7'b0001111 
	Parameter s8 bound to: 7'b0000000 
	Parameter sn bound to: 7'b1111110 
	Parameter sp bound to: 7'b1111111 
INFO: [Synth 8-226] default block is never used [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:68]
INFO: [Synth 8-226] default block is never used [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:90]
WARNING: [Synth 8-567] referenced signal 'SSD' should be on the sensitivity list [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:64]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:39]
WARNING: [Synth 8-6014] Unused sequential element c_out_reg was removed.  [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:42]
WARNING: [Synth 8-6014] Unused sequential element SSDD_reg was removed.  [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:43]
WARNING: [Synth 8-6014] Unused sequential element c_out1_reg was removed.  [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:43]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (2#1) [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lab777' (3#1) [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/lab777.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.414 ; gain = 153.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.414 ; gain = 153.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.414 ; gain = 153.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc]
WARNING: [Vivado 12-507] No nets matched 'equal_IBUF'. [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'control'. [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'control'. [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/constrs_1/new/lab7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab777_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab777_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 731.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.516 ; gain = 472.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.516 ; gain = 472.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.516 ; gain = 472.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'anode_reg' in module 'rolling'
INFO: [Synth 8-5546] ROM "clock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ca" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cathode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element summ_reg was removed.  [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:40]
WARNING: [Synth 8-6014] Unused sequential element numm_reg was removed.  [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:41]
INFO: [Synth 8-802] inferred FSM for state register 'anode_reg' in module 'calculator'
INFO: [Synth 8-5546] ROM "clock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cathode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      d1 |                               00 |                             0111
                      d2 |                               01 |                             1011
                      d3 |                               10 |                             1101
                      d4 |                               11 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'anode_reg' using encoding 'sequential' in module 'rolling'
WARNING: [Synth 8-327] inferring latch for variable 'cathode_reg' [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/lab7.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'cathode_reg' [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/calculator.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'clock_reg' [C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.srcs/sources_1/new/lab777.v:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 731.516 ; gain = 472.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab777 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module rolling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "M1/clock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "M1/ca" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "M2/clock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'M2/anode_reg[2]' (FD) to 'M2/anode_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\M2/anode_reg[3] )
WARNING: [Synth 8-3332] Sequential element (M1/cathode_reg[6]) is unused and will be removed from module lab777.
WARNING: [Synth 8-3332] Sequential element (M1/cathode_reg[5]) is unused and will be removed from module lab777.
WARNING: [Synth 8-3332] Sequential element (M1/cathode_reg[4]) is unused and will be removed from module lab777.
WARNING: [Synth 8-3332] Sequential element (M1/cathode_reg[3]) is unused and will be removed from module lab777.
WARNING: [Synth 8-3332] Sequential element (M1/cathode_reg[2]) is unused and will be removed from module lab777.
WARNING: [Synth 8-3332] Sequential element (M1/cathode_reg[1]) is unused and will be removed from module lab777.
WARNING: [Synth 8-3332] Sequential element (M1/cathode_reg[0]) is unused and will be removed from module lab777.
WARNING: [Synth 8-3332] Sequential element (M2/anode_reg[3]) is unused and will be removed from module lab777.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 731.516 ; gain = 472.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rolling     | cathode    | 32x7          | LUT            | 
|rolling     | cathode    | 32x7          | LUT            | 
|rolling     | cathode    | 32x7          | LUT            | 
|rolling     | cathode    | 32x7          | LUT            | 
|lab777      | M1/cathode | 32x7          | LUT            | 
|lab777      | M1/cathode | 32x7          | LUT            | 
|lab777      | M1/cathode | 32x7          | LUT            | 
|lab777      | M1/cathode | 32x7          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 735.707 ; gain = 476.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 735.930 ; gain = 477.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 755.906 ; gain = 497.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.906 ; gain = 497.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.906 ; gain = 497.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.906 ; gain = 497.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.906 ; gain = 497.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.906 ; gain = 497.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.906 ; gain = 497.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    15|
|3     |LUT1   |     6|
|4     |LUT2   |     7|
|5     |LUT3   |    12|
|6     |LUT4   |    48|
|7     |LUT5   |    12|
|8     |LUT6   |    13|
|9     |FDRE   |    71|
|10    |FDSE   |     5|
|11    |LD     |     8|
|12    |IBUF   |     6|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   217|
|2     |  M1     |rolling    |   128|
|3     |  M2     |calculator |    68|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.906 ; gain = 497.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 755.906 ; gain = 178.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.906 ; gain = 497.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 22 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 755.906 ; gain = 510.180
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/89277/iCloudDrive/Desktop/JI/VE270/lab/7/project_1/project_1.runs/synth_1/lab777.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab777_utilization_synth.rpt -pb lab777_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 755.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 11:43:29 2018...
