INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:14:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 init0/control/fullReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer44/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 1.437ns (21.877%)  route 5.132ns (78.123%))
  Logic Levels:           19  (CARRY4=3 LUT3=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1362, unset)         0.508     0.508    init0/control/clk
    SLICE_X7Y147         FDSE                                         r  init0/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDSE (Prop_fdse_C_Q)         0.198     0.706 r  init0/control/fullReg_reg/Q
                         net (fo=50, routed)          0.339     1.045    buffer49/control/fullReg_39
    SLICE_X9Y148         LUT3 (Prop_lut3_I2_O)        0.120     1.165 r  buffer49/control/transmitValue_i_3__75/O
                         net (fo=53, routed)          0.449     1.615    buffer49/control/outputValid_reg_1
    SLICE_X8Y146         LUT6 (Prop_lut6_I0_O)        0.043     1.658 r  buffer49/control/transmitValue_i_2__2/O
                         net (fo=39, routed)          0.348     2.006    buffer47/control/p_1_in_27
    SLICE_X8Y145         LUT5 (Prop_lut5_I2_O)        0.043     2.049 r  buffer47/control/transmitValue_i_3__15/O
                         net (fo=40, routed)          0.451     2.500    buffer49/control/p_1_in_121
    SLICE_X8Y143         LUT6 (Prop_lut6_I4_O)        0.043     2.543 r  buffer49/control/Memory[1][0]_i_45__2/O
                         net (fo=1, routed)           0.431     2.973    cmpi7/Memory_reg[1][0]_i_7_0
    SLICE_X12Y143        LUT3 (Prop_lut3_I0_O)        0.043     3.016 r  cmpi7/Memory[1][0]_i_23/O
                         net (fo=1, routed)           0.000     3.016    cmpi7/Memory[1][0]_i_23_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.254 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.254    cmpi7/Memory_reg[1][0]_i_7_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.304 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.304    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.411 r  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.387     3.798    buffer115/fifo/result[0]
    SLICE_X13Y139        LUT5 (Prop_lut5_I0_O)        0.122     3.920 r  buffer115/fifo/fullReg_i_6/O
                         net (fo=3, routed)           0.348     4.268    init18/control/buffer115_outs
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.043     4.311 r  init18/control/Head[0]_i_2__2/O
                         net (fo=7, routed)           0.483     4.794    init18/control/buffer115_outs_ready
    SLICE_X16Y149        LUT6 (Prop_lut6_I3_O)        0.043     4.837 r  init18/control/transmitValue_i_4__52/O
                         net (fo=5, routed)           0.178     5.015    fork54/control/generateBlocks[0].regblock/transmitValue_i_8__3_0
    SLICE_X19Y150        LUT5 (Prop_lut5_I4_O)        0.043     5.058 f  fork54/control/generateBlocks[0].regblock/transmitValue_i_15__1/O
                         net (fo=1, routed)           0.168     5.226    fork54/control/generateBlocks[0].regblock/transmitValue_i_15__1_n_0
    SLICE_X18Y151        LUT6 (Prop_lut6_I2_O)        0.043     5.269 f  fork54/control/generateBlocks[0].regblock/transmitValue_i_8__3/O
                         net (fo=2, routed)           0.319     5.588    buffer49/control/transmitValue_reg_220[0]
    SLICE_X18Y153        LUT6 (Prop_lut6_I1_O)        0.043     5.631 f  buffer49/control/transmitValue_i_6__7/O
                         net (fo=1, routed)           0.095     5.726    buffer49/control/transmitValue_i_6__7_n_0
    SLICE_X18Y153        LUT6 (Prop_lut6_I1_O)        0.043     5.769 r  buffer49/control/transmitValue_i_4__16/O
                         net (fo=2, routed)           0.099     5.868    buffer47/control/addi6_result_ready
    SLICE_X18Y153        LUT6 (Prop_lut6_I0_O)        0.043     5.911 f  buffer47/control/transmitValue_i_10__1/O
                         net (fo=2, routed)           0.221     6.133    fork45/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X18Y152        LUT6 (Prop_lut6_I2_O)        0.043     6.176 f  fork45/control/generateBlocks[0].regblock/transmitValue_i_2__55/O
                         net (fo=2, routed)           0.253     6.428    buffer47/control/transmitValue_reg_77
    SLICE_X19Y152        LUT6 (Prop_lut6_I2_O)        0.043     6.471 r  buffer47/control/fullReg_i_2__6/O
                         net (fo=8, routed)           0.365     6.837    fork15/control/generateBlocks[3].regblock/addi5_result_ready
    SLICE_X17Y157        LUT3 (Prop_lut3_I2_O)        0.043     6.880 r  fork15/control/generateBlocks[3].regblock/outs[5]_i_1__0/O
                         net (fo=7, routed)           0.197     7.077    buffer44/E[0]
    SLICE_X17Y157        FDRE                                         r  buffer44/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1362, unset)         0.483     6.183    buffer44/clk
    SLICE_X17Y157        FDRE                                         r  buffer44/outs_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X17Y157        FDRE (Setup_fdre_C_CE)      -0.194     5.953    buffer44/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -1.123    




