

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Sat Aug 10 20:02:53 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     6.508|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  860|  860|       172|          -|          -|     5|    no    |
        | + Col_Loop       |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %Row_Loop_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 8 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp eq i3 %r_0, -3" [cnn_ap_lp/flat.cpp:6]   --->   Operation 9 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 11 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %5, label %Row_Loop_begin" [cnn_ap_lp/flat.cpp:6]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [cnn_ap_lp/flat.cpp:7]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str10)" [cnn_ap_lp/flat.cpp:7]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 80" [cnn_ap_lp/flat.cpp:15]   --->   Operation 15 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %r_0 to i6" [cnn_ap_lp/flat.cpp:14]   --->   Operation 16 'zext' 'zext_ln203' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn_ap_lp/flat.cpp:14]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i5 %tmp_s to i6" [cnn_ap_lp/flat.cpp:14]   --->   Operation 18 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln203 = add i6 %zext_ln203, %zext_ln203_6" [cnn_ap_lp/flat.cpp:14]   --->   Operation 19 'add' 'add_ln203' <Predicate = (!icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/flat.cpp:9]   --->   Operation 20 'br' <Predicate = (!icmp_ln6)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/flat.cpp:19]   --->   Operation 21 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_0, %Row_Loop_begin ], [ %add_ln15, %Col_Loop_end ]" [cnn_ap_lp/flat.cpp:15]   --->   Operation 22 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 23 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %c_0, -3" [cnn_ap_lp/flat.cpp:9]   --->   Operation 24 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 25 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn_ap_lp/flat.cpp:9]   --->   Operation 26 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/flat.cpp:9]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str111) nounwind" [cnn_ap_lp/flat.cpp:10]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str111)" [cnn_ap_lp/flat.cpp:10]   --->   Operation 29 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %i_1, 16" [cnn_ap_lp/flat.cpp:15]   --->   Operation 30 'add' 'add_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i3 %c_0 to i6" [cnn_ap_lp/flat.cpp:14]   --->   Operation 31 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln203_4 = add i6 %zext_ln203_7, %add_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 32 'add' 'add_ln203_4' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_4, i4 0)" [cnn_ap_lp/flat.cpp:12]   --->   Operation 33 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/flat.cpp:12]   --->   Operation 34 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str10, i32 %tmp)" [cnn_ap_lp/flat.cpp:18]   --->   Operation 35 'specregionend' 'empty_51' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 36 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_1, %Col_Loop_begin ], [ %add_ln15_1, %4 ]" [cnn_ap_lp/flat.cpp:15]   --->   Operation 37 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %4 ]"   --->   Operation 38 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0, -16" [cnn_ap_lp/flat.cpp:12]   --->   Operation 39 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/flat.cpp:12]   --->   Operation 41 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Col_Loop_end, label %4" [cnn_ap_lp/flat.cpp:12]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i5 %f_0 to i10" [cnn_ap_lp/flat.cpp:14]   --->   Operation 43 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln203_5 = add i10 %tmp_15_cast, %zext_ln203_8" [cnn_ap_lp/flat.cpp:14]   --->   Operation 44 'add' 'add_ln203_5' <Predicate = (!icmp_ln12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i10 %add_ln203_5 to i64" [cnn_ap_lp/flat.cpp:14]   --->   Operation 45 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_9" [cnn_ap_lp/flat.cpp:14]   --->   Operation 46 'getelementptr' 'max_pool_out_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%max_pool_out_V_load = load i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 47 'load' 'max_pool_out_V_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str111, i32 %tmp_7)" [cnn_ap_lp/flat.cpp:17]   --->   Operation 48 'specregionend' 'empty_50' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/flat.cpp:9]   --->   Operation 49 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str212) nounwind" [cnn_ap_lp/flat.cpp:13]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %i_2 to i64" [cnn_ap_lp/flat.cpp:14]   --->   Operation 51 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%max_pool_out_V_load = load i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 52 'load' 'max_pool_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/flat.cpp:14]   --->   Operation 53 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.25ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 54 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_5 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 %i_2, 1" [cnn_ap_lp/flat.cpp:15]   --->   Operation 55 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/flat.cpp:12]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flat_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln6              (br               ) [ 011111]
i_0                 (phi              ) [ 001111]
r_0                 (phi              ) [ 001000]
icmp_ln6            (icmp             ) [ 001111]
empty               (speclooptripcount) [ 000000]
r                   (add              ) [ 011111]
br_ln6              (br               ) [ 000000]
specloopname_ln7    (specloopname     ) [ 000000]
tmp                 (specregionbegin  ) [ 000111]
i                   (add              ) [ 011111]
zext_ln203          (zext             ) [ 000000]
tmp_s               (bitconcatenate   ) [ 000000]
zext_ln203_6        (zext             ) [ 000000]
add_ln203           (add              ) [ 000111]
br_ln9              (br               ) [ 001111]
ret_ln19            (ret              ) [ 000000]
i_1                 (phi              ) [ 000111]
c_0                 (phi              ) [ 000100]
icmp_ln9            (icmp             ) [ 001111]
empty_48            (speclooptripcount) [ 000000]
c                   (add              ) [ 001111]
br_ln9              (br               ) [ 000000]
specloopname_ln10   (specloopname     ) [ 000000]
tmp_7               (specregionbegin  ) [ 000011]
add_ln15            (add              ) [ 001111]
zext_ln203_7        (zext             ) [ 000000]
add_ln203_4         (add              ) [ 000000]
tmp_15_cast         (bitconcatenate   ) [ 000011]
br_ln12             (br               ) [ 001111]
empty_51            (specregionend    ) [ 000000]
br_ln6              (br               ) [ 011111]
i_2                 (phi              ) [ 000011]
f_0                 (phi              ) [ 000010]
icmp_ln12           (icmp             ) [ 001111]
empty_49            (speclooptripcount) [ 000000]
f                   (add              ) [ 001111]
br_ln12             (br               ) [ 000000]
zext_ln203_8        (zext             ) [ 000000]
add_ln203_5         (add              ) [ 000000]
zext_ln203_9        (zext             ) [ 000000]
max_pool_out_V_addr (getelementptr    ) [ 000001]
empty_50            (specregionend    ) [ 000000]
br_ln9              (br               ) [ 001111]
specloopname_ln13   (specloopname     ) [ 000000]
zext_ln14           (zext             ) [ 000000]
max_pool_out_V_load (load             ) [ 000000]
flat_array_V_addr   (getelementptr    ) [ 000000]
store_ln14          (store            ) [ 000000]
add_ln15_1          (add              ) [ 001111]
br_ln12             (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="max_pool_out_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="14" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="10" slack="0"/>
<pin id="56" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="9" slack="0"/>
<pin id="61" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_V_load/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="flat_array_V_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="14" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="9" slack="0"/>
<pin id="69" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln14_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="0"/>
<pin id="74" dir="0" index="1" bw="14" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="1"/>
<pin id="81" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="r_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="1"/>
<pin id="93" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="r_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_1_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="1"/>
<pin id="104" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="9" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="c_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="1"/>
<pin id="115" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="c_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_2_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="1"/>
<pin id="126" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_2_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="9" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="f_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="f_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln6_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="r_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln203_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln203_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln203_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln9_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="c_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln15_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln203_7_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln203_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="1"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_15_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln12_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="f_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln203_8_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln203_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="1"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_5/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln203_9_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_9/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln14_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln15_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="1"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="r_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="271" class="1005" name="add_ln203_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="1"/>
<pin id="273" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="279" class="1005" name="c_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="284" class="1005" name="add_ln15_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_15_cast_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="1"/>
<pin id="291" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="297" class="1005" name="f_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="302" class="1005" name="max_pool_out_V_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_V_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="add_ln15_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="1"/>
<pin id="309" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="46" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="46" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="59" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="83" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="111"><net_src comp="79" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="133"><net_src comp="102" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="95" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="95" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="83" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="95" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="95" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="164" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="117" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="117" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="105" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="117" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="139" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="139" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="139" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="250"><net_src comp="124" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="256"><net_src comp="124" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="152" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="269"><net_src comp="158" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="274"><net_src comp="180" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="282"><net_src comp="192" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="287"><net_src comp="198" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="292"><net_src comp="213" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="300"><net_src comp="227" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="305"><net_src comp="52" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="310"><net_src comp="252" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="127" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array_V | {5 }
 - Input state : 
	Port: flat : max_pool_out_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		r : 1
		br_ln6 : 2
		i : 1
		zext_ln203 : 1
		tmp_s : 1
		zext_ln203_6 : 2
		add_ln203 : 3
	State 3
		icmp_ln9 : 1
		c : 1
		br_ln9 : 2
		add_ln15 : 1
		zext_ln203_7 : 1
		add_ln203_4 : 2
		tmp_15_cast : 3
	State 4
		icmp_ln12 : 1
		f : 1
		br_ln12 : 2
		zext_ln203_8 : 1
		add_ln203_5 : 2
		zext_ln203_9 : 3
		max_pool_out_V_addr : 4
		max_pool_out_V_load : 5
	State 5
		flat_array_V_addr : 1
		store_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       r_fu_152      |    0    |    12   |
|          |       i_fu_158      |    0    |    15   |
|          |   add_ln203_fu_180  |    0    |    15   |
|          |       c_fu_192      |    0    |    12   |
|    add   |   add_ln15_fu_198   |    0    |    15   |
|          |  add_ln203_4_fu_208 |    0    |    15   |
|          |       f_fu_227      |    0    |    15   |
|          |  add_ln203_5_fu_237 |    0    |    14   |
|          |  add_ln15_1_fu_252  |    0    |    15   |
|----------|---------------------|---------|---------|
|          |   icmp_ln6_fu_146   |    0    |    9    |
|   icmp   |   icmp_ln9_fu_186   |    0    |    9    |
|          |   icmp_ln12_fu_221  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |  zext_ln203_fu_164  |    0    |    0    |
|          | zext_ln203_6_fu_176 |    0    |    0    |
|   zext   | zext_ln203_7_fu_204 |    0    |    0    |
|          | zext_ln203_8_fu_233 |    0    |    0    |
|          | zext_ln203_9_fu_242 |    0    |    0    |
|          |   zext_ln14_fu_247  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_168    |    0    |    0    |
|          |  tmp_15_cast_fu_213 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   157   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln15_1_reg_307    |    9   |
|      add_ln15_reg_284     |    9   |
|     add_ln203_reg_271     |    6   |
|        c_0_reg_113        |    3   |
|         c_reg_279         |    3   |
|        f_0_reg_135        |    5   |
|         f_reg_297         |    5   |
|         i_0_reg_79        |    9   |
|        i_1_reg_102        |    9   |
|        i_2_reg_124        |    9   |
|         i_reg_266         |    9   |
|max_pool_out_V_addr_reg_302|    9   |
|         r_0_reg_91        |    3   |
|         r_reg_261         |    3   |
|    tmp_15_cast_reg_289    |   10   |
+---------------------------+--------+
|           Total           |   101  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   9  |   18   ||    9    |
|    i_0_reg_79    |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   157  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   101  |   175  |
+-----------+--------+--------+--------+
