module testbench;

reg wclk, rclk, winc, rinc, wresetn, rresetn;
reg [3:0] wdata;
wire[3:0] rdata;
wire full, empty;

async_fifo test ( .wclk(wclk), .rclk(rclk), .winc(winc), .rinc(rinc), .wresetn(wresetn), .rresetn(rresetn), 
.wdata(wdata), .rdata(rdata), .full(full), .empty(empty) );