<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</id>
  <title>GitHub Treanding - systemverilog</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/" rel="alternate" />
  <updated>2024-12-25T15:56:39+00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/lowRISC/opentitan</id>
    <title>https://github.com/lowRISC/opentitan</title>
    <link href="https://github.com/lowRISC/opentitan" />
    <updated>2024-12-25T15:56:39+00:00</updated>
    <content type="text">OpenTitan: Open source silicon root of trust</content>
  </entry>
  <entry>
    <id>https://github.com/openhwgroup/cvfpu</id>
    <title>https://github.com/openhwgroup/cvfpu</title>
    <link href="https://github.com/openhwgroup/cvfpu" />
    <updated>2024-12-25T15:56:39+00:00</updated>
    <content type="text">Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/riscv-dbg</id>
    <title>https://github.com/pulp-platform/riscv-dbg</title>
    <link href="https://github.com/pulp-platform/riscv-dbg" />
    <updated>2024-12-25T15:56:39+00:00</updated>
    <content type="text">RISC-V Debug Support for our PULP RISC-V Cores</content>
  </entry>
  <entry>
    <id>https://github.com/openhwgroup/cv-hpdcache</id>
    <title>https://github.com/openhwgroup/cv-hpdcache</title>
    <link href="https://github.com/openhwgroup/cv-hpdcache" />
    <updated>2024-12-25T15:56:39+00:00</updated>
    <content type="text">RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores</content>
  </entry>
  <entry>
    <id>https://github.com/chipsalliance/Cores-VeeR-EL2</id>
    <title>https://github.com/chipsalliance/Cores-VeeR-EL2</title>
    <link href="https://github.com/chipsalliance/Cores-VeeR-EL2" />
    <updated>2024-12-25T15:56:39+00:00</updated>
    <content type="text">VeeR EL2 Core</content>
  </entry>
  <entry>
    <id>https://github.com/adam-maj/tiny-gpu</id>
    <title>https://github.com/adam-maj/tiny-gpu</title>
    <link href="https://github.com/adam-maj/tiny-gpu" />
    <updated>2024-12-25T15:56:39+00:00</updated>
    <content type="text">A minimal GPU design in Verilog to learn how GPUs work from the ground up</content>
  </entry>
</feed>