// Seed: 1702383378
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    _id_1
);
  inout wire _id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  parameter id_3 = 1;
  logic [-1 'b0 : id_1] id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_12,
      id_14,
      id_9
  );
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output tri0 id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = -1;
  wire [1 : -1] id_16, id_17, id_18;
endmodule
