<stg><name>conv_7x7_Pipeline_CHANNEL_KERN_I6</name>


<trans_list>

<trans id="196" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %val_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %chan = alloca i32 1

]]></Node>
<StgValue><ssdm name="chan"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %select_ln31_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:6 %sub_ln1319_cast = sext i6 %sub_ln1319_read

]]></Node>
<StgValue><ssdm name="sub_ln1319_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i5 0, i5 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i2 0, i2 %chan

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i16 0, i16 %val_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body16.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body16.5:0 %indvar_flatten34_load = load i5 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="indvar_flatten34_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body16.5:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body16.5:2 %icmp_ln44 = icmp_eq  i5 %indvar_flatten34_load, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body16.5:3 %add_ln44 = add i5 %indvar_flatten34_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16.5:4 %br_ln44 = br i1 %icmp_ln44, void %for.inc50.5, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.5.exitStub

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc50.5:1 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc50.5:2 %chan_load = load i2 %chan

]]></Node>
<StgValue><ssdm name="chan_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc50.5:3 %add_ln44_4 = add i2 %chan_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln44_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc50.5:6 %icmp_ln48 = icmp_eq  i3 %i_load, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc50.5:7 %select_ln44 = select i1 %icmp_ln48, i3 0, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc50.5:8 %select_ln44_4 = select i1 %icmp_ln48, i2 %add_ln44_4, i2 %chan_load

]]></Node>
<StgValue><ssdm name="select_ln44_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="2">
<![CDATA[
for.inc50.5:9 %select_ln44_11_cast1 = zext i2 %select_ln44_4

]]></Node>
<StgValue><ssdm name="select_ln44_11_cast1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="2">
<![CDATA[
for.inc50.5:10 %select_ln44_11_cast = zext i2 %select_ln44_4

]]></Node>
<StgValue><ssdm name="select_ln44_11_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.5:11 %empty_49 = mul i8 %select_ln44_11_cast, i8 52

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.5:12 %add_ln1319 = add i7 %sub_ln1319_cast, i7 %select_ln44_11_cast1

]]></Node>
<StgValue><ssdm name="add_ln1319"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc50.5:101 %add_ln48 = add i3 %select_ln44, i3 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.5:102 %store_ln48 = store i5 %add_ln44, i5 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.5:103 %store_ln48 = store i2 %select_ln44_4, i2 %chan

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.5:104 %store_ln48 = store i3 %add_ln48, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.5:11 %empty_49 = mul i8 %select_ln44_11_cast, i8 52

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="61" op_0_bw="7">
<![CDATA[
for.inc50.5:13 %sext_ln1319 = sext i7 %add_ln1319

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc50.5:14 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln1319, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="61" op_0_bw="10">
<![CDATA[
for.inc50.5:15 %sext_ln1319_4 = sext i10 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln1319_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.inc50.5:16 %sub_ln1319_7 = sub i61 %sext_ln1319_4, i61 %sext_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="61" op_0_bw="3">
<![CDATA[
for.inc50.5:18 %zext_ln1319 = zext i3 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.inc50.5:19 %add_ln1319_22 = add i61 %sub_ln1319_7, i61 %zext_ln1319

]]></Node>
<StgValue><ssdm name="add_ln1319_22"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="61">
<![CDATA[
for.inc50.5:20 %trunc_ln1319 = trunc i61 %add_ln1319_22

]]></Node>
<StgValue><ssdm name="trunc_ln1319"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="61">
<![CDATA[
for.inc50.5:21 %trunc_ln1319_4 = trunc i61 %add_ln1319_22

]]></Node>
<StgValue><ssdm name="trunc_ln1319_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc50.5:22 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln1319_4, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc50.5:23 %sub_ln1319_8 = sub i10 %p_shl, i10 %trunc_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="55" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.5:11 %empty_49 = mul i8 %select_ln44_11_cast, i8 52

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
for.inc50.5:24 %zext_ln1319_22 = zext i10 %sub_ln1319_8

]]></Node>
<StgValue><ssdm name="zext_ln1319_22"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.5:25 %W_buf_addr = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_22

]]></Node>
<StgValue><ssdm name="W_buf_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc50.5:26 %add_ln1319_23 = add i10 %sub_ln1319_8, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1319_23"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
for.inc50.5:27 %zext_ln1319_23 = zext i10 %add_ln1319_23

]]></Node>
<StgValue><ssdm name="zext_ln1319_23"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.5:28 %W_buf_addr_19 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_23

]]></Node>
<StgValue><ssdm name="W_buf_addr_19"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc50.5:29 %add_ln1319_24 = add i10 %sub_ln1319_8, i10 2

]]></Node>
<StgValue><ssdm name="add_ln1319_24"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
for.inc50.5:30 %zext_ln1319_24 = zext i10 %add_ln1319_24

]]></Node>
<StgValue><ssdm name="zext_ln1319_24"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.5:31 %W_buf_addr_20 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_24

]]></Node>
<StgValue><ssdm name="W_buf_addr_20"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc50.5:32 %add_ln1319_25 = add i10 %sub_ln1319_8, i10 3

]]></Node>
<StgValue><ssdm name="add_ln1319_25"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="10">
<![CDATA[
for.inc50.5:33 %zext_ln1319_25 = zext i10 %add_ln1319_25

]]></Node>
<StgValue><ssdm name="zext_ln1319_25"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.5:34 %W_buf_addr_21 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_25

]]></Node>
<StgValue><ssdm name="W_buf_addr_21"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc50.5:35 %add_ln1319_26 = add i10 %sub_ln1319_8, i10 4

]]></Node>
<StgValue><ssdm name="add_ln1319_26"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="10">
<![CDATA[
for.inc50.5:36 %zext_ln1319_26 = zext i10 %add_ln1319_26

]]></Node>
<StgValue><ssdm name="zext_ln1319_26"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.5:37 %W_buf_addr_22 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_26

]]></Node>
<StgValue><ssdm name="W_buf_addr_22"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc50.5:38 %add_ln1319_27 = add i10 %sub_ln1319_8, i10 5

]]></Node>
<StgValue><ssdm name="add_ln1319_27"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="10">
<![CDATA[
for.inc50.5:39 %zext_ln1319_27 = zext i10 %add_ln1319_27

]]></Node>
<StgValue><ssdm name="zext_ln1319_27"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.5:40 %W_buf_addr_23 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_27

]]></Node>
<StgValue><ssdm name="W_buf_addr_23"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc50.5:41 %add_ln1319_28 = add i10 %sub_ln1319_8, i10 6

]]></Node>
<StgValue><ssdm name="add_ln1319_28"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
for.inc50.5:42 %zext_ln1319_28 = zext i10 %add_ln1319_28

]]></Node>
<StgValue><ssdm name="zext_ln1319_28"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.5:43 %W_buf_addr_24 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_28

]]></Node>
<StgValue><ssdm name="W_buf_addr_24"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="3">
<![CDATA[
for.inc50.5:44 %i_6_cast = zext i3 %select_ln44

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc50.5:46 %empty_50 = add i6 %i_6_cast, i6 %select_ln31_1_read

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="6">
<![CDATA[
for.inc50.5:47 %p_cast = zext i6 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.5:48 %empty_51 = add i8 %empty_49, i8 %p_cast

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:54 %W_buf_load = load i10 %W_buf_addr

]]></Node>
<StgValue><ssdm name="W_buf_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:60 %W_buf_load_19 = load i10 %W_buf_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_load_19"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:66 %W_buf_load_20 = load i10 %W_buf_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_load_20"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:72 %W_buf_load_21 = load i10 %W_buf_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_load_21"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:78 %W_buf_load_22 = load i10 %W_buf_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_load_22"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:84 %W_buf_load_23 = load i10 %W_buf_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_load_23"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:90 %W_buf_load_24 = load i10 %W_buf_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_load_24"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="87" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.5:48 %empty_51 = add i8 %empty_49, i8 %p_cast

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
for.inc50.5:49 %p_cast5 = zext i8 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.5:50 %X_buf_addr = getelementptr i736 %X_buf, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="X_buf_addr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="736" op_0_bw="8">
<![CDATA[
for.inc50.5:51 %X_buf_load = load i8 %X_buf_addr

]]></Node>
<StgValue><ssdm name="X_buf_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:54 %W_buf_load = load i10 %W_buf_addr

]]></Node>
<StgValue><ssdm name="W_buf_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:60 %W_buf_load_19 = load i10 %W_buf_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_load_19"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:66 %W_buf_load_20 = load i10 %W_buf_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_load_20"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:72 %W_buf_load_21 = load i10 %W_buf_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_load_21"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:78 %W_buf_load_22 = load i10 %W_buf_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_load_22"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:84 %W_buf_load_23 = load i10 %W_buf_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_load_23"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="10">
<![CDATA[
for.inc50.5:90 %W_buf_load_24 = load i10 %W_buf_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_load_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="736" op_0_bw="8">
<![CDATA[
for.inc50.5:51 %X_buf_load = load i8 %X_buf_addr

]]></Node>
<StgValue><ssdm name="X_buf_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="736" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:52 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:53 %sext_ln864 = sext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln864"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:55 %sext_ln864_40 = sext i16 %W_buf_load

]]></Node>
<StgValue><ssdm name="sext_ln864_40"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:56 %mul_ln864 = mul i29 %sext_ln864_40, i29 %sext_ln864

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="736" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:58 %tmp_12_s = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:59 %sext_ln864_41 = sext i16 %tmp_12_s

]]></Node>
<StgValue><ssdm name="sext_ln864_41"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:61 %sext_ln864_42 = sext i16 %W_buf_load_19

]]></Node>
<StgValue><ssdm name="sext_ln864_42"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:62 %mul_ln864_19 = mul i29 %sext_ln864_42, i29 %sext_ln864_41

]]></Node>
<StgValue><ssdm name="mul_ln864_19"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="736" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:64 %tmp_12_1 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:65 %sext_ln864_43 = sext i16 %tmp_12_1

]]></Node>
<StgValue><ssdm name="sext_ln864_43"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:67 %sext_ln864_44 = sext i16 %W_buf_load_20

]]></Node>
<StgValue><ssdm name="sext_ln864_44"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:68 %mul_ln864_20 = mul i29 %sext_ln864_44, i29 %sext_ln864_43

]]></Node>
<StgValue><ssdm name="mul_ln864_20"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="736" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:70 %tmp_12_2 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:71 %sext_ln864_45 = sext i16 %tmp_12_2

]]></Node>
<StgValue><ssdm name="sext_ln864_45"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:73 %sext_ln864_46 = sext i16 %W_buf_load_21

]]></Node>
<StgValue><ssdm name="sext_ln864_46"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:74 %mul_ln864_21 = mul i29 %sext_ln864_46, i29 %sext_ln864_45

]]></Node>
<StgValue><ssdm name="mul_ln864_21"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="736" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:76 %tmp_12_3 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:77 %sext_ln864_47 = sext i16 %tmp_12_3

]]></Node>
<StgValue><ssdm name="sext_ln864_47"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:79 %sext_ln864_48 = sext i16 %W_buf_load_22

]]></Node>
<StgValue><ssdm name="sext_ln864_48"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:80 %mul_ln864_22 = mul i29 %sext_ln864_48, i29 %sext_ln864_47

]]></Node>
<StgValue><ssdm name="mul_ln864_22"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="736" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:82 %tmp_12_4 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:83 %sext_ln864_49 = sext i16 %tmp_12_4

]]></Node>
<StgValue><ssdm name="sext_ln864_49"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:85 %sext_ln864_50 = sext i16 %W_buf_load_23

]]></Node>
<StgValue><ssdm name="sext_ln864_50"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:86 %mul_ln864_23 = mul i29 %sext_ln864_50, i29 %sext_ln864_49

]]></Node>
<StgValue><ssdm name="mul_ln864_23"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="736" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:88 %tmp_12_5 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:89 %sext_ln864_51 = sext i16 %tmp_12_5

]]></Node>
<StgValue><ssdm name="sext_ln864_51"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.5:91 %sext_ln864_52 = sext i16 %W_buf_load_24

]]></Node>
<StgValue><ssdm name="sext_ln864_52"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:92 %mul_ln864_24 = mul i29 %sext_ln864_52, i29 %sext_ln864_51

]]></Node>
<StgValue><ssdm name="mul_ln864_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="127" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:56 %mul_ln864 = mul i29 %sext_ln864_40, i29 %sext_ln864

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:62 %mul_ln864_19 = mul i29 %sext_ln864_42, i29 %sext_ln864_41

]]></Node>
<StgValue><ssdm name="mul_ln864_19"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:68 %mul_ln864_20 = mul i29 %sext_ln864_44, i29 %sext_ln864_43

]]></Node>
<StgValue><ssdm name="mul_ln864_20"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:74 %mul_ln864_21 = mul i29 %sext_ln864_46, i29 %sext_ln864_45

]]></Node>
<StgValue><ssdm name="mul_ln864_21"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:80 %mul_ln864_22 = mul i29 %sext_ln864_48, i29 %sext_ln864_47

]]></Node>
<StgValue><ssdm name="mul_ln864_22"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:86 %mul_ln864_23 = mul i29 %sext_ln864_50, i29 %sext_ln864_49

]]></Node>
<StgValue><ssdm name="mul_ln864_23"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:92 %mul_ln864_24 = mul i29 %sext_ln864_52, i29 %sext_ln864_51

]]></Node>
<StgValue><ssdm name="mul_ln864_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="134" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:56 %mul_ln864 = mul i29 %sext_ln864_40, i29 %sext_ln864

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:62 %mul_ln864_19 = mul i29 %sext_ln864_42, i29 %sext_ln864_41

]]></Node>
<StgValue><ssdm name="mul_ln864_19"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:68 %mul_ln864_20 = mul i29 %sext_ln864_44, i29 %sext_ln864_43

]]></Node>
<StgValue><ssdm name="mul_ln864_20"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:74 %mul_ln864_21 = mul i29 %sext_ln864_46, i29 %sext_ln864_45

]]></Node>
<StgValue><ssdm name="mul_ln864_21"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:80 %mul_ln864_22 = mul i29 %sext_ln864_48, i29 %sext_ln864_47

]]></Node>
<StgValue><ssdm name="mul_ln864_22"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:86 %mul_ln864_23 = mul i29 %sext_ln864_50, i29 %sext_ln864_49

]]></Node>
<StgValue><ssdm name="mul_ln864_23"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:92 %mul_ln864_24 = mul i29 %sext_ln864_52, i29 %sext_ln864_51

]]></Node>
<StgValue><ssdm name="mul_ln864_24"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="141" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:56 %mul_ln864 = mul i29 %sext_ln864_40, i29 %sext_ln864

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:57 %trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_s"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:62 %mul_ln864_19 = mul i29 %sext_ln864_42, i29 %sext_ln864_41

]]></Node>
<StgValue><ssdm name="mul_ln864_19"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:63 %trunc_ln864_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_19, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_19"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:68 %mul_ln864_20 = mul i29 %sext_ln864_44, i29 %sext_ln864_43

]]></Node>
<StgValue><ssdm name="mul_ln864_20"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:69 %trunc_ln864_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_20, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_20"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:74 %mul_ln864_21 = mul i29 %sext_ln864_46, i29 %sext_ln864_45

]]></Node>
<StgValue><ssdm name="mul_ln864_21"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:75 %trunc_ln864_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_21, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_21"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:80 %mul_ln864_22 = mul i29 %sext_ln864_48, i29 %sext_ln864_47

]]></Node>
<StgValue><ssdm name="mul_ln864_22"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:81 %trunc_ln864_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_22, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_22"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:86 %mul_ln864_23 = mul i29 %sext_ln864_50, i29 %sext_ln864_49

]]></Node>
<StgValue><ssdm name="mul_ln864_23"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:87 %trunc_ln864_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_23, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_23"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.5:92 %mul_ln864_24 = mul i29 %sext_ln864_52, i29 %sext_ln864_51

]]></Node>
<StgValue><ssdm name="mul_ln864_24"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.5:93 %trunc_ln864_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_24, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_24"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.5:94 %add_ln859 = add i16 %trunc_ln864_s, i16 %trunc_ln864_20

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.5:96 %add_ln859_20 = add i16 %trunc_ln864_23, i16 %trunc_ln864_24

]]></Node>
<StgValue><ssdm name="add_ln859_20"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.5:98 %add_ln859_22 = add i16 %add_ln859, i16 %trunc_ln864_19

]]></Node>
<StgValue><ssdm name="add_ln859_22"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="158" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.5:95 %add_ln859_19 = add i16 %trunc_ln864_21, i16 %trunc_ln864_22

]]></Node>
<StgValue><ssdm name="add_ln859_19"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.5:97 %add_ln859_21 = add i16 %add_ln859_20, i16 %add_ln859_19

]]></Node>
<StgValue><ssdm name="add_ln859_21"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.5.exitStub:0 %val_V_load = load i16 %val_V

]]></Node>
<StgValue><ssdm name="val_V_load"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.5.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %val_V_5_out, i16 %val_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.5.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc50.5:0 %val_V_load_4 = load i16 %val_V

]]></Node>
<StgValue><ssdm name="val_V_load_4"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc50.5:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc50.5:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc50.5:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc50.5:45 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.5:99 %add_ln859_23 = add i16 %add_ln859_22, i16 %add_ln859_21

]]></Node>
<StgValue><ssdm name="add_ln859_23"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.5:100 %add_ln859_24 = add i16 %add_ln859_23, i16 %val_V_load_4

]]></Node>
<StgValue><ssdm name="add_ln859_24"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.5:105 %store_ln48 = store i16 %add_ln859_24, i16 %val_V

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc50.5:106 %br_ln48 = br void %for.body16.5

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
