# Reading pref.tcl
# do XM23_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:20 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v 
# -- Compiling module p_ram
# 
# Top level modules:
# 	p_ram
# End time: 19:18:20 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:20 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v 
# -- Compiling module d_ram
# 
# Top level modules:
# 	d_ram
# End time: 19:18:20 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:20 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v 
# -- Compiling module reg_view
# 
# Top level modules:
# 	reg_view
# End time: 19:18:20 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/branch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:20 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/branch.sv 
# -- Compiling module branch
# 
# Top level modules:
# 	branch
# End time: 19:18:20 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:20 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(12): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(14): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(15): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 19:18:20 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:20 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv(99): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 19:18:20 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:20 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 19:18:21 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:21 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/update_psw.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/update_psw.sv 
# -- Compiling module update_psw
# 
# Top level modules:
# 	update_psw
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv 
# -- Compiling module moves
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv(9): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv(10): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	moves
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_MOV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_MOV.sv 
# -- Compiling module alu_MOV
# 
# Top level modules:
# 	alu_MOV
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SRA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SRA.sv 
# -- Compiling module alu_SRA
# 
# Top level modules:
# 	alu_SRA
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_RRC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_RRC.sv 
# -- Compiling module alu_RRC
# 
# Top level modules:
# 	alu_RRC
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_COMP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_COMP.sv 
# -- Compiling module alu_COMP
# 
# Top level modules:
# 	alu_COMP
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SWPB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SWPB.sv 
# -- Compiling module alu_SWPB
# 
# Top level modules:
# 	alu_SWPB
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SXT.sv 
# -- Compiling module alu_SXT
# 
# Top level modules:
# 	alu_SXT
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv 
# -- Compiling module memory_access_d_ram
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(9): (vlog-13314) Defaulting port 'enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(10): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(11): (vlog-13314) Defaulting port 'off' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(15): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(16): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	memory_access_d_ram
# End time: 19:18:22 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv 
# -- Compiling module go_to_LR
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv(11): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv(12): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv(13): (vlog-13314) Defaulting port 'enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	go_to_LR
# End time: 19:18:23 on Nov 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:23 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv 
# -- Compiling module system_view
# ** Warning: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv(12): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	system_view
# End time: 19:18:23 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA {C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:23 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA" C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv 
# -- Compiling module seven_segment_display_driver
# 
# Top level modules:
# 	seven_segment_display_driver
# End time: 19:18:23 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
step -over
# Active dataset is not in simulation mode
vsim -gui -l msim_transcript work.XM23 -L altera_mf_ver
# vsim -gui -l msim_transcript work.XM23 -L altera_mf_ver 
# Start time: 19:18:37 on Nov 23,2024
# Loading sv_std.std
# Loading work.XM23
# Loading work.program_counter
# Loading work.p_ram
# Loading altera_mf_ver.altsyncram
# Loading work.memory_access_d_ram
# Loading work.d_ram
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# Loading work.alu_MOV
# Loading work.alu_SRA
# Loading work.alu_RRC
# Loading work.alu_COMP
# Loading work.alu_SWPB
# Loading work.alu_SXT
# Loading work.branch
# Loading work.go_to_LR
# Loading work.moves
# Loading work.update_psw
# Loading work.system_view
# Loading work.reg_view
# Loading work.seven_segment_display_driver
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'pre'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'inc'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'dec'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'write_enable'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'output_address'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/dram File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'wren'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/dram File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 239
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline_registers_inst'.  Expected 53, found 46.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline_registers_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'PRPO_o'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline_registers_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'DEC_o'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline_registers_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'INC_o'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline_registers_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 281
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (123) does not match connection size (41) for port 'enable'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/go_to_LR_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 420
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (24) for port 'b_i'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/moves_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 434
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'regview'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/system_view_inst/regview File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv Line: 28
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv(28): [TFMPC] - Missing connection for port 'q'.
add wave -position end  sim:/XM23/clk_in
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Vlad  Hostname: DESKTOP-2EU525A  ProcessID: 15008
#           Attempting to use alternate WLF file "./wlftgr238g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgr238g
add wave -position 0  sim:/XM23/init
add wave -position end  sim:/XM23/clk
add wave -position end  sim:/XM23/dram_address_wire
add wave -position end  sim:/XM23/dram_write_enable_wire
add wave -position end  sim:/XM23/dram_data_in_wire
add wave -position end  sim:/XM23/dram_data_out_wire
force -freeze sim:/XM23/init 1 0
force -freeze sim:/XM23/clk_in 1 0, 0 {0 ps} -r 1
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../register_view_labels.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /XM23/system_view_inst/regview/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../register_view_labels.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../register_view_labels.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /XM23/system_view_inst/regview/altsyncram_component/m_default/altsyncram_inst
force -freeze sim:/XM23/init 0 0
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/XM23/gprc_o_wire[0]
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'pre'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'inc'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'dec'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'write_enable'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'output_address'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/memory_access_d_ram_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 220
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/dram File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'wren'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/dram File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 239
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline_registers_inst'.  Expected 53, found 46.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline_registers_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'PRPO_o'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline_registers_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'DEC_o'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline_registers_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'INC_o'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline_registers_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 281
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv(281): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (123) does not match connection size (41) for port 'enable'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/go_to_LR_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 420
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (24) for port 'b_i'. The port definition is at: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/moves_inst File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 434
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'regview'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/system_view_inst/regview File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv Line: 28
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv(28): [TFMPC] - Missing connection for port 'q'.
add wave -position end  sim:/XM23/PC_wire
force -freeze sim:/XM23/init 1 0
force -freeze sim:/XM23/clk_in 1 0, 0 {5 ps} -r 10
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../register_view_labels.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /XM23/system_view_inst/regview/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../register_view_labels.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../register_view_labels.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /XM23/system_view_inst/regview/altsyncram_component/m_default/altsyncram_inst
force -freeze sim:/XM23/init 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 19:27:38 on Nov 23,2024, Elapsed time: 0:09:01
# Errors: 0, Warnings: 24
