********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.75
BUILT  : Sep 29 2023
DATE   : 2023-10-03.12:42:37
COMMAND: -synth -top ahb2ram -I../../../../ -I/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram -sv /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram/run_1/synth_1_1/analysis/slpp_all/surelog.log.

[WRN:PA0205] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/sram1p.v:1:1: No timescale set for "sram1p".

[WRN:PA0205] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv:2:1: No timescale set for "ahb2ram".

[INF:CP0300] Compilation...

[INF:CP0303] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv:2:1: Compile module "work@ahb2ram".

[INF:CP0303] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/sram1p.v:1:1: Compile module "work@sram1p".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv:26:35: Implicit port type (wire) for "HRESP".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv:2:1: Top level module "work@ahb2ram".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
