# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do SAD_V1_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {SAD_V1_7_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity SAD_V1
# -- Compiling architecture structure of SAD_V1
# 
vsim +altera -do SAD_V1_run_msim_gate_vhdl.do -l msim_transcript -gui work.sad_v1
# vsim +altera -do SAD_V1_run_msim_gate_vhdl.do -l msim_transcript -gui work.sad_v1 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneiii.cycloneiii_atom_pack(body)
# Loading cycloneiii.cycloneiii_components
# Loading work.sad_v1(structure)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)
# Loading cycloneiii.cycloneiii_io_ibuf(arch)
# Loading ieee.std_logic_arith(body)
# Loading cycloneiii.cycloneiii_io_obuf(arch)
# Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)
# Loading cycloneiii.cycloneiii_ena_reg(behave)
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# do SAD_V1_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {SAD_V1_7_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity SAD_V1
# -- Compiling architecture structure of SAD_V1
# 
# Load canceled
do C:/Users/DELL/Desktop/SAD_V1/estimulos.do
add wave  \
sim:/sad_v1/clk \
sim:/sad_v1/enable \
sim:/sad_v1/reset \
sim:/sad_v1/sample_ori \
sim:/sad_v1/sample_can \
sim:/sad_v1/read_mem \
sim:/sad_v1/address \
sim:/sad_v1/sad_value \
sim:/sad_v1/done
run
