#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17bff30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c00c0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x17cd5a0 .functor NOT 1, L_0x18064a0, C4<0>, C4<0>, C4<0>;
L_0x17a30d0 .functor XOR 2, L_0x1806030, L_0x18061f0, C4<00>, C4<00>;
L_0x17c0c00 .functor XOR 2, L_0x17a30d0, L_0x1806330, C4<00>, C4<00>;
v0x17f4410_0 .net *"_ivl_10", 1 0, L_0x1806330;  1 drivers
v0x17f4510_0 .net *"_ivl_12", 1 0, L_0x17c0c00;  1 drivers
v0x17f45f0_0 .net *"_ivl_2", 1 0, L_0x1805f90;  1 drivers
v0x17f46b0_0 .net *"_ivl_4", 1 0, L_0x1806030;  1 drivers
v0x17f4790_0 .net *"_ivl_6", 1 0, L_0x18061f0;  1 drivers
v0x17f48c0_0 .net *"_ivl_8", 1 0, L_0x17a30d0;  1 drivers
v0x17f49a0_0 .var "clk", 0 0;
v0x17f4a40_0 .net "f_dut", 0 0, v0x17f3ab0_0;  1 drivers
v0x17f4ae0_0 .net "f_ref", 0 0, L_0x18054d0;  1 drivers
v0x17f4c10_0 .net "g_dut", 0 0, v0x17f3b70_0;  1 drivers
v0x17f4cb0_0 .net "g_ref", 0 0, L_0x17a2ef0;  1 drivers
v0x17f4d50_0 .net "resetn", 0 0, v0x17f33c0_0;  1 drivers
v0x17f4df0_0 .var/2u "stats1", 223 0;
v0x17f4e90_0 .var/2u "strobe", 0 0;
v0x17f4f30_0 .net "tb_match", 0 0, L_0x18064a0;  1 drivers
v0x17f4fd0_0 .net "tb_mismatch", 0 0, L_0x17cd5a0;  1 drivers
v0x17f5090_0 .net "x", 0 0, v0x17f3490_0;  1 drivers
v0x17f5240_0 .net "y", 0 0, v0x17f3590_0;  1 drivers
L_0x1805f90 .concat [ 1 1 0 0], L_0x17a2ef0, L_0x18054d0;
L_0x1806030 .concat [ 1 1 0 0], L_0x17a2ef0, L_0x18054d0;
L_0x18061f0 .concat [ 1 1 0 0], v0x17f3b70_0, v0x17f3ab0_0;
L_0x1806330 .concat [ 1 1 0 0], L_0x17a2ef0, L_0x18054d0;
L_0x18064a0 .cmp/eeq 2, L_0x1805f90, L_0x17c0c00;
S_0x17c0250 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x17c00c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1786a40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1786a80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1786ac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1786b00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1786b40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1786b80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1786bc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1786c00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1786c40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x17ae8a0 .functor OR 1, L_0x18057a0, L_0x1805a50, C4<0>, C4<0>;
L_0x17a2ef0 .functor OR 1, L_0x17ae8a0, L_0x1805d10, C4<0>, C4<0>;
v0x17cd810_0 .net *"_ivl_0", 31 0, L_0x17f5360;  1 drivers
L_0x7f675e1800a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17cd8b0_0 .net *"_ivl_11", 27 0, L_0x7f675e1800a8;  1 drivers
L_0x7f675e1800f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x17ae9b0_0 .net/2u *"_ivl_12", 31 0, L_0x7f675e1800f0;  1 drivers
v0x17a2f60_0 .net *"_ivl_14", 0 0, L_0x18057a0;  1 drivers
v0x17a3140_0 .net *"_ivl_16", 31 0, L_0x1805910;  1 drivers
L_0x7f675e180138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17f20c0_0 .net *"_ivl_19", 27 0, L_0x7f675e180138;  1 drivers
L_0x7f675e180180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x17f21a0_0 .net/2u *"_ivl_20", 31 0, L_0x7f675e180180;  1 drivers
v0x17f2280_0 .net *"_ivl_22", 0 0, L_0x1805a50;  1 drivers
v0x17f2340_0 .net *"_ivl_25", 0 0, L_0x17ae8a0;  1 drivers
v0x17f2400_0 .net *"_ivl_26", 31 0, L_0x1805c70;  1 drivers
L_0x7f675e1801c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17f24e0_0 .net *"_ivl_29", 27 0, L_0x7f675e1801c8;  1 drivers
L_0x7f675e180018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17f25c0_0 .net *"_ivl_3", 27 0, L_0x7f675e180018;  1 drivers
L_0x7f675e180210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x17f26a0_0 .net/2u *"_ivl_30", 31 0, L_0x7f675e180210;  1 drivers
v0x17f2780_0 .net *"_ivl_32", 0 0, L_0x1805d10;  1 drivers
L_0x7f675e180060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x17f2840_0 .net/2u *"_ivl_4", 31 0, L_0x7f675e180060;  1 drivers
v0x17f2920_0 .net *"_ivl_8", 31 0, L_0x1805660;  1 drivers
v0x17f2a00_0 .net "clk", 0 0, v0x17f49a0_0;  1 drivers
v0x17f2ac0_0 .net "f", 0 0, L_0x18054d0;  alias, 1 drivers
v0x17f2b80_0 .net "g", 0 0, L_0x17a2ef0;  alias, 1 drivers
v0x17f2c40_0 .var "next", 3 0;
v0x17f2d20_0 .net "resetn", 0 0, v0x17f33c0_0;  alias, 1 drivers
v0x17f2de0_0 .var "state", 3 0;
v0x17f2ec0_0 .net "x", 0 0, v0x17f3490_0;  alias, 1 drivers
v0x17f2f80_0 .net "y", 0 0, v0x17f3590_0;  alias, 1 drivers
E_0x17b8090 .event anyedge, v0x17f2de0_0, v0x17f2ec0_0, v0x17f2f80_0;
E_0x17b8590 .event posedge, v0x17f2a00_0;
L_0x17f5360 .concat [ 4 28 0 0], v0x17f2de0_0, L_0x7f675e180018;
L_0x18054d0 .cmp/eq 32, L_0x17f5360, L_0x7f675e180060;
L_0x1805660 .concat [ 4 28 0 0], v0x17f2de0_0, L_0x7f675e1800a8;
L_0x18057a0 .cmp/eq 32, L_0x1805660, L_0x7f675e1800f0;
L_0x1805910 .concat [ 4 28 0 0], v0x17f2de0_0, L_0x7f675e180138;
L_0x1805a50 .cmp/eq 32, L_0x1805910, L_0x7f675e180180;
L_0x1805c70 .concat [ 4 28 0 0], v0x17f2de0_0, L_0x7f675e1801c8;
L_0x1805d10 .cmp/eq 32, L_0x1805c70, L_0x7f675e180210;
S_0x17f3100 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x17c00c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x17f32d0_0 .net "clk", 0 0, v0x17f49a0_0;  alias, 1 drivers
v0x17f33c0_0 .var "resetn", 0 0;
v0x17f3490_0 .var "x", 0 0;
v0x17f3590_0 .var "y", 0 0;
E_0x17b7e30/0 .event negedge, v0x17f2a00_0;
E_0x17b7e30/1 .event posedge, v0x17f2a00_0;
E_0x17b7e30 .event/or E_0x17b7e30/0, E_0x17b7e30/1;
S_0x17f3690 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x17c00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
v0x17f39c0_0 .net "clk", 0 0, v0x17f49a0_0;  alias, 1 drivers
v0x17f3ab0_0 .var "f", 0 0;
v0x17f3b70_0 .var "g", 0 0;
v0x17f3c10_0 .var "next_state", 2 0;
v0x17f3cf0_0 .net "resetn", 0 0, v0x17f33c0_0;  alias, 1 drivers
v0x17f3e30_0 .var "state", 2 0;
v0x17f3f10_0 .net "x", 0 0, v0x17f3490_0;  alias, 1 drivers
v0x17f4000_0 .net "y", 0 0, v0x17f3590_0;  alias, 1 drivers
E_0x17d3cf0 .event anyedge, v0x17f3e30_0, v0x17f2ec0_0, v0x17f2f80_0;
E_0x17f3960/0 .event negedge, v0x17f2d20_0;
E_0x17f3960/1 .event posedge, v0x17f2a00_0;
E_0x17f3960 .event/or E_0x17f3960/0, E_0x17f3960/1;
S_0x17f41f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x17c00c0;
 .timescale -12 -12;
E_0x17d39d0 .event anyedge, v0x17f4e90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f4e90_0;
    %nor/r;
    %assign/vec4 v0x17f4e90_0, 0;
    %wait E_0x17d39d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f3100;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f33c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f3490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f3590_0, 0, 1;
    %wait E_0x17b8590;
    %wait E_0x17b8590;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17f33c0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b7e30;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x17f33c0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x17f3590_0, 0;
    %assign/vec4 v0x17f3490_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17c0250;
T_2 ;
    %wait E_0x17b8590;
    %load/vec4 v0x17f2d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17f2de0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x17f2c40_0;
    %assign/vec4 v0x17f2de0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x17c0250;
T_3 ;
Ewait_0 .event/or E_0x17b8090, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17f2de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x17f2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x17f2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x17f2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x17f2f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x17f2f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x17f2c40_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x17f3690;
T_4 ;
    %wait E_0x17f3960;
    %load/vec4 v0x17f3cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f3e30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x17f3c10_0;
    %assign/vec4 v0x17f3e30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17f3690;
T_5 ;
    %wait E_0x17d3cf0;
    %load/vec4 v0x17f3e30_0;
    %store/vec4 v0x17f3c10_0, 0, 3;
    %load/vec4 v0x17f3e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x17f3f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x17f3f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
T_5.11 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x17f3f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
T_5.13 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x17f4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
T_5.15 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x17f4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
T_5.17 ;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x17f3c10_0, 0, 3;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x17f3690;
T_6 ;
    %wait E_0x17b8590;
    %load/vec4 v0x17f3e30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f3ab0_0, 0;
    %jmp T_6.2;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f3ab0_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %load/vec4 v0x17f3e30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f3b70_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f3b70_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f3b70_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f3b70_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x17c00c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f49a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f4e90_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x17c00c0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f49a0_0;
    %inv;
    %store/vec4 v0x17f49a0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x17c00c0;
T_9 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f32d0_0, v0x17f4fd0_0, v0x17f49a0_0, v0x17f4d50_0, v0x17f5090_0, v0x17f5240_0, v0x17f4ae0_0, v0x17f4a40_0, v0x17f4cb0_0, v0x17f4c10_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x17c00c0;
T_10 ;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_10.1 ;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_10.3 ;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x17c00c0;
T_11 ;
    %wait E_0x17b7e30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f4df0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4df0_0, 4, 32;
    %load/vec4 v0x17f4f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4df0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f4df0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4df0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x17f4ae0_0;
    %load/vec4 v0x17f4ae0_0;
    %load/vec4 v0x17f4a40_0;
    %xor;
    %load/vec4 v0x17f4ae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4df0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4df0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x17f4cb0_0;
    %load/vec4 v0x17f4cb0_0;
    %load/vec4 v0x17f4c10_0;
    %xor;
    %load/vec4 v0x17f4cb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4df0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x17f4df0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4df0_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/2013_q2bfsm/iter5/response3/top_module.sv";
