// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Conv (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        stream_in_V_V_dout,
        stream_in_V_V_empty_n,
        stream_in_V_V_read,
        stream_out_V_V_din,
        stream_out_V_V_full_n,
        stream_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_pp0_stage0 = 28'd65536;
parameter    ap_ST_fsm_state19 = 28'd131072;
parameter    ap_ST_fsm_state20 = 28'd262144;
parameter    ap_ST_fsm_pp1_stage0 = 28'd524288;
parameter    ap_ST_fsm_state25 = 28'd1048576;
parameter    ap_ST_fsm_pp2_stage0 = 28'd2097152;
parameter    ap_ST_fsm_pp2_stage1 = 28'd4194304;
parameter    ap_ST_fsm_state56 = 28'd8388608;
parameter    ap_ST_fsm_pp3_stage0 = 28'd16777216;
parameter    ap_ST_fsm_state63 = 28'd33554432;
parameter    ap_ST_fsm_pp4_stage0 = 28'd67108864;
parameter    ap_ST_fsm_state67 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] stream_in_V_V_dout;
input   stream_in_V_V_empty_n;
output   stream_in_V_V_read;
output  [15:0] stream_out_V_V_din;
input   stream_out_V_V_full_n;
output   stream_out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg stream_in_V_V_read;
reg[15:0] stream_out_V_V_din;
reg stream_out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg  signed [7:0] multiple_V_7;
reg   [4:0] bias_V_7_address0;
reg    bias_V_7_ce0;
reg    bias_V_7_we0;
wire   [7:0] bias_V_7_q0;
reg   [12:0] B_V_3_0_address0;
reg    B_V_3_0_ce0;
wire   [7:0] B_V_3_0_q0;
reg   [12:0] B_V_3_0_address1;
reg    B_V_3_0_ce1;
reg    B_V_3_0_we1;
wire   [7:0] B_V_3_0_q1;
reg   [12:0] B_V_3_1_address0;
reg    B_V_3_1_ce0;
wire   [7:0] B_V_3_1_q0;
reg   [12:0] B_V_3_1_address1;
reg    B_V_3_1_ce1;
reg    B_V_3_1_we1;
wire   [7:0] B_V_3_1_q1;
reg   [12:0] B_V_3_2_address0;
reg    B_V_3_2_ce0;
wire   [7:0] B_V_3_2_q0;
reg   [12:0] B_V_3_2_address1;
reg    B_V_3_2_ce1;
reg    B_V_3_2_we1;
wire  signed [7:0] B_V_3_2_q1;
reg   [8:0] A_V_3_2_address0;
reg    A_V_3_2_ce0;
wire   [7:0] A_V_3_2_q0;
reg   [8:0] A_V_3_2_address1;
reg    A_V_3_2_ce1;
reg    A_V_3_2_we1;
wire   [7:0] A_V_3_2_q1;
reg   [8:0] A_V_3_3_address0;
reg    A_V_3_3_ce0;
wire   [7:0] A_V_3_3_q0;
reg   [8:0] A_V_3_3_address1;
reg    A_V_3_3_ce1;
reg    A_V_3_3_we1;
wire   [7:0] A_V_3_3_q1;
reg   [8:0] A_V_3_4_address0;
reg    A_V_3_4_ce0;
wire   [7:0] A_V_3_4_q0;
reg   [8:0] A_V_3_4_address1;
reg    A_V_3_4_ce1;
reg    A_V_3_4_we1;
wire   [7:0] A_V_3_4_q1;
reg   [8:0] A_V_3_5_address0;
reg    A_V_3_5_ce0;
wire   [7:0] A_V_3_5_q0;
reg   [8:0] A_V_3_5_address1;
reg    A_V_3_5_ce1;
reg    A_V_3_5_we1;
wire   [7:0] A_V_3_5_q1;
reg   [8:0] A_V_3_6_address0;
reg    A_V_3_6_ce0;
wire   [7:0] A_V_3_6_q0;
reg   [8:0] A_V_3_6_address1;
reg    A_V_3_6_ce1;
reg    A_V_3_6_we1;
wire   [7:0] A_V_3_6_q1;
reg   [8:0] A_V_3_1_address0;
reg    A_V_3_1_ce0;
wire   [7:0] A_V_3_1_q0;
reg   [8:0] A_V_3_1_address1;
reg    A_V_3_1_ce1;
reg    A_V_3_1_we1;
wire   [7:0] A_V_3_1_q1;
reg   [8:0] A_V_3_0_address0;
reg    A_V_3_0_ce0;
wire   [7:0] A_V_3_0_q0;
reg   [8:0] A_V_3_0_address1;
reg    A_V_3_0_ce1;
reg    A_V_3_0_we1;
wire   [7:0] A_V_3_0_q1;
reg    stream_in_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    ap_enable_reg_pp3_iter4;
wire    ap_block_pp3_stage0;
reg   [0:0] exitcond_flatten_reg_3096;
reg   [0:0] exitcond_flatten_reg_3096_pp3_iter3_reg;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage0;
reg   [0:0] exitcond_reg_3199;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond_flatten30_reg_2513;
reg   [0:0] exitcond_flatten30_reg_2513_pp1_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_87_reg_2495;
reg    stream_out_V_V_blk_n;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter14;
wire    ap_block_pp2_stage1;
reg   [0:0] ifzero_reg_2840;
reg   [0:0] ifzero_reg_2840_pp2_iter13_reg;
reg   [30:0] i8_reg_667;
reg   [11:0] indvar_flatten21_reg_689;
reg   [2:0] j2_reg_700;
reg   [9:0] indvar_flatten22_reg_712;
reg   [2:0] k_reg_723;
reg   [6:0] i3_reg_735;
reg   [15:0] indvar_flatten23_reg_747;
reg   [2:0] ia_reg_758;
reg   [14:0] indvar_flatten24_reg_770;
reg   [2:0] ib_reg_781;
reg   [12:0] indvar_flatten25_reg_792;
reg   [5:0] i4_reg_803;
reg   [24:0] p_4_reg_815;
reg   [6:0] j5_reg_827;
reg   [7:0] A_V_3_load_1_0_phi_reg_899;
reg   [14:0] indvar_flatten20_reg_975;
reg   [2:0] ka_reg_986;
reg   [13:0] indvar_flatten13_reg_998;
reg   [2:0] kb_reg_1009;
reg   [12:0] indvar_flatten_reg_1021;
reg   [6:0] j_reg_1033;
reg   [5:0] i18_reg_1045;
reg   [5:0] i1_reg_1057;
reg   [5:0] i1_reg_1057_pp4_iter1_reg;
wire    ap_block_state64_pp4_stage0_iter0;
reg    ap_block_state65_pp4_stage0_iter1;
wire    ap_block_state66_pp4_stage0_iter2;
reg    ap_block_pp4_stage0_11001;
reg   [7:0] reg_1069;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_state26_pp2_stage0_iter0;
wire    ap_block_state28_pp2_stage0_iter1;
wire    ap_block_state30_pp2_stage0_iter2;
wire    ap_block_state32_pp2_stage0_iter3;
wire    ap_block_state34_pp2_stage0_iter4;
wire    ap_block_state36_pp2_stage0_iter5;
wire    ap_block_state38_pp2_stage0_iter6;
wire    ap_block_state40_pp2_stage0_iter7;
wire    ap_block_state42_pp2_stage0_iter8;
wire    ap_block_state44_pp2_stage0_iter9;
wire    ap_block_state46_pp2_stage0_iter10;
wire    ap_block_state48_pp2_stage0_iter11;
wire    ap_block_state50_pp2_stage0_iter12;
wire    ap_block_state52_pp2_stage0_iter13;
wire    ap_block_state54_pp2_stage0_iter14;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond_flatten32_reg_2584;
reg   [0:0] exitcond_flatten32_reg_2584_pp2_iter1_reg;
reg   [2:0] ib_mid2_reg_2643;
reg   [2:0] ib_mid2_reg_2643_pp2_iter1_reg;
reg   [7:0] reg_1076;
reg   [7:0] reg_1083;
reg   [7:0] reg_1089;
reg   [7:0] reg_1096;
reg   [7:0] reg_1102;
reg   [7:0] reg_1109;
reg   [7:0] reg_1116;
reg   [7:0] reg_1122;
reg   [7:0] reg_1129;
reg   [7:0] reg_1135;
wire    ap_block_state27_pp2_stage1_iter0;
wire    ap_block_state29_pp2_stage1_iter1;
wire    ap_block_state31_pp2_stage1_iter2;
wire    ap_block_state33_pp2_stage1_iter3;
wire    ap_block_state35_pp2_stage1_iter4;
wire    ap_block_state37_pp2_stage1_iter5;
wire    ap_block_state39_pp2_stage1_iter6;
wire    ap_block_state41_pp2_stage1_iter7;
wire    ap_block_state43_pp2_stage1_iter8;
wire    ap_block_state45_pp2_stage1_iter9;
wire    ap_block_state47_pp2_stage1_iter10;
wire    ap_block_state49_pp2_stage1_iter11;
wire    ap_block_state51_pp2_stage1_iter12;
wire    ap_block_state53_pp2_stage1_iter13;
reg    ap_block_state55_pp2_stage1_iter14;
reg    ap_block_pp2_stage1_11001;
reg   [0:0] exitcond_flatten32_reg_2584_pp2_iter2_reg;
reg    ap_enable_reg_pp2_iter3;
reg   [7:0] reg_1139;
reg   [7:0] reg_1143;
reg   [7:0] reg_1147;
reg   [7:0] reg_1154;
reg   [7:0] reg_1161;
reg   [7:0] reg_1168;
reg   [7:0] reg_1174;
reg   [15:0] tmp_V_reg_2424;
reg    ap_block_state1;
reg   [15:0] tmp_V_159_reg_2430;
reg    ap_block_state2;
reg  signed [15:0] tmp_V_161_reg_2435;
reg    ap_block_state3;
reg  signed [15:0] tmp_V_163_reg_2440;
reg    ap_block_state4;
reg  signed [15:0] tmp_V_167_reg_2445;
reg    ap_block_state6;
wire   [0:0] tmp_s_fu_1180_p2;
reg    ap_block_state8;
wire   [0:0] tmp_82_fu_1185_p2;
wire  signed [31:0] lhs_V_fu_1190_p1;
reg  signed [31:0] lhs_V_reg_2458;
wire  signed [31:0] tmp_84_fu_1196_p1;
wire  signed [31:0] grp_fu_2404_p2;
reg  signed [31:0] tmp8_reg_2475;
wire    ap_CS_fsm_state10;
wire  signed [31:0] grp_fu_2410_p2;
reg  signed [31:0] tmp9_reg_2480;
wire   [31:0] grp_fu_1209_p2;
reg   [31:0] p_9_reg_2485;
wire    ap_CS_fsm_state15;
wire   [31:0] KER_bound_fu_1213_p2;
reg   [31:0] KER_bound_reg_2490;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_87_fu_1221_p2;
wire    ap_block_state17_pp0_stage0_iter0;
reg    ap_block_state18_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [30:0] i_fu_1226_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_86_fu_1236_p2;
wire    ap_CS_fsm_state20;
wire   [14:0] num_img_5_fu_1241_p2;
reg   [14:0] num_img_5_reg_2508;
wire   [0:0] exitcond_flatten30_fu_1247_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state21_pp1_stage0_iter0;
wire    ap_block_state22_pp1_stage0_iter1;
reg    ap_block_state23_pp1_stage0_iter2;
wire    ap_block_state24_pp1_stage0_iter3;
reg    ap_block_pp1_stage0_11001;
wire   [11:0] indvar_flatten_next3_fu_1253_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] exitcond_flatten31_fu_1259_p2;
reg   [0:0] exitcond_flatten31_reg_2522;
wire   [9:0] indvar_flatten_next2_7_fu_1271_p3;
wire   [2:0] tmp_92_mid2_v_fu_1292_p3;
reg   [2:0] tmp_92_mid2_v_reg_2535;
reg    ap_enable_reg_pp1_iter1;
wire   [6:0] i3_mid2_fu_1327_p3;
reg   [6:0] i3_mid2_reg_2541;
wire   [2:0] k_mid2_fu_1335_p3;
reg   [2:0] k_mid2_reg_2547;
reg   [2:0] k_mid2_reg_2547_pp1_iter2_reg;
wire   [6:0] i_5_fu_1343_p2;
reg   [6:0] i_5_reg_2552;
wire   [9:0] tmp_223_fu_1368_p2;
reg   [9:0] tmp_223_reg_2557;
wire   [7:0] tmp_263_fu_1374_p1;
reg   [7:0] tmp_263_reg_2562;
wire   [2:0] tmp_94_fu_1388_p2;
reg   [2:0] tmp_94_reg_2573;
wire   [2:0] ia_1_fu_1394_p2;
reg   [2:0] ia_1_reg_2578;
wire   [0:0] exitcond_flatten32_fu_1400_p2;
reg   [0:0] exitcond_flatten32_reg_2584_pp2_iter3_reg;
reg   [0:0] exitcond_flatten32_reg_2584_pp2_iter4_reg;
reg   [0:0] exitcond_flatten32_reg_2584_pp2_iter5_reg;
wire   [15:0] indvar_flatten_next3_3_fu_1406_p2;
reg   [15:0] indvar_flatten_next3_3_reg_2588;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] exitcond_flatten33_fu_1412_p2;
reg   [0:0] exitcond_flatten33_reg_2593;
wire   [2:0] ib_mid_fu_1418_p3;
reg   [2:0] ib_mid_reg_2603;
wire   [0:0] exitcond_flatten65_m_fu_1450_p2;
reg   [0:0] exitcond_flatten65_m_reg_2609;
wire   [0:0] exitcond1_mid3_fu_1468_p2;
reg   [0:0] exitcond1_mid3_reg_2616;
wire   [12:0] indvar_flatten63_op_fu_1474_p2;
reg   [12:0] indvar_flatten63_op_reg_2622;
wire   [14:0] indvar_flatten78_op_fu_1480_p2;
reg   [14:0] indvar_flatten78_op_reg_2627;
wire   [2:0] tmp_133_1_mid2_fu_1486_p3;
reg   [2:0] tmp_133_1_mid2_reg_2632;
wire   [5:0] i4_mid_fu_1501_p3;
reg   [5:0] i4_mid_reg_2638;
wire   [2:0] ib_mid2_fu_1509_p3;
reg   [2:0] ib_mid2_reg_2643_pp2_iter2_reg;
wire   [5:0] i_29_fu_1515_p2;
reg   [5:0] i_29_reg_2648;
wire   [0:0] tmp_264_fu_1525_p2;
reg   [0:0] tmp_264_reg_2653;
reg   [0:0] tmp_264_reg_2653_pp2_iter1_reg;
reg   [0:0] tmp_264_reg_2653_pp2_iter2_reg;
reg   [0:0] tmp_264_reg_2653_pp2_iter3_reg;
wire   [6:0] j5_mid2_fu_1530_p3;
reg   [6:0] j5_mid2_reg_2658;
wire   [6:0] j_9_fu_1538_p2;
reg   [6:0] j_9_reg_2665;
wire   [12:0] indvar_flatten_next3_1_fu_1544_p3;
reg   [12:0] indvar_flatten_next3_1_reg_2671;
wire   [14:0] indvar_flatten_next3_2_fu_1551_p3;
reg   [14:0] indvar_flatten_next3_2_reg_2676;
wire   [5:0] tmp_100_mid2_fu_1586_p3;
reg   [5:0] tmp_100_mid2_reg_2681;
reg    ap_enable_reg_pp2_iter1;
reg   [5:0] tmp_100_mid2_reg_2681_pp2_iter2_reg;
reg   [5:0] tmp_100_mid2_reg_2681_pp2_iter3_reg;
reg   [5:0] tmp_100_mid2_reg_2681_pp2_iter4_reg;
wire   [9:0] tmp_229_fu_1622_p2;
reg   [9:0] tmp_229_reg_2687;
wire   [9:0] tmp_230_fu_1628_p2;
reg   [9:0] tmp_230_reg_2692;
wire   [9:0] tmp_231_fu_1634_p2;
reg   [9:0] tmp_231_reg_2697;
wire   [13:0] tmp_266_fu_1646_p1;
reg   [13:0] tmp_266_reg_2702;
wire   [11:0] tmp_267_fu_1650_p1;
reg   [11:0] tmp_267_reg_2707;
reg   [8:0] A_V_3_0_addr_3_reg_2722;
reg   [8:0] A_V_3_1_addr_2_reg_2732;
reg   [8:0] A_V_3_1_addr_3_reg_2738;
reg   [8:0] A_V_3_2_addr_2_reg_2749;
reg   [8:0] A_V_3_2_addr_3_reg_2755;
reg   [8:0] A_V_3_3_addr_2_reg_2766;
reg   [8:0] A_V_3_3_addr_3_reg_2772;
reg   [8:0] A_V_3_4_addr_2_reg_2783;
reg   [8:0] A_V_3_4_addr_3_reg_2789;
reg   [8:0] A_V_3_5_addr_2_reg_2800;
reg   [8:0] A_V_3_6_addr_2_reg_2815;
wire   [13:0] tmp_233_fu_1691_p2;
reg   [13:0] tmp_233_reg_2825;
wire   [13:0] tmp_234_fu_1696_p2;
reg   [13:0] tmp_234_reg_2830;
wire   [13:0] tmp_235_fu_1702_p2;
reg   [13:0] tmp_235_reg_2835;
wire   [0:0] ifzero_fu_1708_p2;
reg   [0:0] ifzero_reg_2840_pp2_iter2_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter3_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter4_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter5_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter6_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter7_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter8_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter9_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter10_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter11_reg;
reg   [0:0] ifzero_reg_2840_pp2_iter12_reg;
reg   [12:0] B_V_3_0_addr_3_reg_2854;
reg   [12:0] B_V_3_1_addr_2_reg_2864;
reg   [12:0] B_V_3_2_addr_2_reg_2879;
reg   [7:0] A_V_3_0_load_reg_2889;
reg   [7:0] A_V_3_6_load_reg_2894;
reg   [7:0] A_V_3_0_load_1_reg_2899;
reg   [7:0] A_V_3_6_load_2_reg_2904;
reg   [7:0] B_V_3_0_load_1_reg_2909;
reg   [7:0] A_V_3_6_load_1_reg_2914;
reg   [7:0] A_V_3_0_load_2_reg_2919;
reg   [7:0] B_V_3_1_load_2_reg_2924;
wire   [15:0] r_V_1_fu_1747_p2;
reg   [15:0] r_V_1_reg_2939;
wire   [15:0] r_V_12_0_1_fu_1761_p2;
reg   [15:0] r_V_12_0_1_reg_2944;
wire   [15:0] r_V_12_0_2_fu_1775_p2;
reg   [15:0] r_V_12_0_2_reg_2949;
wire   [15:0] r_V_12_2_1_fu_1788_p2;
reg  signed [15:0] r_V_12_2_1_reg_2954;
wire   [15:0] r_V_12_1_fu_1807_p2;
reg   [15:0] r_V_12_1_reg_2959;
wire   [15:0] r_V_12_1_1_fu_1821_p2;
reg   [15:0] r_V_12_1_1_reg_2964;
wire   [15:0] r_V_12_1_2_fu_1835_p2;
reg   [15:0] r_V_12_1_2_reg_2969;
wire   [15:0] r_V_12_2_fu_1849_p2;
reg   [15:0] r_V_12_2_reg_2974;
wire   [16:0] tmp2_fu_1858_p2;
reg   [16:0] tmp2_reg_2979;
wire  signed [16:0] grp_fu_2416_p3;
reg  signed [16:0] tmp7_reg_2984;
wire   [17:0] tmp1_fu_1892_p2;
reg   [17:0] tmp1_reg_2989;
wire   [17:0] tmp4_fu_1917_p2;
reg   [17:0] tmp4_reg_2994;
wire   [24:0] p_4_mid2_fu_1923_p3;
reg   [24:0] p_4_mid2_reg_2999;
wire   [18:0] tmp_113_fu_1940_p2;
reg   [18:0] tmp_113_reg_3004;
wire   [24:0] buf_V_5_2_2_fu_1949_p2;
reg   [24:0] buf_V_5_2_2_reg_3014;
reg    ap_enable_reg_pp2_iter5;
reg   [7:0] bias_V_7_load_reg_3020;
wire   [24:0] r_V_fu_1957_p2;
reg   [24:0] r_V_reg_3025;
reg   [0:0] tmp_268_reg_3030;
reg   [16:0] tmp_111_reg_3035;
reg   [16:0] tmp_108_reg_3040;
wire   [25:0] tmp_103_fu_2015_p3;
reg  signed [25:0] tmp_103_reg_3045;
wire  signed [32:0] grp_fu_2033_p2;
reg  signed [32:0] r_V_s_reg_3060;
reg   [0:0] tmp_269_reg_3065;
reg   [0:0] tmp_269_reg_3065_pp2_iter11_reg;
reg   [0:0] tmp_269_reg_3065_pp2_iter12_reg;
reg   [0:0] tmp_269_reg_3065_pp2_iter13_reg;
wire   [66:0] grp_fu_2050_p2;
reg   [66:0] mul_reg_3076;
reg   [28:0] tmp_271_reg_3081;
wire   [66:0] neg_mul_fu_2066_p2;
reg   [66:0] neg_mul_reg_3086;
wire   [15:0] Outbuf_V_fu_2119_p3;
reg   [15:0] Outbuf_V_reg_3091;
wire   [0:0] exitcond_flatten_fu_2127_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state57_pp3_stage0_iter0;
wire    ap_block_state58_pp3_stage0_iter1;
wire    ap_block_state59_pp3_stage0_iter2;
wire    ap_block_state60_pp3_stage0_iter3;
reg    ap_block_state61_pp3_stage0_iter4;
wire    ap_block_state62_pp3_stage0_iter5;
reg    ap_block_pp3_stage0_11001;
reg   [0:0] exitcond_flatten_reg_3096_pp3_iter1_reg;
reg   [0:0] exitcond_flatten_reg_3096_pp3_iter2_reg;
wire   [14:0] indvar_flatten_next2_fu_2133_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] exitcond_flatten28_fu_2139_p2;
reg   [0:0] exitcond_flatten28_reg_3105;
reg   [0:0] exitcond_flatten28_reg_3105_pp3_iter1_reg;
wire   [13:0] indvar_flatten_next1_fu_2151_p3;
wire   [0:0] not_exitcond_flatten_11_fu_2177_p2;
reg   [0:0] not_exitcond_flatten_11_reg_3121;
wire   [0:0] exitcond_flatten29_fu_2182_p2;
reg   [0:0] exitcond_flatten29_reg_3126;
wire   [0:0] exitcond_flatten_mid_fu_2188_p2;
reg   [0:0] exitcond_flatten_mid_reg_3131;
wire   [0:0] tmp_214_fu_2200_p2;
reg   [0:0] tmp_214_reg_3136;
wire   [1:0] kb_t_mid2_fu_2209_p3;
reg   [1:0] kb_t_mid2_reg_3141;
reg   [1:0] kb_t_mid2_reg_3141_pp3_iter2_reg;
reg   [1:0] kb_t_mid2_reg_3141_pp3_iter3_reg;
reg   [1:0] kb_t_mid2_reg_3141_pp3_iter4_reg;
wire   [2:0] kb_mid2_fu_2217_p3;
reg   [2:0] kb_mid2_reg_3145;
reg    ap_enable_reg_pp3_iter1;
wire   [12:0] indvar_flatten_next_fu_2231_p3;
reg   [12:0] indvar_flatten_next_reg_3150;
wire  signed [2:0] tmp_85_mid2_v_v_fu_2245_p3;
reg  signed [2:0] tmp_85_mid2_v_v_reg_3155;
reg    ap_enable_reg_pp3_iter2;
reg  signed [2:0] tmp_85_mid2_v_v_reg_3155_pp3_iter3_reg;
wire   [5:0] i18_mid2_fu_2302_p3;
reg   [5:0] i18_mid2_reg_3161;
wire   [6:0] tmp_93_mid2_fu_2310_p3;
reg   [6:0] tmp_93_mid2_reg_3166;
wire   [5:0] i_28_fu_2318_p2;
reg   [5:0] i_28_reg_3172;
wire   [12:0] tmp_217_fu_2338_p2;
reg   [12:0] tmp_217_reg_3177;
wire   [11:0] tmp_260_fu_2344_p1;
reg   [11:0] tmp_260_reg_3182;
wire   [13:0] tmp_219_fu_2367_p2;
reg   [13:0] tmp_219_reg_3187;
wire   [7:0] tmp_261_fu_2373_p1;
reg   [7:0] tmp_261_reg_3192;
wire   [0:0] exitcond_fu_2383_p2;
reg   [0:0] exitcond_reg_3199_pp4_iter1_reg;
wire   [5:0] i_27_fu_2389_p2;
reg   [5:0] i_27_reg_3203;
reg    ap_enable_reg_pp4_iter0;
wire   [7:0] tmp_262_fu_2395_p1;
reg   [7:0] tmp_262_reg_3208;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state17;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state21;
reg    ap_enable_reg_pp1_iter3;
wire    ap_CS_fsm_state25;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state26;
reg    ap_block_pp2_stage1_subdone;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state57;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter5;
wire    ap_CS_fsm_state63;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state64;
reg    ap_enable_reg_pp4_iter2;
reg   [14:0] num_img_reg_678;
wire    ap_CS_fsm_state56;
reg   [2:0] ap_phi_mux_j2_phi_fu_704_p4;
reg   [2:0] ap_phi_mux_k_phi_fu_727_p4;
reg   [6:0] ap_phi_mux_i3_phi_fu_739_p4;
reg   [15:0] ap_phi_mux_indvar_flatten23_phi_fu_751_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_ia_phi_fu_762_p4;
reg   [14:0] ap_phi_mux_indvar_flatten24_phi_fu_774_p4;
reg   [2:0] ap_phi_mux_ib_phi_fu_785_p4;
reg   [12:0] ap_phi_mux_indvar_flatten25_phi_fu_796_p4;
reg   [5:0] ap_phi_mux_i4_phi_fu_807_p4;
reg   [24:0] ap_phi_mux_p_4_phi_fu_819_p4;
reg   [6:0] ap_phi_mux_j5_phi_fu_831_p4;
reg  signed [7:0] ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10;
wire   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_2_2_phi_reg_839;
wire   [7:0] ap_phi_reg_pp2_iter0_A_V_3_load_0_0_phi_reg_854;
reg   [7:0] ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854;
reg   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854;
reg   [7:0] ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_854;
wire   [7:0] ap_phi_reg_pp2_iter0_A_V_3_load_0_1_phi_reg_869;
reg   [7:0] ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_869;
reg   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_0_1_phi_reg_869;
reg   [7:0] ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_869;
wire   [7:0] ap_phi_reg_pp2_iter0_A_V_3_load_0_2_phi_reg_884;
reg   [7:0] ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_884;
reg   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_0_2_phi_reg_884;
reg   [7:0] ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_884;
wire   [7:0] ap_phi_reg_pp2_iter0_A_V_3_load_1_0_phi_reg_899;
reg   [7:0] ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_899;
reg   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_1_0_phi_reg_899;
reg   [7:0] ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_899;
wire   [7:0] ap_phi_reg_pp2_iter0_A_V_3_load_2_1_phi_reg_915;
reg   [7:0] ap_phi_reg_pp2_iter1_A_V_3_load_2_1_phi_reg_915;
reg   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_2_1_phi_reg_915;
reg   [7:0] ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915;
wire   [7:0] ap_phi_reg_pp2_iter0_A_V_3_load_1_1_phi_reg_930;
reg   [7:0] ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_930;
reg   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_1_1_phi_reg_930;
reg   [7:0] ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_930;
wire   [7:0] ap_phi_reg_pp2_iter0_A_V_3_load_1_2_phi_reg_945;
reg   [7:0] ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_945;
reg   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_1_2_phi_reg_945;
reg   [7:0] ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_945;
wire   [7:0] ap_phi_reg_pp2_iter0_A_V_3_load_2_0_phi_reg_960;
reg   [7:0] ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_960;
reg   [7:0] ap_phi_reg_pp2_iter2_A_V_3_load_2_0_phi_reg_960;
reg   [7:0] ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_960;
reg   [2:0] ap_phi_mux_ka_phi_fu_990_p4;
reg   [2:0] ap_phi_mux_kb_phi_fu_1013_p4;
reg   [12:0] ap_phi_mux_indvar_flatten_phi_fu_1025_p4;
reg   [6:0] ap_phi_mux_j_phi_fu_1037_p4;
reg   [5:0] ap_phi_mux_i18_phi_fu_1049_p4;
reg   [5:0] ap_phi_mux_i1_phi_fu_1061_p4;
wire  signed [63:0] tmp_240_cast_fu_1378_p1;
wire  signed [63:0] tmp_249_cast_fu_1654_p1;
wire  signed [63:0] tmp_250_cast_fu_1664_p1;
wire  signed [63:0] tmp_251_cast_fu_1674_p1;
wire   [63:0] tmp_254_cast_fu_1713_p1;
wire   [63:0] tmp_255_cast_fu_1719_p1;
wire   [63:0] tmp_256_cast_fu_1725_p1;
wire   [63:0] tmp_100_mid2_cast_fu_1930_p1;
wire   [63:0] tmp_235_cast_fu_2377_p1;
wire   [63:0] tmp_91_fu_2399_p1;
reg    ap_block_state5;
reg    ap_block_state7;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp2_stage1_01001;
reg    ap_block_pp3_stage0_01001;
reg    ap_block_pp4_stage0_01001;
wire   [7:0] tmp_242_fu_1199_p1;
wire    ap_CS_fsm_state11;
wire   [31:0] i8_cast_fu_1217_p1;
wire   [15:0] num_img_cast_fu_1232_p1;
wire   [9:0] indvar_flatten44_op_fu_1265_p2;
wire   [2:0] j_7_fu_1279_p2;
wire   [0:0] exitcond19_fu_1304_p2;
wire   [0:0] not_exitcond_flatten_fu_1299_p2;
wire   [2:0] k_mid_fu_1285_p3;
wire   [0:0] exitcond9_mid_fu_1310_p2;
wire   [0:0] tmp_220_fu_1322_p2;
wire   [2:0] k_4_fu_1316_p2;
wire   [9:0] tmp_221_fu_1355_p3;
wire   [9:0] tmp_99_cast_fu_1352_p1;
wire   [9:0] tmp_92_mid2_cast_fu_1349_p1;
wire   [9:0] tmp_222_fu_1362_p2;
wire   [0:0] exitcond20_fu_1432_p2;
wire   [0:0] not_exitcond_flatten_9_fu_1426_p2;
wire   [0:0] exitcond_flatten34_fu_1444_p2;
wire   [0:0] exitcond_flatten65_n_fu_1456_p2;
wire   [0:0] exitcond1_mid_fu_1438_p2;
wire   [0:0] not_exitcond_flatten_10_fu_1462_p2;
wire   [0:0] tmp_224_fu_1497_p2;
wire   [2:0] ib_1_fu_1492_p2;
wire   [0:0] tmp_225_fu_1521_p2;
wire   [2:0] tmp_95_mid2_fu_1557_p3;
wire   [2:0] ia_1_mid1_fu_1570_p2;
wire   [2:0] tmp_133_2_mid2_fu_1576_p3;
wire   [11:0] tmp_265_fu_1591_p3;
wire   [9:0] tmp_227_fu_1609_p3;
wire   [9:0] tmp_106_cast_fu_1606_p1;
wire   [9:0] tmp_95_mid2_cast_fu_1563_p1;
wire   [9:0] tmp_228_fu_1616_p2;
wire   [9:0] tmp_133_1_mid2_cast_fu_1567_p1;
wire   [9:0] tmp_133_2_mid2_cast_fu_1582_p1;
wire   [63:0] tmp_106_fu_1603_p1;
wire   [63:0] tmp_226_fu_1599_p1;
wire   [63:0] tmp_232_fu_1640_p2;
wire   [13:0] p_shl13_cast_fu_1684_p3;
wire  signed [7:0] r_V_1_fu_1747_p0;
wire  signed [7:0] r_V_1_fu_1747_p1;
wire  signed [7:0] r_V_12_0_1_fu_1761_p0;
wire  signed [7:0] r_V_12_0_1_fu_1761_p1;
wire  signed [7:0] r_V_12_0_2_fu_1775_p0;
wire  signed [7:0] r_V_12_0_2_fu_1775_p1;
wire  signed [7:0] r_V_12_2_1_fu_1788_p0;
wire  signed [7:0] r_V_12_2_1_fu_1788_p1;
wire  signed [7:0] r_V_12_1_fu_1807_p0;
wire  signed [7:0] r_V_12_1_fu_1807_p1;
wire  signed [7:0] r_V_12_1_1_fu_1821_p0;
wire  signed [7:0] r_V_12_1_1_fu_1821_p1;
wire  signed [7:0] r_V_12_1_2_fu_1835_p0;
wire  signed [7:0] r_V_12_1_2_fu_1835_p1;
wire  signed [7:0] r_V_12_2_fu_1849_p0;
wire  signed [7:0] r_V_12_2_fu_1849_p1;
wire  signed [16:0] tmp_139_cast_fu_1794_p1;
wire  signed [16:0] tmp_139_0_1_cast_fu_1797_p1;
wire  signed [16:0] tmp_139_0_2_cast_fu_1864_p1;
wire  signed [16:0] tmp_139_1_cast_fu_1867_p1;
wire   [16:0] tmp3_fu_1882_p2;
wire  signed [17:0] tmp3_cast_fu_1888_p1;
wire  signed [17:0] tmp2_cast_fu_1879_p1;
wire  signed [16:0] tmp_139_1_1_cast_fu_1870_p1;
wire  signed [16:0] tmp_139_1_2_cast_fu_1873_p1;
wire   [16:0] tmp5_fu_1898_p2;
wire  signed [16:0] tmp_139_2_cast_fu_1876_p1;
(* use_dsp48 = "no" *) wire   [16:0] tmp6_fu_1908_p2;
wire  signed [17:0] tmp6_cast_fu_1913_p1;
wire  signed [17:0] tmp5_cast_fu_1904_p1;
wire  signed [18:0] tmp4_cast_fu_1937_p1;
wire  signed [18:0] tmp1_cast_fu_1934_p1;
wire  signed [24:0] p_cast_fu_1946_p1;
wire  signed [24:0] rhs_V_4_cast_fu_1954_p1;
wire   [24:0] p_neg_fu_1980_p2;
wire  signed [24:0] tmp_109_fu_1995_p1;
wire   [25:0] p_lshr_cast_fu_1998_p1;
wire  signed [24:0] tmp_112_fu_2008_p1;
wire   [25:0] p_neg_t_fu_2002_p2;
wire   [25:0] p_lshr_f_cast_fu_2011_p1;
wire   [34:0] grp_fu_2050_p0;
wire   [28:0] tmp_270_fu_2071_p4;
wire  signed [32:0] tmp_236_fu_2080_p1;
wire  signed [32:0] tmp_237_fu_2084_p1;
wire   [32:0] tmp_238_fu_2087_p3;
wire   [32:0] neg_ti_fu_2094_p2;
wire   [32:0] tmp_104_fu_2100_p3;
wire   [0:0] tmp_272_fu_2107_p3;
wire   [15:0] tmp_273_fu_2115_p1;
wire   [13:0] indvar_flatten13_op_fu_2145_p2;
wire   [1:0] tmp_244_fu_2166_p1;
wire   [2:0] kb_mid_fu_2159_p3;
wire   [2:0] kb_2_fu_2194_p2;
wire   [1:0] tmp_245_fu_2205_p1;
wire   [1:0] kb_t_mid_fu_2170_p3;
wire   [12:0] indvar_flatten_op_fu_2225_p2;
wire   [2:0] ka_3_fu_2239_p2;
wire   [0:0] exitcond18_fu_2252_p2;
wire   [0:0] exitcond_flatten_not_fu_2270_p2;
wire   [0:0] exitcond5_mid_fu_2258_p2;
wire   [0:0] not_exitcond_flatten_8_fu_2275_p2;
wire   [6:0] j_mid_fu_2263_p3;
wire   [0:0] exitcond5_mid1_fu_2280_p2;
wire   [0:0] tmp_215_fu_2292_p2;
wire   [0:0] tmp_253_fu_2297_p2;
wire   [6:0] j_8_fu_2286_p2;
wire   [11:0] tmp_216_fu_2327_p3;
wire   [12:0] tmp_93_mid2_cast_fu_2324_p1;
wire   [12:0] tmp_231_cast_fu_2334_p1;
wire   [13:0] p_shl_cast_fu_2354_p3;
wire   [13:0] tmp_232_cast_fu_2351_p1;
wire  signed [13:0] tmp_85_mid2_cast_fu_2348_p1;
wire   [13:0] tmp_218_fu_2361_p2;
wire  signed [15:0] grp_fu_2404_p0;
wire  signed [15:0] grp_fu_2404_p1;
reg    grp_fu_2033_ce;
reg    grp_fu_2050_ce;
reg    grp_fu_2404_ce;
wire    ap_CS_fsm_state9;
reg    grp_fu_2410_ce;
reg    grp_fu_2416_ce;
wire    ap_CS_fsm_state19;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_2543;
reg    ap_condition_2540;
reg    ap_condition_521;
reg    ap_condition_500;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 multiple_V_7 = 8'd0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
end

Conv_3_bias_V #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
bias_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_V_7_address0),
    .ce0(bias_V_7_ce0),
    .we0(bias_V_7_we0),
    .d0(tmp_262_reg_3208),
    .q0(bias_V_7_q0)
);

Conv_1_B_V_2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
B_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_3_0_address0),
    .ce0(B_V_3_0_ce0),
    .q0(B_V_3_0_q0),
    .address1(B_V_3_0_address1),
    .ce1(B_V_3_0_ce1),
    .we1(B_V_3_0_we1),
    .d1(tmp_261_reg_3192),
    .q1(B_V_3_0_q1)
);

Conv_1_B_V_2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
B_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_3_1_address0),
    .ce0(B_V_3_1_ce0),
    .q0(B_V_3_1_q0),
    .address1(B_V_3_1_address1),
    .ce1(B_V_3_1_ce1),
    .we1(B_V_3_1_we1),
    .d1(tmp_261_reg_3192),
    .q1(B_V_3_1_q1)
);

Conv_1_B_V_2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
B_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_3_2_address0),
    .ce0(B_V_3_2_ce0),
    .q0(B_V_3_2_q0),
    .address1(B_V_3_2_address1),
    .ce1(B_V_3_2_ce1),
    .we1(B_V_3_2_we1),
    .d1(tmp_261_reg_3192),
    .q1(B_V_3_2_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 8 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_2_address0),
    .ce0(A_V_3_2_ce0),
    .q0(A_V_3_2_q0),
    .address1(A_V_3_2_address1),
    .ce1(A_V_3_2_ce1),
    .we1(A_V_3_2_we1),
    .d1(tmp_263_reg_2562),
    .q1(A_V_3_2_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 8 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_3_address0),
    .ce0(A_V_3_3_ce0),
    .q0(A_V_3_3_q0),
    .address1(A_V_3_3_address1),
    .ce1(A_V_3_3_ce1),
    .we1(A_V_3_3_we1),
    .d1(tmp_263_reg_2562),
    .q1(A_V_3_3_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 8 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_4_address0),
    .ce0(A_V_3_4_ce0),
    .q0(A_V_3_4_q0),
    .address1(A_V_3_4_address1),
    .ce1(A_V_3_4_ce1),
    .we1(A_V_3_4_we1),
    .d1(tmp_263_reg_2562),
    .q1(A_V_3_4_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 8 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_5_address0),
    .ce0(A_V_3_5_ce0),
    .q0(A_V_3_5_q0),
    .address1(A_V_3_5_address1),
    .ce1(A_V_3_5_ce1),
    .we1(A_V_3_5_we1),
    .d1(tmp_263_reg_2562),
    .q1(A_V_3_5_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 8 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_6_address0),
    .ce0(A_V_3_6_ce0),
    .q0(A_V_3_6_q0),
    .address1(A_V_3_6_address1),
    .ce1(A_V_3_6_ce1),
    .we1(A_V_3_6_we1),
    .d1(tmp_263_reg_2562),
    .q1(A_V_3_6_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 8 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_1_address0),
    .ce0(A_V_3_1_ce0),
    .q0(A_V_3_1_q0),
    .address1(A_V_3_1_address1),
    .ce1(A_V_3_1_ce1),
    .we1(A_V_3_1_we1),
    .d1(tmp_263_reg_2562),
    .q1(A_V_3_1_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 8 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_0_address0),
    .ce0(A_V_3_0_ce0),
    .q0(A_V_3_0_q0),
    .address1(A_V_3_0_address1),
    .ce1(A_V_3_0_ce1),
    .we1(A_V_3_0_we1),
    .d1(tmp_263_reg_2562),
    .q1(A_V_3_0_q1)
);

ultra_mul_32s_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ultra_mul_32s_32sbkb_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp9_reg_2480),
    .din1(tmp8_reg_2475),
    .ce(1'b1),
    .dout(grp_fu_1209_p2)
);

ultra_mul_8s_26s_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 33 ))
ultra_mul_8s_26s_dEe_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(multiple_V_7),
    .din1(tmp_103_reg_3045),
    .ce(grp_fu_2033_ce),
    .dout(grp_fu_2033_p2)
);

ultra_mul_35ns_33eOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 67 ))
ultra_mul_35ns_33eOg_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2050_p0),
    .din1(r_V_s_reg_3060),
    .ce(grp_fu_2050_ce),
    .dout(grp_fu_2050_p2)
);

ultra_mul_mul_16scud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ultra_mul_mul_16scud_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2404_p0),
    .din1(grp_fu_2404_p1),
    .ce(grp_fu_2404_ce),
    .dout(grp_fu_2404_p2)
);

ultra_mul_mul_16scud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ultra_mul_mul_16scud_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_V_163_reg_2440),
    .din1(tmp_V_167_reg_2445),
    .ce(grp_fu_2410_ce),
    .dout(grp_fu_2410_p2)
);

ultra_mac_muladd_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
ultra_mac_muladd_fYi_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10),
    .din1(B_V_3_2_q1),
    .din2(r_V_12_2_1_reg_2954),
    .ce(grp_fu_2416_ce),
    .dout(grp_fu_2416_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state17) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state17) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state17);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state21) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((tmp_86_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state21)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state21);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((tmp_86_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state26) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state26)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state26);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp2_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state57) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state57)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state57);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp3_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_condition_pp4_exit_iter0_state64) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state63)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state64)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state64);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state63)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_500)) begin
        if ((1'b1 == ap_condition_521)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_854 <= reg_1089;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_854 <= reg_1069;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_854 <= reg_1076;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_854 <= reg_1083;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_854 <= A_V_3_0_load_reg_2889;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_854 <= ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_500)) begin
        if ((1'b1 == ap_condition_521)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_869 <= reg_1096;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_869 <= reg_1089;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_869 <= reg_1069;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_869 <= reg_1076;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_869 <= reg_1083;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_869 <= ap_phi_reg_pp2_iter2_A_V_3_load_0_1_phi_reg_869;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_500)) begin
        if ((1'b1 == ap_condition_521)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_884 <= A_V_3_6_load_reg_2894;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_884 <= reg_1096;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_884 <= reg_1089;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_884 <= reg_1069;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_884 <= reg_1076;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_884 <= ap_phi_reg_pp2_iter2_A_V_3_load_0_2_phi_reg_884;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_500)) begin
        if ((1'b1 == ap_condition_521)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_899 <= reg_1122;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_899 <= reg_1102;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_899 <= reg_1109;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_899 <= reg_1116;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_899 <= A_V_3_0_load_1_reg_2899;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_899 <= ap_phi_reg_pp2_iter2_A_V_3_load_1_0_phi_reg_899;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd4) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_930 <= reg_1174;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_930 <= reg_1147;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_930 <= reg_1154;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_930 <= reg_1161;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_930 <= reg_1168;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_930 <= ap_phi_reg_pp2_iter2_A_V_3_load_1_1_phi_reg_930;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd4) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_945 <= A_V_3_6_load_1_reg_2914;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_945 <= reg_1174;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_945 <= reg_1147;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_945 <= reg_1154;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_945 <= reg_1161;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_945 <= ap_phi_reg_pp2_iter2_A_V_3_load_1_2_phi_reg_945;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd4) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_960 <= reg_1147;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_960 <= reg_1154;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_960 <= reg_1161;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_960 <= reg_1168;
    end else if (((ib_mid2_reg_2643_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_960 <= A_V_3_0_load_2_reg_2919;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_960 <= ap_phi_reg_pp2_iter2_A_V_3_load_2_0_phi_reg_960;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_500)) begin
        if ((1'b1 == ap_condition_521)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915 <= reg_1129;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915 <= reg_1122;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915 <= reg_1102;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915 <= reg_1109;
        end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915 <= reg_1116;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915 <= ap_phi_reg_pp2_iter2_A_V_3_load_2_1_phi_reg_915;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        i18_reg_1045 <= i_28_reg_3172;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i18_reg_1045 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        i1_reg_1057 <= 6'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3199 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i1_reg_1057 <= i_27_reg_3203;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        i3_reg_735 <= i_5_reg_2552;
    end else if (((tmp_86_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        i3_reg_735 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i4_reg_803 <= 6'd0;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i4_reg_803 <= tmp_100_mid2_reg_2681;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_87_fu_1221_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i8_reg_667 <= i_fu_1226_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        i8_reg_667 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ia_reg_758 <= 3'd1;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ia_reg_758 <= tmp_133_1_mid2_reg_2632;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ib_reg_781 <= 3'd1;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ib_reg_781 <= ib_mid2_reg_2643;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2127_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar_flatten13_reg_998 <= indvar_flatten_next1_fu_2151_p3;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten13_reg_998 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2127_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar_flatten20_reg_975 <= indvar_flatten_next2_fu_2133_p2;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten20_reg_975 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_fu_1247_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten21_reg_689 <= indvar_flatten_next3_fu_1253_p2;
    end else if (((tmp_86_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        indvar_flatten21_reg_689 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_fu_1247_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten22_reg_712 <= indvar_flatten_next2_7_fu_1271_p3;
    end else if (((tmp_86_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        indvar_flatten22_reg_712 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten23_reg_747 <= 16'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten23_reg_747 <= indvar_flatten_next3_3_reg_2588;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten24_reg_770 <= 15'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten24_reg_770 <= indvar_flatten_next3_2_reg_2676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten25_reg_792 <= 13'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten25_reg_792 <= indvar_flatten_next3_1_reg_2671;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        indvar_flatten_reg_1021 <= indvar_flatten_next_reg_3150;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten_reg_1021 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        j2_reg_700 <= tmp_92_mid2_v_reg_2535;
    end else if (((tmp_86_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        j2_reg_700 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        j5_reg_827 <= 7'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j5_reg_827 <= j_9_reg_2665;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        j_reg_1033 <= tmp_93_mid2_reg_3166;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        j_reg_1033 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        k_reg_723 <= k_mid2_reg_2547;
    end else if (((tmp_86_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        k_reg_723 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ka_reg_986 <= tmp_85_mid2_v_v_reg_3155;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ka_reg_986 <= 3'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        kb_reg_1009 <= kb_mid2_reg_3145;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        kb_reg_1009 <= 3'd2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_82_fu_1185_p2 == 1'd1) & (tmp_s_fu_1180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        num_img_reg_678 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        num_img_reg_678 <= num_img_5_reg_2508;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_4_reg_815 <= 25'd0;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        p_4_reg_815 <= buf_V_5_2_2_reg_3014;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_0_addr_3_reg_2722 <= tmp_251_cast_fu_1674_p1;
        A_V_3_1_addr_2_reg_2732 <= tmp_250_cast_fu_1664_p1;
        A_V_3_1_addr_3_reg_2738 <= tmp_251_cast_fu_1674_p1;
        A_V_3_2_addr_2_reg_2749 <= tmp_250_cast_fu_1664_p1;
        A_V_3_2_addr_3_reg_2755 <= tmp_251_cast_fu_1674_p1;
        A_V_3_3_addr_2_reg_2766 <= tmp_250_cast_fu_1664_p1;
        A_V_3_3_addr_3_reg_2772 <= tmp_251_cast_fu_1674_p1;
        A_V_3_4_addr_2_reg_2783 <= tmp_250_cast_fu_1664_p1;
        A_V_3_4_addr_3_reg_2789 <= tmp_251_cast_fu_1674_p1;
        A_V_3_5_addr_2_reg_2800 <= tmp_250_cast_fu_1664_p1;
        A_V_3_6_addr_2_reg_2815 <= tmp_250_cast_fu_1664_p1;
        ifzero_reg_2840 <= ifzero_fu_1708_p2;
        tmp_233_reg_2825 <= tmp_233_fu_1691_p2;
        tmp_234_reg_2830 <= tmp_234_fu_1696_p2;
        tmp_235_reg_2835 <= tmp_235_fu_1702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_0_load_1_reg_2899 <= A_V_3_0_q1;
        A_V_3_0_load_reg_2889 <= A_V_3_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_0_load_2_reg_2919 <= A_V_3_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_6_load_1_reg_2914 <= A_V_3_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_6_load_2_reg_2904 <= A_V_3_6_q1;
        A_V_3_6_load_reg_2894 <= A_V_3_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_load_1_0_phi_reg_899 <= ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_899;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_3_0_addr_3_reg_2854 <= tmp_256_cast_fu_1725_p1;
        B_V_3_1_addr_2_reg_2864 <= tmp_255_cast_fu_1719_p1;
        B_V_3_2_addr_2_reg_2879 <= tmp_255_cast_fu_1719_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        B_V_3_0_load_1_reg_2909 <= B_V_3_0_q1;
        B_V_3_1_load_2_reg_2924 <= B_V_3_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        KER_bound_reg_2490 <= KER_bound_fu_1213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2840_pp2_iter13_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        Outbuf_V_reg_3091 <= Outbuf_V_fu_2119_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854 <= ap_phi_reg_pp2_iter0_A_V_3_load_0_0_phi_reg_854;
        ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_869 <= ap_phi_reg_pp2_iter0_A_V_3_load_0_1_phi_reg_869;
        ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_884 <= ap_phi_reg_pp2_iter0_A_V_3_load_0_2_phi_reg_884;
        ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_899 <= ap_phi_reg_pp2_iter0_A_V_3_load_1_0_phi_reg_899;
        ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_930 <= ap_phi_reg_pp2_iter0_A_V_3_load_1_1_phi_reg_930;
        ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_945 <= ap_phi_reg_pp2_iter0_A_V_3_load_1_2_phi_reg_945;
        ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_960 <= ap_phi_reg_pp2_iter0_A_V_3_load_2_0_phi_reg_960;
        ap_phi_reg_pp2_iter1_A_V_3_load_2_1_phi_reg_915 <= ap_phi_reg_pp2_iter0_A_V_3_load_2_1_phi_reg_915;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854 <= ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854;
        ap_phi_reg_pp2_iter2_A_V_3_load_0_1_phi_reg_869 <= ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_869;
        ap_phi_reg_pp2_iter2_A_V_3_load_0_2_phi_reg_884 <= ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_884;
        ap_phi_reg_pp2_iter2_A_V_3_load_1_0_phi_reg_899 <= ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_899;
        ap_phi_reg_pp2_iter2_A_V_3_load_1_1_phi_reg_930 <= ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_930;
        ap_phi_reg_pp2_iter2_A_V_3_load_1_2_phi_reg_945 <= ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_945;
        ap_phi_reg_pp2_iter2_A_V_3_load_2_0_phi_reg_960 <= ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_960;
        ap_phi_reg_pp2_iter2_A_V_3_load_2_1_phi_reg_915 <= ap_phi_reg_pp2_iter1_A_V_3_load_2_1_phi_reg_915;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2840_pp2_iter4_reg == 1'd1) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        bias_V_7_load_reg_3020 <= bias_V_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_5_2_2_reg_3014 <= buf_V_5_2_2_fu_1949_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_fu_1400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond1_mid3_reg_2616 <= exitcond1_mid3_fu_1468_p2;
        exitcond_flatten33_reg_2593 <= exitcond_flatten33_fu_1412_p2;
        exitcond_flatten65_m_reg_2609 <= exitcond_flatten65_m_fu_1450_p2;
        ib_mid_reg_2603 <= ib_mid_fu_1418_p3;
        indvar_flatten63_op_reg_2622 <= indvar_flatten63_op_fu_1474_p2;
        indvar_flatten78_op_reg_2627 <= indvar_flatten78_op_fu_1480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2127_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_flatten28_reg_3105 <= exitcond_flatten28_fu_2139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_flatten28_reg_3105_pp3_iter1_reg <= exitcond_flatten28_reg_3105;
        exitcond_flatten_reg_3096 <= exitcond_flatten_fu_2127_p2;
        exitcond_flatten_reg_3096_pp3_iter1_reg <= exitcond_flatten_reg_3096;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_flatten29_reg_3126 <= exitcond_flatten29_fu_2182_p2;
        exitcond_flatten_mid_reg_3131 <= exitcond_flatten_mid_fu_2188_p2;
        kb_t_mid2_reg_3141 <= kb_t_mid2_fu_2209_p3;
        not_exitcond_flatten_11_reg_3121 <= not_exitcond_flatten_11_fu_2177_p2;
        tmp_214_reg_3136 <= tmp_214_fu_2200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten30_reg_2513 <= exitcond_flatten30_fu_1247_p2;
        exitcond_flatten30_reg_2513_pp1_iter1_reg <= exitcond_flatten30_reg_2513;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_fu_1247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten31_reg_2522 <= exitcond_flatten31_fu_1259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond_flatten32_reg_2584 <= exitcond_flatten32_fu_1400_p2;
        exitcond_flatten32_reg_2584_pp2_iter1_reg <= exitcond_flatten32_reg_2584;
        exitcond_flatten32_reg_2584_pp2_iter2_reg <= exitcond_flatten32_reg_2584_pp2_iter1_reg;
        exitcond_flatten32_reg_2584_pp2_iter3_reg <= exitcond_flatten32_reg_2584_pp2_iter2_reg;
        exitcond_flatten32_reg_2584_pp2_iter4_reg <= exitcond_flatten32_reg_2584_pp2_iter3_reg;
        exitcond_flatten32_reg_2584_pp2_iter5_reg <= exitcond_flatten32_reg_2584_pp2_iter4_reg;
        ia_1_reg_2578 <= ia_1_fu_1394_p2;
        tmp_100_mid2_reg_2681_pp2_iter2_reg <= tmp_100_mid2_reg_2681;
        tmp_100_mid2_reg_2681_pp2_iter3_reg <= tmp_100_mid2_reg_2681_pp2_iter2_reg;
        tmp_100_mid2_reg_2681_pp2_iter4_reg <= tmp_100_mid2_reg_2681_pp2_iter3_reg;
        tmp_269_reg_3065_pp2_iter11_reg <= tmp_269_reg_3065;
        tmp_269_reg_3065_pp2_iter12_reg <= tmp_269_reg_3065_pp2_iter11_reg;
        tmp_269_reg_3065_pp2_iter13_reg <= tmp_269_reg_3065_pp2_iter12_reg;
        tmp_94_reg_2573 <= tmp_94_fu_1388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        exitcond_flatten_reg_3096_pp3_iter2_reg <= exitcond_flatten_reg_3096_pp3_iter1_reg;
        exitcond_flatten_reg_3096_pp3_iter3_reg <= exitcond_flatten_reg_3096_pp3_iter2_reg;
        kb_t_mid2_reg_3141_pp3_iter2_reg <= kb_t_mid2_reg_3141;
        kb_t_mid2_reg_3141_pp3_iter3_reg <= kb_t_mid2_reg_3141_pp3_iter2_reg;
        kb_t_mid2_reg_3141_pp3_iter4_reg <= kb_t_mid2_reg_3141_pp3_iter3_reg;
        tmp_85_mid2_v_v_reg_3155_pp3_iter3_reg <= tmp_85_mid2_v_v_reg_3155;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond_reg_3199 <= exitcond_fu_2383_p2;
        exitcond_reg_3199_pp4_iter1_reg <= exitcond_reg_3199;
        i1_reg_1057_pp4_iter1_reg <= i1_reg_1057;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter1_reg == 1'd0))) begin
        i18_mid2_reg_3161 <= i18_mid2_fu_2302_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2513 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i3_mid2_reg_2541 <= i3_mid2_fu_1327_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i4_mid_reg_2638 <= i4_mid_fu_1501_p3;
        j5_mid2_reg_2658 <= j5_mid2_fu_1530_p3;
        tmp_264_reg_2653 <= tmp_264_fu_1525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        i_27_reg_3203 <= i_27_fu_2389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        i_28_reg_3172 <= i_28_fu_2318_p2;
        tmp_85_mid2_v_v_reg_3155 <= tmp_85_mid2_v_v_fu_2245_p3;
        tmp_93_mid2_reg_3166 <= tmp_93_mid2_fu_2310_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond1_mid3_reg_2616 == 1'd1) & (exitcond_flatten32_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i_29_reg_2648 <= i_29_fu_1515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2513 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_5_reg_2552 <= i_5_fu_1343_p2;
        k_mid2_reg_2547 <= k_mid2_fu_1335_p3;
        tmp_92_mid2_v_reg_2535 <= tmp_92_mid2_v_fu_1292_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ib_mid2_reg_2643 <= ib_mid2_fu_1509_p3;
        indvar_flatten_next3_1_reg_2671 <= indvar_flatten_next3_1_fu_1544_p3;
        indvar_flatten_next3_2_reg_2676 <= indvar_flatten_next3_2_fu_1551_p3;
        j_9_reg_2665 <= j_9_fu_1538_p2;
        tmp_133_1_mid2_reg_2632 <= tmp_133_1_mid2_fu_1486_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ib_mid2_reg_2643_pp2_iter1_reg <= ib_mid2_reg_2643;
        ib_mid2_reg_2643_pp2_iter2_reg <= ib_mid2_reg_2643_pp2_iter1_reg;
        ifzero_reg_2840_pp2_iter10_reg <= ifzero_reg_2840_pp2_iter9_reg;
        ifzero_reg_2840_pp2_iter11_reg <= ifzero_reg_2840_pp2_iter10_reg;
        ifzero_reg_2840_pp2_iter12_reg <= ifzero_reg_2840_pp2_iter11_reg;
        ifzero_reg_2840_pp2_iter13_reg <= ifzero_reg_2840_pp2_iter12_reg;
        ifzero_reg_2840_pp2_iter2_reg <= ifzero_reg_2840;
        ifzero_reg_2840_pp2_iter3_reg <= ifzero_reg_2840_pp2_iter2_reg;
        ifzero_reg_2840_pp2_iter4_reg <= ifzero_reg_2840_pp2_iter3_reg;
        ifzero_reg_2840_pp2_iter5_reg <= ifzero_reg_2840_pp2_iter4_reg;
        ifzero_reg_2840_pp2_iter6_reg <= ifzero_reg_2840_pp2_iter5_reg;
        ifzero_reg_2840_pp2_iter7_reg <= ifzero_reg_2840_pp2_iter6_reg;
        ifzero_reg_2840_pp2_iter8_reg <= ifzero_reg_2840_pp2_iter7_reg;
        ifzero_reg_2840_pp2_iter9_reg <= ifzero_reg_2840_pp2_iter8_reg;
        tmp_264_reg_2653_pp2_iter1_reg <= tmp_264_reg_2653;
        tmp_264_reg_2653_pp2_iter2_reg <= tmp_264_reg_2653_pp2_iter1_reg;
        tmp_264_reg_2653_pp2_iter3_reg <= tmp_264_reg_2653_pp2_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten_next3_3_reg_2588 <= indvar_flatten_next3_3_fu_1406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        indvar_flatten_next_reg_3150 <= indvar_flatten_next_fu_2231_p3;
        kb_mid2_reg_3145 <= kb_mid2_fu_2217_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        k_mid2_reg_2547_pp1_iter2_reg <= k_mid2_reg_2547;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_82_fu_1185_p2 == 1'd0) & (tmp_s_fu_1180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_reg_2458 <= lhs_V_fu_1190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2840_pp2_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        mul_reg_3076 <= grp_fu_2050_p2;
        tmp_271_reg_3081 <= {{grp_fu_2050_p2[66:38]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        multiple_V_7 <= tmp_242_fu_1199_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (tmp_269_reg_3065_pp2_iter13_reg == 1'd1) & (ifzero_reg_2840_pp2_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        neg_mul_reg_3086 <= neg_mul_fu_2066_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        num_img_5_reg_2508 <= num_img_5_fu_1241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        p_4_mid2_reg_2999 <= p_4_mid2_fu_1923_p3;
        tmp_113_reg_3004 <= tmp_113_fu_1940_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_9_reg_2485 <= grp_fu_1209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_V_12_0_1_reg_2944 <= r_V_12_0_1_fu_1761_p2;
        r_V_12_0_2_reg_2949 <= r_V_12_0_2_fu_1775_p2;
        r_V_12_2_1_reg_2954 <= r_V_12_2_1_fu_1788_p2;
        r_V_1_reg_2939 <= r_V_1_fu_1747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_V_12_1_1_reg_2964 <= r_V_12_1_1_fu_1821_p2;
        r_V_12_1_2_reg_2969 <= r_V_12_1_2_fu_1835_p2;
        r_V_12_1_reg_2959 <= r_V_12_1_fu_1807_p2;
        r_V_12_2_reg_2974 <= r_V_12_2_fu_1849_p2;
        tmp2_reg_2979 <= tmp2_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2840_pp2_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_V_reg_3025 <= r_V_fu_1957_p2;
        tmp_111_reg_3035 <= {{r_V_fu_1957_p2[24:8]}};
        tmp_268_reg_3030 <= r_V_fu_1957_p2[32'd24];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2840_pp2_iter9_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_V_s_reg_3060 <= grp_fu_2033_p2;
        tmp_269_reg_3065 <= grp_fu_2033_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1069 <= A_V_3_3_q0;
        reg_1102 <= A_V_3_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1076 <= A_V_3_2_q0;
        reg_1109 <= A_V_3_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1083 <= A_V_3_1_q0;
        reg_1116 <= A_V_3_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1089 <= A_V_3_4_q0;
        reg_1122 <= A_V_3_4_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1096 <= A_V_3_5_q0;
        reg_1129 <= A_V_3_5_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_1135 <= B_V_3_0_q0;
        reg_1139 <= B_V_3_1_q0;
        reg_1143 <= B_V_3_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_1147 <= A_V_3_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_1154 <= A_V_3_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_1161 <= A_V_3_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_1168 <= A_V_3_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_1174 <= A_V_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp1_reg_2989 <= tmp1_fu_1892_p2;
        tmp4_reg_2994 <= tmp4_fu_1917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp7_reg_2984 <= grp_fu_2416_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp8_reg_2475 <= grp_fu_2404_p2;
        tmp9_reg_2480 <= grp_fu_2410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_100_mid2_reg_2681 <= tmp_100_mid2_fu_1586_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2840_pp2_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_103_reg_3045 <= tmp_103_fu_2015_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_268_reg_3030 == 1'd1) & (ifzero_reg_2840_pp2_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_108_reg_3040 <= {{p_neg_fu_1980_p2[24:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter2_reg == 1'd0))) begin
        tmp_217_reg_3177 <= tmp_217_fu_2338_p2;
        tmp_260_reg_3182 <= tmp_260_fu_2344_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0))) begin
        tmp_219_reg_3187 <= tmp_219_fu_2367_p2;
        tmp_261_reg_3192 <= tmp_261_fu_2373_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0))) begin
        tmp_223_reg_2557 <= tmp_223_fu_1368_p2;
        tmp_263_reg_2562 <= tmp_263_fu_1374_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_229_reg_2687 <= tmp_229_fu_1622_p2;
        tmp_230_reg_2692 <= tmp_230_fu_1628_p2;
        tmp_231_reg_2697 <= tmp_231_fu_1634_p2;
        tmp_266_reg_2702 <= tmp_266_fu_1646_p1;
        tmp_267_reg_2707 <= tmp_267_fu_1650_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3199 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        tmp_262_reg_3208 <= tmp_262_fu_2395_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_87_reg_2495 <= tmp_87_fu_1221_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_159_reg_2430 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_161_reg_2435 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_163_reg_2440 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_167_reg_2445 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_reg_2424 <= stream_in_V_V_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        A_V_3_0_address0 = A_V_3_0_addr_3_reg_2722;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_0_address0 = tmp_249_cast_fu_1654_p1;
    end else begin
        A_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_0_address1 = tmp_250_cast_fu_1664_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_0_address1 = tmp_240_cast_fu_1378_p1;
    end else begin
        A_V_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_0_ce0 = 1'b1;
    end else begin
        A_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_0_ce1 = 1'b1;
    end else begin
        A_V_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((k_mid2_reg_2547_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_0_we1 = 1'b1;
    end else begin
        A_V_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        A_V_3_1_address0 = A_V_3_1_addr_3_reg_2738;
    end else if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        A_V_3_1_address0 = A_V_3_1_addr_2_reg_2732;
    end else if ((((ib_mid2_reg_2643 == 3'd2) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_1_address0 = tmp_249_cast_fu_1654_p1;
    end else begin
        A_V_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_1_address1 = tmp_251_cast_fu_1674_p1;
    end else if (((ib_mid2_reg_2643 == 3'd2) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_1_address1 = tmp_250_cast_fu_1664_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_1_address1 = tmp_240_cast_fu_1378_p1;
    end else begin
        A_V_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_1_ce0 = 1'b1;
    end else begin
        A_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_1_ce1 = 1'b1;
    end else begin
        A_V_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2547_pp1_iter2_reg == 3'd1) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_1_we1 = 1'b1;
    end else begin
        A_V_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        A_V_3_2_address0 = A_V_3_2_addr_3_reg_2755;
    end else if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)))) begin
        A_V_3_2_address0 = A_V_3_2_addr_2_reg_2749;
    end else if ((((ib_mid2_reg_2643 == 3'd3) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd2) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_2_address0 = tmp_249_cast_fu_1654_p1;
    end else begin
        A_V_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2643 == 3'd2) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_2_address1 = tmp_251_cast_fu_1674_p1;
    end else if (((ib_mid2_reg_2643 == 3'd3) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_2_address1 = tmp_250_cast_fu_1664_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_2_address1 = tmp_240_cast_fu_1378_p1;
    end else begin
        A_V_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_2_ce0 = 1'b1;
    end else begin
        A_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_2_ce1 = 1'b1;
    end else begin
        A_V_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2547_pp1_iter2_reg == 3'd2) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_2_we1 = 1'b1;
    end else begin
        A_V_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        A_V_3_3_address0 = A_V_3_3_addr_3_reg_2772;
    end else if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)))) begin
        A_V_3_3_address0 = A_V_3_3_addr_2_reg_2766;
    end else if ((((ib_mid2_reg_2643 == 3'd4) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd3) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd2) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_3_address0 = tmp_249_cast_fu_1654_p1;
    end else begin
        A_V_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2643 == 3'd3) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd2) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_3_address1 = tmp_251_cast_fu_1674_p1;
    end else if (((ib_mid2_reg_2643 == 3'd4) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_3_address1 = tmp_250_cast_fu_1664_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_3_address1 = tmp_240_cast_fu_1378_p1;
    end else begin
        A_V_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_3_ce0 = 1'b1;
    end else begin
        A_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd2) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_3_ce1 = 1'b1;
    end else begin
        A_V_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2547_pp1_iter2_reg == 3'd3) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_3_we1 = 1'b1;
    end else begin
        A_V_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        A_V_3_4_address0 = A_V_3_4_addr_3_reg_2789;
    end else if ((((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)))) begin
        A_V_3_4_address0 = A_V_3_4_addr_2_reg_2783;
    end else if ((((ib_mid2_reg_2643 == 3'd4) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd3) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2643 == 3'd4) & ~(ib_mid2_reg_2643 == 3'd3) & ~(ib_mid2_reg_2643 == 3'd2) & ~(ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_4_address0 = tmp_249_cast_fu_1654_p1;
    end else begin
        A_V_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2643 == 3'd4) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2643 == 3'd3) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_4_address1 = tmp_251_cast_fu_1674_p1;
    end else if ((~(ib_mid2_reg_2643 == 3'd4) & ~(ib_mid2_reg_2643 == 3'd3) & ~(ib_mid2_reg_2643 == 3'd2) & ~(ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_4_address1 = tmp_250_cast_fu_1664_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_4_address1 = tmp_240_cast_fu_1378_p1;
    end else begin
        A_V_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2643 == 3'd4) & ~(ib_mid2_reg_2643 == 3'd3) & ~(ib_mid2_reg_2643 == 3'd2) & ~(ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_4_ce0 = 1'b1;
    end else begin
        A_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd3) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2643 == 3'd4) & ~(ib_mid2_reg_2643 == 3'd3) & ~(ib_mid2_reg_2643 == 3'd2) & ~(ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_4_ce1 = 1'b1;
    end else begin
        A_V_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2547_pp1_iter2_reg == 3'd4) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_4_we1 = 1'b1;
    end else begin
        A_V_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)))) begin
        A_V_3_5_address0 = A_V_3_5_addr_2_reg_2800;
    end else if ((((ib_mid2_reg_2643 == 3'd4) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2643 == 3'd4) & ~(ib_mid2_reg_2643 == 3'd3) & ~(ib_mid2_reg_2643 == 3'd2) & ~(ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_5_address0 = tmp_249_cast_fu_1654_p1;
    end else begin
        A_V_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2643 == 3'd4) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2643 == 3'd4) & ~(ib_mid2_reg_2643 == 3'd3) & ~(ib_mid2_reg_2643 == 3'd2) & ~(ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_5_address1 = tmp_251_cast_fu_1674_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_5_address1 = tmp_240_cast_fu_1378_p1;
    end else begin
        A_V_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2643 == 3'd4) & ~(ib_mid2_reg_2643 == 3'd3) & ~(ib_mid2_reg_2643 == 3'd2) & ~(ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_5_ce0 = 1'b1;
    end else begin
        A_V_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2643 == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2643 == 3'd4) & ~(ib_mid2_reg_2643 == 3'd3) & ~(ib_mid2_reg_2643 == 3'd2) & ~(ib_mid2_reg_2643 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_5_ce1 = 1'b1;
    end else begin
        A_V_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((k_mid2_reg_2547_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_5_we1 = 1'b1;
    end else begin
        A_V_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        A_V_3_6_address0 = A_V_3_6_addr_2_reg_2815;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_6_address0 = tmp_249_cast_fu_1654_p1;
    end else begin
        A_V_3_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_6_address1 = tmp_251_cast_fu_1674_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_6_address1 = tmp_240_cast_fu_1378_p1;
    end else begin
        A_V_3_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_6_ce0 = 1'b1;
    end else begin
        A_V_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_6_ce1 = 1'b1;
    end else begin
        A_V_3_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & ((k_mid2_reg_2547_pp1_iter2_reg == 3'd7) | (k_mid2_reg_2547_pp1_iter2_reg == 3'd6)))) begin
        A_V_3_6_we1 = 1'b1;
    end else begin
        A_V_3_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            B_V_3_0_address0 = B_V_3_0_addr_3_reg_2854;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
            B_V_3_0_address0 = tmp_254_cast_fu_1713_p1;
        end else begin
            B_V_3_0_address0 = 'bx;
        end
    end else begin
        B_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_3_0_address1 = tmp_235_cast_fu_2377_p1;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        B_V_3_0_address1 = tmp_255_cast_fu_1719_p1;
    end else begin
        B_V_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        B_V_3_0_ce0 = 1'b1;
    end else begin
        B_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        B_V_3_0_ce1 = 1'b1;
    end else begin
        B_V_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1) & (kb_t_mid2_reg_3141_pp3_iter4_reg == 2'd0))) begin
        B_V_3_0_we1 = 1'b1;
    end else begin
        B_V_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            B_V_3_1_address0 = B_V_3_1_addr_2_reg_2864;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
            B_V_3_1_address0 = tmp_254_cast_fu_1713_p1;
        end else begin
            B_V_3_1_address0 = 'bx;
        end
    end else begin
        B_V_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_3_1_address1 = tmp_235_cast_fu_2377_p1;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        B_V_3_1_address1 = tmp_256_cast_fu_1725_p1;
    end else begin
        B_V_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        B_V_3_1_ce0 = 1'b1;
    end else begin
        B_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        B_V_3_1_ce1 = 1'b1;
    end else begin
        B_V_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1) & (kb_t_mid2_reg_3141_pp3_iter4_reg == 2'd1))) begin
        B_V_3_1_we1 = 1'b1;
    end else begin
        B_V_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            B_V_3_2_address0 = B_V_3_2_addr_2_reg_2879;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
            B_V_3_2_address0 = tmp_254_cast_fu_1713_p1;
        end else begin
            B_V_3_2_address0 = 'bx;
        end
    end else begin
        B_V_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_3_2_address1 = tmp_235_cast_fu_2377_p1;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        B_V_3_2_address1 = tmp_256_cast_fu_1725_p1;
    end else begin
        B_V_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        B_V_3_2_ce0 = 1'b1;
    end else begin
        B_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        B_V_3_2_ce1 = 1'b1;
    end else begin
        B_V_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(kb_t_mid2_reg_3141_pp3_iter4_reg == 2'd1) & ~(kb_t_mid2_reg_3141_pp3_iter4_reg == 2'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_3_2_we1 = 1'b1;
    end else begin
        B_V_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_87_fu_1221_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten30_fu_1247_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten32_fu_1400_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_2127_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state57 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state57 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_2383_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state64 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state64 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2540)) begin
        if ((1'b1 == ap_condition_2543)) begin
            ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10 = A_V_3_6_load_2_reg_2904;
        end else if ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd4)) begin
            ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10 = reg_1129;
        end else if ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd3)) begin
            ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10 = reg_1122;
        end else if ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd2)) begin
            ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10 = reg_1102;
        end else if ((ib_mid2_reg_2643_pp2_iter1_reg == 3'd1)) begin
            ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10 = reg_1109;
        end else begin
            ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10 = ap_phi_reg_pp2_iter2_A_V_3_load_2_2_phi_reg_839;
        end
    end else begin
        ap_phi_mux_A_V_3_load_2_2_phi_phi_fu_842_p10 = ap_phi_reg_pp2_iter2_A_V_3_load_2_2_phi_reg_839;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3096_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_i18_phi_fu_1049_p4 = i_28_reg_3172;
    end else begin
        ap_phi_mux_i18_phi_fu_1049_p4 = i18_reg_1045;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3199 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_i1_phi_fu_1061_p4 = i_27_reg_3203;
    end else begin
        ap_phi_mux_i1_phi_fu_1061_p4 = i1_reg_1057;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_i3_phi_fu_739_p4 = i_5_reg_2552;
    end else begin
        ap_phi_mux_i3_phi_fu_739_p4 = i3_reg_735;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_mux_i4_phi_fu_807_p4 = tmp_100_mid2_reg_2681;
    end else begin
        ap_phi_mux_i4_phi_fu_807_p4 = i4_reg_803;
    end
end

always @ (*) begin
    if (((exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_ia_phi_fu_762_p4 = tmp_133_1_mid2_reg_2632;
    end else begin
        ap_phi_mux_ia_phi_fu_762_p4 = ia_reg_758;
    end
end

always @ (*) begin
    if (((exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_ib_phi_fu_785_p4 = ib_mid2_reg_2643;
    end else begin
        ap_phi_mux_ib_phi_fu_785_p4 = ib_reg_781;
    end
end

always @ (*) begin
    if (((exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten23_phi_fu_751_p4 = indvar_flatten_next3_3_reg_2588;
    end else begin
        ap_phi_mux_indvar_flatten23_phi_fu_751_p4 = indvar_flatten23_reg_747;
    end
end

always @ (*) begin
    if (((exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten24_phi_fu_774_p4 = indvar_flatten_next3_2_reg_2676;
    end else begin
        ap_phi_mux_indvar_flatten24_phi_fu_774_p4 = indvar_flatten24_reg_770;
    end
end

always @ (*) begin
    if (((exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten25_phi_fu_796_p4 = indvar_flatten_next3_1_reg_2671;
    end else begin
        ap_phi_mux_indvar_flatten25_phi_fu_796_p4 = indvar_flatten25_reg_792;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3096_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1025_p4 = indvar_flatten_next_reg_3150;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1025_p4 = indvar_flatten_reg_1021;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_j2_phi_fu_704_p4 = tmp_92_mid2_v_reg_2535;
    end else begin
        ap_phi_mux_j2_phi_fu_704_p4 = j2_reg_700;
    end
end

always @ (*) begin
    if (((exitcond_flatten32_reg_2584 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_j5_phi_fu_831_p4 = j_9_reg_2665;
    end else begin
        ap_phi_mux_j5_phi_fu_831_p4 = j5_reg_827;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3096_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_j_phi_fu_1037_p4 = tmp_93_mid2_reg_3166;
    end else begin
        ap_phi_mux_j_phi_fu_1037_p4 = j_reg_1033;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_k_phi_fu_727_p4 = k_mid2_reg_2547;
    end else begin
        ap_phi_mux_k_phi_fu_727_p4 = k_reg_723;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3096_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_ka_phi_fu_990_p4 = tmp_85_mid2_v_v_reg_3155;
    end else begin
        ap_phi_mux_ka_phi_fu_990_p4 = ka_reg_986;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3096_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        ap_phi_mux_kb_phi_fu_1013_p4 = kb_mid2_reg_3145;
    end else begin
        ap_phi_mux_kb_phi_fu_1013_p4 = kb_reg_1009;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_mux_p_4_phi_fu_819_p4 = buf_V_5_2_2_reg_3014;
    end else begin
        ap_phi_mux_p_4_phi_fu_819_p4 = p_4_reg_815;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        bias_V_7_address0 = tmp_91_fu_2399_p1;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        bias_V_7_address0 = tmp_100_mid2_cast_fu_1930_p1;
    end else begin
        bias_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        bias_V_7_ce0 = 1'b1;
    end else begin
        bias_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3199_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        bias_V_7_we0 = 1'b1;
    end else begin
        bias_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_2033_ce = 1'b1;
    end else begin
        grp_fu_2033_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_2050_ce = 1'b1;
    end else begin
        grp_fu_2050_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_2404_ce = 1'b1;
    end else begin
        grp_fu_2404_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_2410_ce = 1'b1;
    end else begin
        grp_fu_2410_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_2416_ce = 1'b1;
    end else begin
        grp_fu_2416_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_87_reg_2495 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3199 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1)))) begin
        stream_in_V_V_blk_n = stream_in_V_V_empty_n;
    end else begin
        stream_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_87_reg_2495 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3199 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_in_V_V_read = 1'b1;
    end else begin
        stream_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage1) & (ifzero_reg_2840_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((tmp_87_reg_2495 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3199 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1)))) begin
        stream_out_V_V_blk_n = stream_out_V_V_full_n;
    end else begin
        stream_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ifzero_reg_2840_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        stream_out_V_V_din = Outbuf_V_reg_3091;
    end else if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_87_reg_2495 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((exitcond_reg_3199 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_01001)) | ((exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_out_V_V_din = stream_in_V_V_dout;
    end else begin
        stream_out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2840_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_87_reg_2495 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3199 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_out_V_V_write = 1'b1;
    end else begin
        stream_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_82_fu_1185_p2 == 1'd1) & (tmp_s_fu_1180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_82_fu_1185_p2 == 1'd0) & (tmp_s_fu_1180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((tmp_87_fu_1221_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((tmp_87_fu_1221_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state20 : begin
            if (((tmp_86_fu_1236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (exitcond_flatten30_fu_1247_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (exitcond_flatten30_fu_1247_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten32_fu_1400_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten32_fu_1400_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter13 == 1'b0) & (1'b0 == ap_block_pp2_stage1_subdone)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter13 == 1'b0) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((exitcond_flatten_fu_2127_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)) & ~((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((exitcond_flatten_fu_2127_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((exitcond_fu_2383_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) & ~((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) | ((exitcond_fu_2383_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign KER_bound_fu_1213_p2 = ($signed(p_9_reg_2485) + $signed(lhs_V_reg_2458));

assign Outbuf_V_fu_2119_p3 = ((tmp_272_fu_2107_p3[0:0] === 1'b1) ? 16'd0 : tmp_273_fu_2115_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_87_reg_2495 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_87_reg_2495 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_87_reg_2495 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_87_reg_2495 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_87_reg_2495 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_87_reg_2495 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = ((ifzero_reg_2840_pp2_iter13_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = ((ifzero_reg_2840_pp2_iter13_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = ((ifzero_reg_2840_pp2_iter13_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0))));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_01001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3199 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3199 == 1'd0))));
end

always @ (*) begin
    ap_block_pp4_stage0_11001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3199 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3199 == 1'd0))));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3199 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3199 == 1'd0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0));
end

assign ap_block_state17_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = (((tmp_87_reg_2495 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_87_reg_2495 == 1'd1) & (stream_in_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state21_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp1_stage0_iter2 = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten30_reg_2513_pp1_iter1_reg == 1'd0));
end

assign ap_block_state24_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state30_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage1_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state40_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp2_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp2_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage1_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state50_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp2_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state55_pp2_stage1_iter14 = ((ifzero_reg_2840_pp2_iter13_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0));
end

assign ap_block_state57_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state60_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state61_pp3_stage0_iter4 = (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_3096_pp3_iter3_reg == 1'd0)));
end

assign ap_block_state62_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state65_pp4_stage0_iter1 = (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3199 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3199 == 1'd0)));
end

assign ap_block_state66_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_2540 = ((1'b0 == ap_block_pp2_stage1) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1));
end

always @ (*) begin
    ap_condition_2543 = (~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4));
end

always @ (*) begin
    ap_condition_500 = ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1));
end

always @ (*) begin
    ap_condition_521 = (~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2643_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2584_pp2_iter2_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_phi_reg_pp2_iter0_A_V_3_load_0_0_phi_reg_854 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_0_1_phi_reg_869 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_0_2_phi_reg_884 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_1_0_phi_reg_899 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_1_1_phi_reg_930 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_1_2_phi_reg_945 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_2_0_phi_reg_960 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_2_1_phi_reg_915 = 'bx;

assign ap_phi_reg_pp2_iter2_A_V_3_load_2_2_phi_reg_839 = 'bx;

assign ap_ready = internal_ap_ready;

assign buf_V_5_2_2_fu_1949_p2 = ($signed(p_4_mid2_reg_2999) + $signed(p_cast_fu_1946_p1));

assign exitcond18_fu_2252_p2 = ((ap_phi_mux_i18_phi_fu_1049_p4 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond19_fu_1304_p2 = ((ap_phi_mux_i3_phi_fu_739_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond1_mid3_fu_1468_p2 = (not_exitcond_flatten_10_fu_1462_p2 & exitcond1_mid_fu_1438_p2);

assign exitcond1_mid_fu_1438_p2 = (not_exitcond_flatten_9_fu_1426_p2 & exitcond20_fu_1432_p2);

assign exitcond20_fu_1432_p2 = ((ap_phi_mux_j5_phi_fu_831_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond5_mid1_fu_2280_p2 = (not_exitcond_flatten_8_fu_2275_p2 & exitcond5_mid_fu_2258_p2);

assign exitcond5_mid_fu_2258_p2 = (not_exitcond_flatten_11_reg_3121 & exitcond18_fu_2252_p2);

assign exitcond9_mid_fu_1310_p2 = (not_exitcond_flatten_fu_1299_p2 & exitcond19_fu_1304_p2);

assign exitcond_flatten28_fu_2139_p2 = ((indvar_flatten13_reg_998 == 14'd6144) ? 1'b1 : 1'b0);

assign exitcond_flatten29_fu_2182_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1025_p4 == 13'd2048) ? 1'b1 : 1'b0);

assign exitcond_flatten30_fu_1247_p2 = ((indvar_flatten21_reg_689 == 12'd3136) ? 1'b1 : 1'b0);

assign exitcond_flatten31_fu_1259_p2 = ((indvar_flatten22_reg_712 == 10'd448) ? 1'b1 : 1'b0);

assign exitcond_flatten32_fu_1400_p2 = ((ap_phi_mux_indvar_flatten23_phi_fu_751_p4 == 16'd51200) ? 1'b1 : 1'b0);

assign exitcond_flatten33_fu_1412_p2 = ((ap_phi_mux_indvar_flatten24_phi_fu_774_p4 == 15'd10240) ? 1'b1 : 1'b0);

assign exitcond_flatten34_fu_1444_p2 = ((ap_phi_mux_indvar_flatten25_phi_fu_796_p4 == 13'd2048) ? 1'b1 : 1'b0);

assign exitcond_flatten65_m_fu_1450_p2 = (not_exitcond_flatten_9_fu_1426_p2 & exitcond_flatten34_fu_1444_p2);

assign exitcond_flatten65_n_fu_1456_p2 = (exitcond_flatten34_fu_1444_p2 ^ 1'd1);

assign exitcond_flatten_fu_2127_p2 = ((indvar_flatten20_reg_975 == 15'd18432) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_fu_2188_p2 = (not_exitcond_flatten_11_fu_2177_p2 & exitcond_flatten29_fu_2182_p2);

assign exitcond_flatten_not_fu_2270_p2 = (exitcond_flatten29_reg_3126 ^ 1'd1);

assign exitcond_fu_2383_p2 = ((ap_phi_mux_i1_phi_fu_1061_p4 == 6'd32) ? 1'b1 : 1'b0);

assign grp_fu_2050_p0 = 67'd13743895348;

assign grp_fu_2404_p0 = tmp_84_fu_1196_p1;

assign grp_fu_2404_p1 = tmp_84_fu_1196_p1;

assign i18_mid2_fu_2302_p3 = ((tmp_253_fu_2297_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_i18_phi_fu_1049_p4);

assign i3_mid2_fu_1327_p3 = ((tmp_220_fu_1322_p2[0:0] === 1'b1) ? 7'd0 : ap_phi_mux_i3_phi_fu_739_p4);

assign i4_mid_fu_1501_p3 = ((tmp_224_fu_1497_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_i4_phi_fu_807_p4);

assign i8_cast_fu_1217_p1 = i8_reg_667;

assign i_27_fu_2389_p2 = (ap_phi_mux_i1_phi_fu_1061_p4 + 6'd1);

assign i_28_fu_2318_p2 = (i18_mid2_fu_2302_p3 + 6'd1);

assign i_29_fu_1515_p2 = (6'd1 + i4_mid_fu_1501_p3);

assign i_5_fu_1343_p2 = (i3_mid2_fu_1327_p3 + 7'd1);

assign i_fu_1226_p2 = (i8_reg_667 + 31'd1);

assign ia_1_fu_1394_p2 = (ap_phi_mux_ia_phi_fu_762_p4 + 3'd1);

assign ia_1_mid1_fu_1570_p2 = (3'd2 + ia_reg_758);

assign ib_1_fu_1492_p2 = (3'd1 + ib_mid_reg_2603);

assign ib_mid2_fu_1509_p3 = ((exitcond_flatten65_m_reg_2609[0:0] === 1'b1) ? ib_1_fu_1492_p2 : ib_mid_reg_2603);

assign ib_mid_fu_1418_p3 = ((exitcond_flatten33_fu_1412_p2[0:0] === 1'b1) ? 3'd1 : ap_phi_mux_ib_phi_fu_785_p4);

assign ifzero_fu_1708_p2 = ((j_9_reg_2665 == 7'd64) ? 1'b1 : 1'b0);

assign indvar_flatten13_op_fu_2145_p2 = (indvar_flatten13_reg_998 + 14'd1);

assign indvar_flatten44_op_fu_1265_p2 = (indvar_flatten22_reg_712 + 10'd1);

assign indvar_flatten63_op_fu_1474_p2 = (ap_phi_mux_indvar_flatten25_phi_fu_796_p4 + 13'd1);

assign indvar_flatten78_op_fu_1480_p2 = (ap_phi_mux_indvar_flatten24_phi_fu_774_p4 + 15'd1);

assign indvar_flatten_next1_fu_2151_p3 = ((exitcond_flatten28_fu_2139_p2[0:0] === 1'b1) ? 14'd1 : indvar_flatten13_op_fu_2145_p2);

assign indvar_flatten_next2_7_fu_1271_p3 = ((exitcond_flatten31_fu_1259_p2[0:0] === 1'b1) ? 10'd1 : indvar_flatten44_op_fu_1265_p2);

assign indvar_flatten_next2_fu_2133_p2 = (indvar_flatten20_reg_975 + 15'd1);

assign indvar_flatten_next3_1_fu_1544_p3 = ((tmp_224_fu_1497_p2[0:0] === 1'b1) ? 13'd1 : indvar_flatten63_op_reg_2622);

assign indvar_flatten_next3_2_fu_1551_p3 = ((exitcond_flatten33_reg_2593[0:0] === 1'b1) ? 15'd1 : indvar_flatten78_op_reg_2627);

assign indvar_flatten_next3_3_fu_1406_p2 = (ap_phi_mux_indvar_flatten23_phi_fu_751_p4 + 16'd1);

assign indvar_flatten_next3_fu_1253_p2 = (indvar_flatten21_reg_689 + 12'd1);

assign indvar_flatten_next_fu_2231_p3 = ((tmp_214_fu_2200_p2[0:0] === 1'b1) ? 13'd1 : indvar_flatten_op_fu_2225_p2);

assign indvar_flatten_op_fu_2225_p2 = (ap_phi_mux_indvar_flatten_phi_fu_1025_p4 + 13'd1);

assign j5_mid2_fu_1530_p3 = ((tmp_264_fu_1525_p2[0:0] === 1'b1) ? 7'd0 : j5_reg_827);

assign j_7_fu_1279_p2 = (3'd1 + ap_phi_mux_j2_phi_fu_704_p4);

assign j_8_fu_2286_p2 = (7'd1 + j_mid_fu_2263_p3);

assign j_9_fu_1538_p2 = (j5_mid2_fu_1530_p3 + 7'd1);

assign j_mid_fu_2263_p3 = ((tmp_214_reg_3136[0:0] === 1'b1) ? 7'd0 : ap_phi_mux_j_phi_fu_1037_p4);

assign k_4_fu_1316_p2 = (3'd1 + k_mid_fu_1285_p3);

assign k_mid2_fu_1335_p3 = ((exitcond9_mid_fu_1310_p2[0:0] === 1'b1) ? k_4_fu_1316_p2 : k_mid_fu_1285_p3);

assign k_mid_fu_1285_p3 = ((exitcond_flatten31_reg_2522[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_k_phi_fu_727_p4);

assign ka_3_fu_2239_p2 = ($signed(3'd7) + $signed(ap_phi_mux_ka_phi_fu_990_p4));

assign kb_2_fu_2194_p2 = ($signed(3'd7) + $signed(kb_mid_fu_2159_p3));

assign kb_mid2_fu_2217_p3 = ((exitcond_flatten_mid_fu_2188_p2[0:0] === 1'b1) ? kb_2_fu_2194_p2 : kb_mid_fu_2159_p3);

assign kb_mid_fu_2159_p3 = ((exitcond_flatten28_reg_3105[0:0] === 1'b1) ? 3'd2 : ap_phi_mux_kb_phi_fu_1013_p4);

assign kb_t_mid2_fu_2209_p3 = ((exitcond_flatten_mid_fu_2188_p2[0:0] === 1'b1) ? tmp_245_fu_2205_p1 : kb_t_mid_fu_2170_p3);

assign kb_t_mid_fu_2170_p3 = ((exitcond_flatten28_reg_3105[0:0] === 1'b1) ? 2'd2 : tmp_244_fu_2166_p1);

assign lhs_V_fu_1190_p1 = tmp_V_167_reg_2445;

assign neg_mul_fu_2066_p2 = (67'd0 - mul_reg_3076);

assign neg_ti_fu_2094_p2 = (33'd0 - tmp_238_fu_2087_p3);

assign not_exitcond_flatten_10_fu_1462_p2 = (exitcond_flatten65_n_fu_1456_p2 | exitcond_flatten33_fu_1412_p2);

assign not_exitcond_flatten_11_fu_2177_p2 = (exitcond_flatten28_reg_3105 ^ 1'd1);

assign not_exitcond_flatten_8_fu_2275_p2 = (exitcond_flatten_not_fu_2270_p2 | exitcond_flatten28_reg_3105_pp3_iter1_reg);

assign not_exitcond_flatten_9_fu_1426_p2 = (exitcond_flatten33_fu_1412_p2 ^ 1'd1);

assign not_exitcond_flatten_fu_1299_p2 = (exitcond_flatten31_reg_2522 ^ 1'd1);

assign num_img_5_fu_1241_p2 = (num_img_reg_678 + 15'd1);

assign num_img_cast_fu_1232_p1 = num_img_reg_678;

assign p_4_mid2_fu_1923_p3 = ((tmp_264_reg_2653_pp2_iter3_reg[0:0] === 1'b1) ? 25'd0 : ap_phi_mux_p_4_phi_fu_819_p4);

assign p_cast_fu_1946_p1 = $signed(tmp_113_reg_3004);

assign p_lshr_cast_fu_1998_p1 = $unsigned(tmp_109_fu_1995_p1);

assign p_lshr_f_cast_fu_2011_p1 = $unsigned(tmp_112_fu_2008_p1);

assign p_neg_fu_1980_p2 = (25'd0 - r_V_reg_3025);

assign p_neg_t_fu_2002_p2 = (26'd0 - p_lshr_cast_fu_1998_p1);

assign p_shl13_cast_fu_1684_p3 = {{tmp_267_reg_2707}, {2'd0}};

assign p_shl_cast_fu_2354_p3 = {{tmp_260_reg_3182}, {2'd0}};

assign r_V_12_0_1_fu_1761_p0 = reg_1139;

assign r_V_12_0_1_fu_1761_p1 = ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_869;

assign r_V_12_0_1_fu_1761_p2 = ($signed(r_V_12_0_1_fu_1761_p0) * $signed(r_V_12_0_1_fu_1761_p1));

assign r_V_12_0_2_fu_1775_p0 = ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_884;

assign r_V_12_0_2_fu_1775_p1 = reg_1143;

assign r_V_12_0_2_fu_1775_p2 = ($signed(r_V_12_0_2_fu_1775_p0) * $signed(r_V_12_0_2_fu_1775_p1));

assign r_V_12_1_1_fu_1821_p0 = ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_930;

assign r_V_12_1_1_fu_1821_p1 = reg_1139;

assign r_V_12_1_1_fu_1821_p2 = ($signed(r_V_12_1_1_fu_1821_p0) * $signed(r_V_12_1_1_fu_1821_p1));

assign r_V_12_1_2_fu_1835_p0 = ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_945;

assign r_V_12_1_2_fu_1835_p1 = reg_1143;

assign r_V_12_1_2_fu_1835_p2 = ($signed(r_V_12_1_2_fu_1835_p0) * $signed(r_V_12_1_2_fu_1835_p1));

assign r_V_12_1_fu_1807_p0 = A_V_3_load_1_0_phi_reg_899;

assign r_V_12_1_fu_1807_p1 = B_V_3_0_load_1_reg_2909;

assign r_V_12_1_fu_1807_p2 = ($signed(r_V_12_1_fu_1807_p0) * $signed(r_V_12_1_fu_1807_p1));

assign r_V_12_2_1_fu_1788_p0 = ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915;

assign r_V_12_2_1_fu_1788_p1 = B_V_3_1_load_2_reg_2924;

assign r_V_12_2_1_fu_1788_p2 = ($signed(r_V_12_2_1_fu_1788_p0) * $signed(r_V_12_2_1_fu_1788_p1));

assign r_V_12_2_fu_1849_p0 = ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_960;

assign r_V_12_2_fu_1849_p1 = reg_1135;

assign r_V_12_2_fu_1849_p2 = ($signed(r_V_12_2_fu_1849_p0) * $signed(r_V_12_2_fu_1849_p1));

assign r_V_1_fu_1747_p0 = ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_854;

assign r_V_1_fu_1747_p1 = reg_1135;

assign r_V_1_fu_1747_p2 = ($signed(r_V_1_fu_1747_p0) * $signed(r_V_1_fu_1747_p1));

assign r_V_fu_1957_p2 = ($signed(rhs_V_4_cast_fu_1954_p1) + $signed(buf_V_5_2_2_reg_3014));

assign rhs_V_4_cast_fu_1954_p1 = $signed(bias_V_7_load_reg_3020);

assign start_out = real_start;

assign tmp1_cast_fu_1934_p1 = $signed(tmp1_reg_2989);

assign tmp1_fu_1892_p2 = ($signed(tmp3_cast_fu_1888_p1) + $signed(tmp2_cast_fu_1879_p1));

assign tmp2_cast_fu_1879_p1 = $signed(tmp2_reg_2979);

assign tmp2_fu_1858_p2 = ($signed(tmp_139_cast_fu_1794_p1) + $signed(tmp_139_0_1_cast_fu_1797_p1));

assign tmp3_cast_fu_1888_p1 = $signed(tmp3_fu_1882_p2);

assign tmp3_fu_1882_p2 = ($signed(tmp_139_0_2_cast_fu_1864_p1) + $signed(tmp_139_1_cast_fu_1867_p1));

assign tmp4_cast_fu_1937_p1 = $signed(tmp4_reg_2994);

assign tmp4_fu_1917_p2 = ($signed(tmp6_cast_fu_1913_p1) + $signed(tmp5_cast_fu_1904_p1));

assign tmp5_cast_fu_1904_p1 = $signed(tmp5_fu_1898_p2);

assign tmp5_fu_1898_p2 = ($signed(tmp_139_1_1_cast_fu_1870_p1) + $signed(tmp_139_1_2_cast_fu_1873_p1));

assign tmp6_cast_fu_1913_p1 = $signed(tmp6_fu_1908_p2);

assign tmp6_fu_1908_p2 = ($signed(tmp7_reg_2984) + $signed(tmp_139_2_cast_fu_1876_p1));

assign tmp_100_mid2_cast_fu_1930_p1 = tmp_100_mid2_reg_2681_pp2_iter4_reg;

assign tmp_100_mid2_fu_1586_p3 = ((exitcond1_mid3_reg_2616[0:0] === 1'b1) ? i_29_reg_2648 : i4_mid_reg_2638);

assign tmp_103_fu_2015_p3 = ((tmp_268_reg_3030[0:0] === 1'b1) ? p_neg_t_fu_2002_p2 : p_lshr_f_cast_fu_2011_p1);

assign tmp_104_fu_2100_p3 = ((tmp_269_reg_3065_pp2_iter13_reg[0:0] === 1'b1) ? neg_ti_fu_2094_p2 : tmp_237_fu_2084_p1);

assign tmp_106_cast_fu_1606_p1 = j5_mid2_reg_2658;

assign tmp_106_fu_1603_p1 = j5_mid2_reg_2658;

assign tmp_109_fu_1995_p1 = $signed(tmp_108_reg_3040);

assign tmp_112_fu_2008_p1 = $signed(tmp_111_reg_3035);

assign tmp_113_fu_1940_p2 = ($signed(tmp4_cast_fu_1937_p1) + $signed(tmp1_cast_fu_1934_p1));

assign tmp_133_1_mid2_cast_fu_1567_p1 = tmp_133_1_mid2_reg_2632;

assign tmp_133_1_mid2_fu_1486_p3 = ((exitcond_flatten33_reg_2593[0:0] === 1'b1) ? ia_1_reg_2578 : ia_reg_758);

assign tmp_133_2_mid2_cast_fu_1582_p1 = tmp_133_2_mid2_fu_1576_p3;

assign tmp_133_2_mid2_fu_1576_p3 = ((exitcond_flatten33_reg_2593[0:0] === 1'b1) ? ia_1_mid1_fu_1570_p2 : ia_1_reg_2578);

assign tmp_139_0_1_cast_fu_1797_p1 = $signed(r_V_12_0_1_reg_2944);

assign tmp_139_0_2_cast_fu_1864_p1 = $signed(r_V_12_0_2_reg_2949);

assign tmp_139_1_1_cast_fu_1870_p1 = $signed(r_V_12_1_1_reg_2964);

assign tmp_139_1_2_cast_fu_1873_p1 = $signed(r_V_12_1_2_reg_2969);

assign tmp_139_1_cast_fu_1867_p1 = $signed(r_V_12_1_reg_2959);

assign tmp_139_2_cast_fu_1876_p1 = $signed(r_V_12_2_reg_2974);

assign tmp_139_cast_fu_1794_p1 = $signed(r_V_1_reg_2939);

assign tmp_214_fu_2200_p2 = (exitcond_flatten_mid_fu_2188_p2 | exitcond_flatten28_reg_3105);

assign tmp_215_fu_2292_p2 = (exitcond_flatten_mid_reg_3131 | exitcond5_mid1_fu_2280_p2);

assign tmp_216_fu_2327_p3 = {{i18_mid2_reg_3161}, {6'd0}};

assign tmp_217_fu_2338_p2 = (tmp_93_mid2_cast_fu_2324_p1 + tmp_231_cast_fu_2334_p1);

assign tmp_218_fu_2361_p2 = (p_shl_cast_fu_2354_p3 - tmp_232_cast_fu_2351_p1);

assign tmp_219_fu_2367_p2 = ($signed(tmp_85_mid2_cast_fu_2348_p1) + $signed(tmp_218_fu_2361_p2));

assign tmp_220_fu_1322_p2 = (exitcond_flatten31_reg_2522 | exitcond9_mid_fu_1310_p2);

assign tmp_221_fu_1355_p3 = {{i3_mid2_reg_2541}, {3'd0}};

assign tmp_222_fu_1362_p2 = (tmp_221_fu_1355_p3 - tmp_99_cast_fu_1352_p1);

assign tmp_223_fu_1368_p2 = (tmp_92_mid2_cast_fu_1349_p1 + tmp_222_fu_1362_p2);

assign tmp_224_fu_1497_p2 = (exitcond_flatten65_m_reg_2609 | exitcond_flatten33_reg_2593);

assign tmp_225_fu_1521_p2 = (exitcond_flatten65_m_reg_2609 | exitcond1_mid3_reg_2616);

assign tmp_226_fu_1599_p1 = tmp_265_fu_1591_p3;

assign tmp_227_fu_1609_p3 = {{j5_mid2_reg_2658}, {3'd0}};

assign tmp_228_fu_1616_p2 = (tmp_227_fu_1609_p3 - tmp_106_cast_fu_1606_p1);

assign tmp_229_fu_1622_p2 = (tmp_95_mid2_cast_fu_1563_p1 + tmp_228_fu_1616_p2);

assign tmp_230_fu_1628_p2 = (tmp_133_1_mid2_cast_fu_1567_p1 + tmp_228_fu_1616_p2);

assign tmp_231_cast_fu_2334_p1 = tmp_216_fu_2327_p3;

assign tmp_231_fu_1634_p2 = (tmp_133_2_mid2_cast_fu_1582_p1 + tmp_228_fu_1616_p2);

assign tmp_232_cast_fu_2351_p1 = tmp_217_reg_3177;

assign tmp_232_fu_1640_p2 = (tmp_106_fu_1603_p1 + tmp_226_fu_1599_p1);

assign tmp_233_fu_1691_p2 = (p_shl13_cast_fu_1684_p3 - tmp_266_reg_2702);

assign tmp_234_fu_1696_p2 = (14'd1 + tmp_233_fu_1691_p2);

assign tmp_235_cast_fu_2377_p1 = tmp_219_reg_3187;

assign tmp_235_fu_1702_p2 = (14'd2 + tmp_233_fu_1691_p2);

assign tmp_236_fu_2080_p1 = $signed(tmp_270_fu_2071_p4);

assign tmp_237_fu_2084_p1 = $signed(tmp_271_reg_3081);

assign tmp_238_fu_2087_p3 = ((tmp_269_reg_3065_pp2_iter13_reg[0:0] === 1'b1) ? tmp_236_fu_2080_p1 : tmp_237_fu_2084_p1);

assign tmp_240_cast_fu_1378_p1 = $signed(tmp_223_reg_2557);

assign tmp_242_fu_1199_p1 = stream_in_V_V_dout[7:0];

assign tmp_244_fu_2166_p1 = ap_phi_mux_kb_phi_fu_1013_p4[1:0];

assign tmp_245_fu_2205_p1 = kb_2_fu_2194_p2[1:0];

assign tmp_249_cast_fu_1654_p1 = $signed(tmp_229_reg_2687);

assign tmp_250_cast_fu_1664_p1 = $signed(tmp_230_reg_2692);

assign tmp_251_cast_fu_1674_p1 = $signed(tmp_231_reg_2697);

assign tmp_253_fu_2297_p2 = (tmp_215_fu_2292_p2 | exitcond_flatten28_reg_3105_pp3_iter1_reg);

assign tmp_254_cast_fu_1713_p1 = tmp_233_reg_2825;

assign tmp_255_cast_fu_1719_p1 = tmp_234_reg_2830;

assign tmp_256_cast_fu_1725_p1 = tmp_235_reg_2835;

assign tmp_260_fu_2344_p1 = tmp_217_fu_2338_p2[11:0];

assign tmp_261_fu_2373_p1 = stream_in_V_V_dout[7:0];

assign tmp_262_fu_2395_p1 = stream_in_V_V_dout[7:0];

assign tmp_263_fu_1374_p1 = stream_in_V_V_dout[7:0];

assign tmp_264_fu_1525_p2 = (tmp_225_fu_1521_p2 | exitcond_flatten33_reg_2593);

assign tmp_265_fu_1591_p3 = {{tmp_100_mid2_fu_1586_p3}, {6'd0}};

assign tmp_266_fu_1646_p1 = tmp_232_fu_1640_p2[13:0];

assign tmp_267_fu_1650_p1 = tmp_232_fu_1640_p2[11:0];

assign tmp_270_fu_2071_p4 = {{neg_mul_reg_3086[66:38]}};

assign tmp_272_fu_2107_p3 = tmp_104_fu_2100_p3[32'd28];

assign tmp_273_fu_2115_p1 = tmp_104_fu_2100_p3[15:0];

assign tmp_82_fu_1185_p2 = ((tmp_V_reg_2424 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_84_fu_1196_p1 = tmp_V_161_reg_2435;

assign tmp_85_mid2_cast_fu_2348_p1 = tmp_85_mid2_v_v_reg_3155_pp3_iter3_reg;

assign tmp_85_mid2_v_v_fu_2245_p3 = ((exitcond_flatten28_reg_3105_pp3_iter1_reg[0:0] === 1'b1) ? ka_3_fu_2239_p2 : ap_phi_mux_ka_phi_fu_990_p4);

assign tmp_86_fu_1236_p2 = (($signed(num_img_cast_fu_1232_p1) < $signed(tmp_V_159_reg_2430)) ? 1'b1 : 1'b0);

assign tmp_87_fu_1221_p2 = (($signed(i8_cast_fu_1217_p1) < $signed(KER_bound_reg_2490)) ? 1'b1 : 1'b0);

assign tmp_91_fu_2399_p1 = i1_reg_1057_pp4_iter1_reg;

assign tmp_92_mid2_cast_fu_1349_p1 = tmp_92_mid2_v_reg_2535;

assign tmp_92_mid2_v_fu_1292_p3 = ((exitcond_flatten31_reg_2522[0:0] === 1'b1) ? j_7_fu_1279_p2 : ap_phi_mux_j2_phi_fu_704_p4);

assign tmp_93_mid2_cast_fu_2324_p1 = tmp_93_mid2_reg_3166;

assign tmp_93_mid2_fu_2310_p3 = ((exitcond5_mid1_fu_2280_p2[0:0] === 1'b1) ? j_8_fu_2286_p2 : j_mid_fu_2263_p3);

assign tmp_94_fu_1388_p2 = ($signed(ap_phi_mux_ia_phi_fu_762_p4) + $signed(3'd7));

assign tmp_95_mid2_cast_fu_1563_p1 = tmp_95_mid2_fu_1557_p3;

assign tmp_95_mid2_fu_1557_p3 = ((exitcond_flatten33_reg_2593[0:0] === 1'b1) ? ia_reg_758 : tmp_94_reg_2573);

assign tmp_99_cast_fu_1352_p1 = i3_mid2_reg_2541;

assign tmp_s_fu_1180_p2 = ((tmp_V_reg_2424 == 16'd4) ? 1'b1 : 1'b0);

endmodule //Conv
