/* Decode header for riscvbf32_rv32.

THIS FILE IS MACHINE GENERATED WITH CGEN.

Copyright (C) 1996-2017 Free Software Foundation, Inc.

This file is part of the GNU simulators.

   This file is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License along
   with this program; if not, write to the Free Software Foundation, Inc.,
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.

*/

#ifndef RISCVBF32_RV32_DECODE_H
#define RISCVBF32_RV32_DECODE_H

extern const IDESC *riscvbf32_rv32_decode (SIM_CPU *, IADDR,
                                  CGEN_INSN_WORD, CGEN_INSN_WORD,
                                  ARGBUF *);
extern void riscvbf32_rv32_init_idesc_table (SIM_CPU *);
extern void riscvbf32_rv32_sem_init_idesc_table (SIM_CPU *);
extern void riscvbf32_rv32_semf_init_idesc_table (SIM_CPU *);

/* Enum declaration for instructions in cpu family riscvbf32.  */
typedef enum riscvbf32_rv32_insn_type {
  RISCVBF32_RV32_INSN_X_INVALID, RISCVBF32_RV32_INSN_X_AFTER, RISCVBF32_RV32_INSN_X_BEFORE, RISCVBF32_RV32_INSN_X_CTI_CHAIN
 , RISCVBF32_RV32_INSN_X_CHAIN, RISCVBF32_RV32_INSN_X_BEGIN, RISCVBF32_RV32_INSN_LUI, RISCVBF32_RV32_INSN_AUIPC
 , RISCVBF32_RV32_INSN_JAL, RISCVBF32_RV32_INSN_JALR, RISCVBF32_RV32_INSN_BEQ, RISCVBF32_RV32_INSN_BNE
 , RISCVBF32_RV32_INSN_BLT, RISCVBF32_RV32_INSN_BGE, RISCVBF32_RV32_INSN_BLTU, RISCVBF32_RV32_INSN_BGEU
 , RISCVBF32_RV32_INSN_LB, RISCVBF32_RV32_INSN_LH, RISCVBF32_RV32_INSN_LW, RISCVBF32_RV32_INSN_LBU
 , RISCVBF32_RV32_INSN_LHU, RISCVBF32_RV32_INSN_SB, RISCVBF32_RV32_INSN_SH, RISCVBF32_RV32_INSN_SW
 , RISCVBF32_RV32_INSN_ADDI, RISCVBF32_RV32_INSN_SLTI, RISCVBF32_RV32_INSN_SLTIU, RISCVBF32_RV32_INSN_XORI
 , RISCVBF32_RV32_INSN_ORI, RISCVBF32_RV32_INSN_ANDI, RISCVBF32_RV32_INSN_SLLI_SHIFT5, RISCVBF32_RV32_INSN_SRLI_SHIFT5
 , RISCVBF32_RV32_INSN_SRAI_SHIFT5, RISCVBF32_RV32_INSN_ADD, RISCVBF32_RV32_INSN_SUB, RISCVBF32_RV32_INSN_SLL
 , RISCVBF32_RV32_INSN_SLT, RISCVBF32_RV32_INSN_SLTU, RISCVBF32_RV32_INSN_XOR, RISCVBF32_RV32_INSN_SRL
 , RISCVBF32_RV32_INSN_SRA, RISCVBF32_RV32_INSN_OR, RISCVBF32_RV32_INSN_AND, RISCVBF32_RV32_INSN_FENCE
 , RISCVBF32_RV32_INSN_SFENCE_VM, RISCVBF32_RV32_INSN_SFENCE_VMA, RISCVBF32_RV32_INSN_FENCE_I, RISCVBF32_RV32_INSN_ECALL
 , RISCVBF32_RV32_INSN_EBREAK, RISCVBF32_RV32_INSN_CSRRW, RISCVBF32_RV32_INSN_CSRRS, RISCVBF32_RV32_INSN_CSRRC
 , RISCVBF32_RV32_INSN_CSRRWI, RISCVBF32_RV32_INSN_CSRRSI, RISCVBF32_RV32_INSN_CSRRCI, RISCVBF32_RV32_INSN_URET
 , RISCVBF32_RV32_INSN_SRET, RISCVBF32_RV32_INSN_HRET, RISCVBF32_RV32_INSN_MRET, RISCVBF32_RV32_INSN_DRET
 , RISCVBF32_RV32_INSN_WFI, RISCVBF32_RV32_INSN_MUL, RISCVBF32_RV32_INSN_MULH, RISCVBF32_RV32_INSN_MULHSU
 , RISCVBF32_RV32_INSN_MULHU, RISCVBF32_RV32_INSN_DIV, RISCVBF32_RV32_INSN_DIVU, RISCVBF32_RV32_INSN_REM
 , RISCVBF32_RV32_INSN_REMU, RISCVBF32_RV32_INSN_LR_W, RISCVBF32_RV32_INSN_LR_W_AQ, RISCVBF32_RV32_INSN_LR_W_RL
 , RISCVBF32_RV32_INSN_LR_W_AQRL, RISCVBF32_RV32_INSN_SC_W, RISCVBF32_RV32_INSN_SC_W_AQ, RISCVBF32_RV32_INSN_SC_W_RL
 , RISCVBF32_RV32_INSN_SC_W_AQRL, RISCVBF32_RV32_INSN_AMOSWAP_W, RISCVBF32_RV32_INSN_AMOSWAP_W_AQ, RISCVBF32_RV32_INSN_AMOSWAP_W_RL
 , RISCVBF32_RV32_INSN_AMOSWAP_W_AQRL, RISCVBF32_RV32_INSN_AMOADD_W, RISCVBF32_RV32_INSN_AMOADD_W_AQ, RISCVBF32_RV32_INSN_AMOADD_W_RL
 , RISCVBF32_RV32_INSN_AMOADD_W_AQRL, RISCVBF32_RV32_INSN_AMOXOR_W, RISCVBF32_RV32_INSN_AMOXOR_W_AQ, RISCVBF32_RV32_INSN_AMOXOR_W_RL
 , RISCVBF32_RV32_INSN_AMOXOR_W_AQRL, RISCVBF32_RV32_INSN_AMOAND_W, RISCVBF32_RV32_INSN_AMOAND_W_AQ, RISCVBF32_RV32_INSN_AMOAND_W_RL
 , RISCVBF32_RV32_INSN_AMOAND_W_AQRL, RISCVBF32_RV32_INSN_AMOOR_W, RISCVBF32_RV32_INSN_AMOOR_W_AQ, RISCVBF32_RV32_INSN_AMOOR_W_RL
 , RISCVBF32_RV32_INSN_AMOOR_W_AQRL, RISCVBF32_RV32_INSN_AMOMIN_W, RISCVBF32_RV32_INSN_AMOMIN_W_AQ, RISCVBF32_RV32_INSN_AMOMIN_W_RL
 , RISCVBF32_RV32_INSN_AMOMIN_W_AQRL, RISCVBF32_RV32_INSN_AMOMAX_W, RISCVBF32_RV32_INSN_AMOMAX_W_AQ, RISCVBF32_RV32_INSN_AMOMAX_W_RL
 , RISCVBF32_RV32_INSN_AMOMAX_W_AQRL, RISCVBF32_RV32_INSN_AMOMINU_W, RISCVBF32_RV32_INSN_AMOMINU_W_AQ, RISCVBF32_RV32_INSN_AMOMINU_W_RL
 , RISCVBF32_RV32_INSN_AMOMINU_W_AQRL, RISCVBF32_RV32_INSN_AMOMAXU_W, RISCVBF32_RV32_INSN_AMOMAXU_W_AQ, RISCVBF32_RV32_INSN_AMOMAXU_W_RL
 , RISCVBF32_RV32_INSN_AMOMAXU_W_AQRL, RISCVBF32_RV32_INSN_FLW, RISCVBF32_RV32_INSN_FSW, RISCVBF32_RV32_INSN_FMADD_S
 , RISCVBF32_RV32_INSN_FMSUB_S, RISCVBF32_RV32_INSN_FNMSUB_S, RISCVBF32_RV32_INSN_FNMADD_S, RISCVBF32_RV32_INSN_FADD_S
 , RISCVBF32_RV32_INSN_FSUB_S, RISCVBF32_RV32_INSN_FMUL_S, RISCVBF32_RV32_INSN_FDIV_S, RISCVBF32_RV32_INSN_FSGNJ_S
 , RISCVBF32_RV32_INSN_FSGNJN_S, RISCVBF32_RV32_INSN_FSGNJX_S, RISCVBF32_RV32_INSN_FMIN_S, RISCVBF32_RV32_INSN_FMAX_S
 , RISCVBF32_RV32_INSN_FEQ_S, RISCVBF32_RV32_INSN_FLT_S, RISCVBF32_RV32_INSN_FLE_S, RISCVBF32_RV32_INSN_FSQRT_S
 , RISCVBF32_RV32_INSN_FCVT_W_S, RISCVBF32_RV32_INSN_FCVT_WU_S, RISCVBF32_RV32_INSN_FMV_X_W, RISCVBF32_RV32_INSN_FCLASS_S
 , RISCVBF32_RV32_INSN_FCVT_S_W, RISCVBF32_RV32_INSN_FCVT_S_WU, RISCVBF32_RV32_INSN_FMV_W_X, RISCVBF32_RV32_INSN_FLD
 , RISCVBF32_RV32_INSN_FSD, RISCVBF32_RV32_INSN_FMADD_D, RISCVBF32_RV32_INSN_FMSUB_D, RISCVBF32_RV32_INSN_FNMSUB_D
 , RISCVBF32_RV32_INSN_FNMADD_D, RISCVBF32_RV32_INSN_FADD_D, RISCVBF32_RV32_INSN_FSUB_D, RISCVBF32_RV32_INSN_FMUL_D
 , RISCVBF32_RV32_INSN_FDIV_D, RISCVBF32_RV32_INSN_FSGNJ_D, RISCVBF32_RV32_INSN_FSGNJN_D, RISCVBF32_RV32_INSN_FSGNJX_D
 , RISCVBF32_RV32_INSN_FMIN_D, RISCVBF32_RV32_INSN_FMAX_D, RISCVBF32_RV32_INSN_FEQ_D, RISCVBF32_RV32_INSN_FLT_D
 , RISCVBF32_RV32_INSN_FLE_D, RISCVBF32_RV32_INSN_FSQRT_D, RISCVBF32_RV32_INSN_FCVT_W_D, RISCVBF32_RV32_INSN_FCVT_WU_D
 , RISCVBF32_RV32_INSN_FCLASS_D, RISCVBF32_RV32_INSN_FCVT_D_W, RISCVBF32_RV32_INSN_FCVT_D_WU, RISCVBF32_RV32_INSN_FCVT_S_D
 , RISCVBF32_RV32_INSN_FCVT_D_S, RISCVBF32_RV32_INSN_FLQ, RISCVBF32_RV32_INSN_FSQ, RISCVBF32_RV32_INSN_FMADD_Q
 , RISCVBF32_RV32_INSN_FMSUB_Q, RISCVBF32_RV32_INSN_FNMSUB_Q, RISCVBF32_RV32_INSN_FNMADD_Q, RISCVBF32_RV32_INSN_FADD_Q
 , RISCVBF32_RV32_INSN_FSUB_Q, RISCVBF32_RV32_INSN_FMUL_Q, RISCVBF32_RV32_INSN_FDIV_Q, RISCVBF32_RV32_INSN_FSGNJ_Q
 , RISCVBF32_RV32_INSN_FSGNJN_Q, RISCVBF32_RV32_INSN_FSGNJX_Q, RISCVBF32_RV32_INSN_FMIN_Q, RISCVBF32_RV32_INSN_FMAX_Q
 , RISCVBF32_RV32_INSN_FEQ_Q, RISCVBF32_RV32_INSN_FLT_Q, RISCVBF32_RV32_INSN_FLE_Q, RISCVBF32_RV32_INSN_FSQRT_Q
 , RISCVBF32_RV32_INSN_FCVT_W_Q, RISCVBF32_RV32_INSN_FCVT_WU_Q, RISCVBF32_RV32_INSN_FCLASS_Q, RISCVBF32_RV32_INSN_FCVT_Q_W
 , RISCVBF32_RV32_INSN_FCVT_Q_WU, RISCVBF32_RV32_INSN_FCVT_S_Q, RISCVBF32_RV32_INSN_FCVT_D_Q, RISCVBF32_RV32_INSN_FCVT_Q_S
 , RISCVBF32_RV32_INSN_FCVT_Q_D, RISCVBF32_RV32_INSN__MAX
} RISCVBF32_RV32_INSN_TYPE;

/* Enum declaration for semantic formats in cpu family riscvbf32.  */
typedef enum riscvbf32_rv32_sfmt_type {
  RISCVBF32_RV32_SFMT_EMPTY, RISCVBF32_RV32_SFMT_LUI
} RISCVBF32_RV32_SFMT_TYPE;

/* Function unit handlers (user written).  */

extern int riscvbf32_model_riscv_u_exec (SIM_CPU *, const IDESC *, int /*unit_num*/, int /*referenced*/);

/* Profiling before/after handlers (user written) */

extern void riscvbf32_model_insn_before (SIM_CPU *, int /*first_p*/);
extern void riscvbf32_model_insn_after (SIM_CPU *, int /*last_p*/, int /*cycles*/);

#endif /* RISCVBF32_RV32_DECODE_H */
