// Seed: 2779179185
module module_0 ();
  reg id_0;
  always @(negedge 1 * id_0) id_0 <= id_0;
  type_5(
      1, 1 + 1'b0
  );
  reg id_1;
  always @(posedge id_0) id_1 = id_0;
  logic id_2;
  logic id_3 = id_1 | id_0;
  initial begin
    case (1)
      1'h0: id_2 = 1;
      id_1: begin
        id_2 = id_2;
      end
    endcase
  end
endmodule
