Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Sep  9 16:54:24 2023
Info: Command: quartus_map mcu_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 47
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 360
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 583
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 619
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MIFFILE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pl1.tdf
    Info (12023): Found entity 1: altsyncram_1pl1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1pl1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf
    Info (12023): Found entity 1: altsyncram_0tb2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_0tb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0tb2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|altsyncram_0tb2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif -- setting all initial values to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[3]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[2]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.09.16:54:41 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 75346
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25400 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25318 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 1391 megabytes
    Info: Processing ended: Sat Sep  9 16:55:55 2023
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:01:50
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 11:33:54 2023
Info: Command: quartus_map mcu_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 47
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 360
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 583
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 619
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MIFFILE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pl1.tdf
    Info (12023): Found entity 1: altsyncram_1pl1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1pl1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf
    Info (12023): Found entity 1: altsyncram_0tb2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_0tb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0tb2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|altsyncram_0tb2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif -- setting all initial values to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[3]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[2]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.10.11:34:11 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 75346
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25395 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25313 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 1396 megabytes
    Info: Processing ended: Sun Sep 10 11:35:27 2023
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:01:51
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 11:38:08 2023
Info: Command: quartus_map mcu_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 47
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 360
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 583
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 619
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MIFFILE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pl1.tdf
    Info (12023): Found entity 1: altsyncram_1pl1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1pl1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf
    Info (12023): Found entity 1: altsyncram_0tb2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_0tb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0tb2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|altsyncram_0tb2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif -- setting all initial values to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[3]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[2]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.10.11:38:22 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 75346
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25395 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25313 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 1394 megabytes
    Info: Processing ended: Sun Sep 10 11:39:39 2023
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:01:50
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 11:39:40 2023
Info: Command: quartus_fit mcu_top
Info: qfit2_default_script.tcl version: #1
Info: Project  = mcu_top
Info: Revision = mcu_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE55F23I7 for design "mcu_top"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23C7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000          hse
    Info (332111):  200.000     jtag_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6 File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:12
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:33
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 21% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:56
Info (11888): Total time spent on timing analysis during the Fitter is 25.73 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 2391 megabytes
    Info: Processing ended: Sun Sep 10 11:41:47 2023
    Info: Elapsed time: 00:02:07
    Info: Total CPU time (on all processors): 00:04:49
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 11:41:47 2023
Info: Command: quartus_asm mcu_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 979 megabytes
    Info: Processing ended: Sun Sep 10 11:41:50 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 11:41:50 2023
Info: Command: quartus_sta mcu_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.830
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.830           -1682.072 hse 
    Info (332119):    12.735               0.000 jtag_tck 
    Info (332119):    44.667               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 altera_reserved_tck 
    Info (332119):     0.392               0.000 hse 
    Info (332119):     0.424               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 13.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.395               0.000 hse 
    Info (332119):    94.332               0.000 jtag_tck 
    Info (332119):    97.168               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.012               0.000 altera_reserved_tck 
    Info (332119):     2.706               0.000 hse 
    Info (332119):     4.914               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 9.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.621               0.000 hse 
    Info (332119):    49.575               0.000 altera_reserved_tck 
    Info (332119):    99.628               0.000 jtag_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.971 ns
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.220             -62.227 hse 
    Info (332119):    13.549               0.000 jtag_tck 
    Info (332119):    45.316               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 jtag_tck 
    Info (332119):     0.323               0.000 hse 
    Info (332119):     0.340               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.302               0.000 hse 
    Info (332119):    94.830               0.000 jtag_tck 
    Info (332119):    97.504               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.884               0.000 altera_reserved_tck 
    Info (332119):     2.341               0.000 hse 
    Info (332119):     4.151               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 9.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.632               0.000 hse 
    Info (332119):    49.447               0.000 altera_reserved_tck 
    Info (332119):    99.615               0.000 jtag_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.098 ns
Info: Analyzing Fast 1200mV -40C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 8.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.725               0.000 hse 
    Info (332119):    16.485               0.000 jtag_tck 
    Info (332119):    47.655               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 altera_reserved_tck 
    Info (332119):     0.167               0.000 jtag_tck 
    Info (332119):     0.168               0.000 hse 
Info (332146): Worst-case recovery slack is 16.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.684               0.000 hse 
    Info (332119):    97.577               0.000 jtag_tck 
    Info (332119):    98.639               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.472               0.000 altera_reserved_tck 
    Info (332119):     1.258               0.000 hse 
    Info (332119):     2.392               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 9.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.375               0.000 hse 
    Info (332119):    49.459               0.000 altera_reserved_tck 
    Info (332119):    99.278               0.000 jtag_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.550 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1317 megabytes
    Info: Processing ended: Sun Sep 10 11:41:58 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:14
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 12:11:43 2023
Info: Command: quartus_map mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 47
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 360
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 583
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 619
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MIFFILE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pl1.tdf
    Info (12023): Found entity 1: altsyncram_1pl1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1pl1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf
    Info (12023): Found entity 1: altsyncram_0tb2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_0tb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0tb2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|altsyncram_0tb2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif -- setting all initial values to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[3]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[2]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.10.12:11:57 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 75346
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          hse
    Info (332111):  200.000     jtag_tck
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 843 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1169 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:17
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25966 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25884 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 1594 megabytes
    Info: Processing ended: Sun Sep 10 12:13:38 2023
    Info: Elapsed time: 00:01:55
    Info: Total CPU time (on all processors): 00:02:17
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 12:13:38 2023
Info: Command: quartus_fit mcu_top
Info: qfit2_default_script.tcl version: #1
Info: Project  = mcu_top
Info: Revision = mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE55F23I7 for design "mcu_top"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23C7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000          hse
    Info (332111):  200.000     jtag_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6 File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:16
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:50
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 20% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X22_Y32 to location X32_Y42
Info (170134): Cannot fit design in device -- retrying with increased optimization that can result in longer processing time
    Info (170138): Failed to route the following 3 signal(s)
        Info (170139): Signal "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F70t07"
        Info (170139): Signal "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yszs07"
        Info (170139): Signal "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K9tm17"
    Info (170140): Cannot fit design in device -- following 3 routing resource(s) needed by more than one signal during the last fitting attempt
        Info (170141): Routing resource LAB Block interconnect (X19_Y39, I16)
        Info (170141): Routing resource LAB Block interconnect (X19_Y39, I18)
        Info (170141): Routing resource LAB Input (X19_Y39, I50)
Info (170194): Fitter routing operations ending: elapsed time is 00:01:24
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 20% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X22_Y32 to location X32_Y42
Info (170194): Fitter routing operations ending: elapsed time is 00:02:07
Info (11888): Total time spent on timing analysis during the Fitter is 31.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (169177): 7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin TDO uses I/O standard 3.3-V LVTTL at E14 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 26
    Info (169178): Pin TMS uses I/O standard 3.3-V LVTTL at E11 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 25
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at T2 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (169178): Pin TCK uses I/O standard 3.3-V LVTTL at C10 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 24
    Info (169178): Pin TRST uses I/O standard 3.3-V LVTTL at E13 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 28
    Info (169178): Pin TDI uses I/O standard 3.3-V LVTTL at D8 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 23
    Info (169178): Pin RSTN uses I/O standard 3.3-V LVTTL at K17 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 22
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 2453 megabytes
    Info: Processing ended: Sun Sep 10 12:18:55 2023
    Info: Elapsed time: 00:05:17
    Info: Total CPU time (on all processors): 00:10:34
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 12:18:56 2023
Info: Command: quartus_asm mcu_top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 984 megabytes
    Info: Processing ended: Sun Sep 10 12:18:58 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 12:18:59 2023
Info: Command: quartus_sta mcu_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.445            -468.134 hse 
    Info (332119):    11.843               0.000 jtag_tck 
    Info (332119):    45.233               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.368               0.000 altera_reserved_tck 
    Info (332119):     0.389               0.000 jtag_tck 
    Info (332119):     0.394               0.000 hse 
Info (332146): Worst-case recovery slack is 13.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.162               0.000 hse 
    Info (332119):    96.813               0.000 jtag_tck 
    Info (332119):    97.105               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.429               0.000 altera_reserved_tck 
    Info (332119):     2.221               0.000 hse 
    Info (332119):     2.849               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 9.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.550               0.000 hse 
    Info (332119):    49.575               0.000 altera_reserved_tck 
    Info (332119):    99.571               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.971 ns
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.081              -0.081 hse 
    Info (332119):    12.794               0.000 jtag_tck 
    Info (332119):    45.835               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.324               0.000 hse 
    Info (332119):     0.340               0.000 altera_reserved_tck 
    Info (332119):     0.344               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 14.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.028               0.000 hse 
    Info (332119):    97.150               0.000 jtag_tck 
    Info (332119):    97.460               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.260               0.000 altera_reserved_tck 
    Info (332119):     1.964               0.000 hse 
    Info (332119):     2.424               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 9.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.543               0.000 hse 
    Info (332119):    49.447               0.000 altera_reserved_tck 
    Info (332119):    99.708               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.098 ns
Info: Analyzing Fast 1200mV -40C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 9.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.291               0.000 hse 
    Info (332119):    16.038               0.000 jtag_tck 
    Info (332119):    48.045               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 altera_reserved_tck 
    Info (332119):     0.163               0.000 jtag_tck 
    Info (332119):     0.168               0.000 hse 
Info (332146): Worst-case recovery slack is 16.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.405               0.000 hse 
    Info (332119):    98.527               0.000 altera_reserved_tck 
    Info (332119):    98.977               0.000 jtag_tck 
Info (332146): Worst-case removal slack is 0.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.643               0.000 altera_reserved_tck 
    Info (332119):     1.049               0.000 hse 
    Info (332119):     1.359               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 9.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.189               0.000 hse 
    Info (332119):    49.459               0.000 altera_reserved_tck 
    Info (332119):    99.115               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.549 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 1325 megabytes
    Info: Processing ended: Sun Sep 10 12:19:07 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:14
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 14:40:01 2023
Info: Command: quartus_map mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 47
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 360
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 583
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 619
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MIFFILE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pl1.tdf
    Info (12023): Found entity 1: altsyncram_1pl1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1pl1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf
    Info (12023): Found entity 1: altsyncram_0tb2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_0tb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0tb2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|altsyncram_0tb2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif -- setting all initial values to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[3]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[2]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.10.14:40:17 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 75346
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 499 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:07
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25484 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25402 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 1453 megabytes
    Info: Processing ended: Sun Sep 10 14:41:38 2023
    Info: Elapsed time: 00:01:37
    Info: Total CPU time (on all processors): 00:01:55
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 14:41:38 2023
Info: Command: quartus_fit mcu_top
Info: qfit2_default_script.tcl version: #1
Info: Project  = mcu_top
Info: Revision = mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE55F23I7 for design "mcu_top"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23C7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6 File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:16
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:47
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:02:08
Info (11888): Total time spent on timing analysis during the Fitter is 23.33 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (169177): 7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin TDO uses I/O standard 3.3-V LVTTL at E14 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 26
    Info (169178): Pin TMS uses I/O standard 3.3-V LVTTL at E11 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 25
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at T2 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (169178): Pin TCK uses I/O standard 3.3-V LVTTL at C10 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 24
    Info (169178): Pin TRST uses I/O standard 3.3-V LVTTL at E13 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 28
    Info (169178): Pin TDI uses I/O standard 3.3-V LVTTL at D8 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 23
    Info (169178): Pin RSTN uses I/O standard 3.3-V LVTTL at K17 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 22
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 2460 megabytes
    Info: Processing ended: Sun Sep 10 14:45:13 2023
    Info: Elapsed time: 00:03:35
    Info: Total CPU time (on all processors): 00:07:44
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 14:45:13 2023
Info: Command: quartus_asm mcu_top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 978 megabytes
    Info: Processing ended: Sun Sep 10 14:45:16 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 14:45:16 2023
Info: Command: quartus_sta mcu_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 1.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.666               0.000 hse 
    Info (332119):    17.791               0.000 jtag_tck 
    Info (332119):    44.370               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 altera_reserved_tck 
    Info (332119):     0.393               0.000 hse 
    Info (332119):     0.432               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 18.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.135               0.000 hse 
    Info (332119):    95.265               0.000 jtag_tck 
    Info (332119):    97.050               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.430               0.000 altera_reserved_tck 
    Info (332119):     2.238               0.000 hse 
    Info (332119):     4.263               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 12.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.049               0.000 hse 
    Info (332119):    49.575               0.000 altera_reserved_tck 
    Info (332119):    99.602               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.952 ns
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 4.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.187               0.000 hse 
    Info (332119):    18.610               0.000 jtag_tck 
    Info (332119):    45.169               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 hse 
    Info (332119):     0.340               0.000 altera_reserved_tck 
    Info (332119):     0.368               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 18.925
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.925               0.000 hse 
    Info (332119):    95.720               0.000 jtag_tck 
    Info (332119):    97.404               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.261               0.000 altera_reserved_tck 
    Info (332119):     1.951               0.000 hse 
    Info (332119):     3.659               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 12.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.044               0.000 hse 
    Info (332119):    49.449               0.000 altera_reserved_tck 
    Info (332119):    99.664               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.082 ns
Info: Analyzing Fast 1200mV -40C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 13.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.877               0.000 hse 
    Info (332119):    21.479               0.000 jtag_tck 
    Info (332119):    47.548               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 jtag_tck 
    Info (332119):     0.159               0.000 altera_reserved_tck 
    Info (332119):     0.168               0.000 hse 
Info (332146): Worst-case recovery slack is 21.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.514               0.000 hse 
    Info (332119):    98.212               0.000 jtag_tck 
    Info (332119):    98.562               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.650               0.000 altera_reserved_tck 
    Info (332119):     1.060               0.000 hse 
    Info (332119):     2.072               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 11.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.690               0.000 hse 
    Info (332119):    49.460               0.000 altera_reserved_tck 
    Info (332119):    99.097               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.541 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 1312 megabytes
    Info: Processing ended: Sun Sep 10 14:45:24 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:13
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:02:23 2023
Info: Command: quartus_map mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v
    Info (12023): Found entity 1: pll_50m File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v
    Info (12023): Found entity 1: fpga_platform File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 16
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 60
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 363
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 586
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 622
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MIFFILE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pl1.tdf
    Info (12023): Found entity 1: altsyncram_1pl1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1pl1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf
    Info (12023): Found entity 1: altsyncram_0tb2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_0tb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0tb2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|altsyncram_0tb2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif -- setting all initial values to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[3]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[2]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.10.17:02:37 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 75346
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 499 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:07
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25484 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25402 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 1464 megabytes
    Info: Processing ended: Sun Sep 10 17:04:00 2023
    Info: Elapsed time: 00:01:37
    Info: Total CPU time (on all processors): 00:01:55
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:04:00 2023
Info: Command: quartus_fit mcu_top
Info: qfit2_default_script.tcl version: #1
Info: Project  = mcu_top
Info: Revision = mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE55F23I7 for design "mcu_top"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23C7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6 File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:16
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:47
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:02:09
Info (11888): Total time spent on timing analysis during the Fitter is 24.08 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (169177): 7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin TDO uses I/O standard 3.3-V LVTTL at E14 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 26
    Info (169178): Pin TMS uses I/O standard 3.3-V LVTTL at E11 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 25
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at T2 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (169178): Pin TCK uses I/O standard 3.3-V LVTTL at C10 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 24
    Info (169178): Pin TRST uses I/O standard 3.3-V LVTTL at E13 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 28
    Info (169178): Pin TDI uses I/O standard 3.3-V LVTTL at D8 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 23
    Info (169178): Pin RSTN uses I/O standard 3.3-V LVTTL at K17 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 22
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 2449 megabytes
    Info: Processing ended: Sun Sep 10 17:07:37 2023
    Info: Elapsed time: 00:03:37
    Info: Total CPU time (on all processors): 00:07:48
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:07:38 2023
Info: Command: quartus_asm mcu_top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 979 megabytes
    Info: Processing ended: Sun Sep 10 17:07:40 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:07:40 2023
Info: Command: quartus_sta mcu_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 1.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.666               0.000 hse 
    Info (332119):    17.791               0.000 jtag_tck 
    Info (332119):    44.370               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 altera_reserved_tck 
    Info (332119):     0.393               0.000 hse 
    Info (332119):     0.432               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 18.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.135               0.000 hse 
    Info (332119):    95.265               0.000 jtag_tck 
    Info (332119):    97.050               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.430               0.000 altera_reserved_tck 
    Info (332119):     2.238               0.000 hse 
    Info (332119):     4.263               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 12.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.049               0.000 hse 
    Info (332119):    49.575               0.000 altera_reserved_tck 
    Info (332119):    99.602               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.952 ns
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 4.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.187               0.000 hse 
    Info (332119):    18.610               0.000 jtag_tck 
    Info (332119):    45.169               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 hse 
    Info (332119):     0.340               0.000 altera_reserved_tck 
    Info (332119):     0.368               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 18.925
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.925               0.000 hse 
    Info (332119):    95.720               0.000 jtag_tck 
    Info (332119):    97.404               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.261               0.000 altera_reserved_tck 
    Info (332119):     1.951               0.000 hse 
    Info (332119):     3.659               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 12.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.044               0.000 hse 
    Info (332119):    49.449               0.000 altera_reserved_tck 
    Info (332119):    99.664               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.082 ns
Info: Analyzing Fast 1200mV -40C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 13.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.877               0.000 hse 
    Info (332119):    21.479               0.000 jtag_tck 
    Info (332119):    47.548               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 jtag_tck 
    Info (332119):     0.159               0.000 altera_reserved_tck 
    Info (332119):     0.168               0.000 hse 
Info (332146): Worst-case recovery slack is 21.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.514               0.000 hse 
    Info (332119):    98.212               0.000 jtag_tck 
    Info (332119):    98.562               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.650               0.000 altera_reserved_tck 
    Info (332119):     1.060               0.000 hse 
    Info (332119):     2.072               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 11.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.690               0.000 hse 
    Info (332119):    49.460               0.000 altera_reserved_tck 
    Info (332119):    99.097               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.541 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 1320 megabytes
    Info: Processing ended: Sun Sep 10 17:07:48 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:14
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:09:11 2023
Info: Command: quartus_map mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v
    Info (12023): Found entity 1: pll_50m File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v
    Info (12023): Found entity 1: fpga_platform File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 16
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 60
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 363
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 586
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 622
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MIFFILE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pl1.tdf
    Info (12023): Found entity 1: altsyncram_1pl1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1pl1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf
    Info (12023): Found entity 1: altsyncram_0tb2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_0tb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0tb2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|altsyncram_0tb2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif -- setting all initial values to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_1pl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "fpga_platform" for hierarchy "fpga_platform:u_fpga_platform" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 76
Info (12128): Elaborating entity "pll_50m" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0" File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 89
Info (12128): Elaborating entity "altpll" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
Info (12130): Elaborated megafunction instantiation "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
Info (12133): Instantiated megafunction "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "8"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_50m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_50m_altpll.v
    Info (12023): Found entity 1: pll_50m_altpll File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 30
Info (12128): Elaborating entity "pll_50m_altpll" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[3]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[2]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.10.17:09:25 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 75346
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Warning (15899): PLL "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 50
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1128 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Info (13000): Registers with preset signals will power-up high File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25468 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25385 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 1468 megabytes
    Info: Processing ended: Sun Sep 10 17:10:48 2023
    Info: Elapsed time: 00:01:37
    Info: Total CPU time (on all processors): 00:01:54
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:10:48 2023
Info: Command: quartus_fit mcu_top
Info: qfit2_default_script.tcl version: #1
Info: Project  = mcu_top
Info: Revision = mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE55F23I7 for design "mcu_top"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0] port File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 50
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23C7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6~0  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6~0 File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sys_root_rstn  File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 36
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fpga_platform:u_fpga_platform|pll_rstn  File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 36
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:16
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:47
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X33_Y10 to location X43_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:01:30
Info (11888): Total time spent on timing analysis during the Fitter is 22.97 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (169177): 7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin TDO uses I/O standard 3.3-V LVTTL at E14 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 26
    Info (169178): Pin TMS uses I/O standard 3.3-V LVTTL at E11 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 25
    Info (169178): Pin TCK uses I/O standard 3.3-V LVTTL at C10 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 24
    Info (169178): Pin RSTN uses I/O standard 3.3-V LVTTL at K17 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 22
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at T2 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (169178): Pin TRST uses I/O standard 3.3-V LVTTL at E13 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 28
    Info (169178): Pin TDI uses I/O standard 3.3-V LVTTL at D8 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 23
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 2458 megabytes
    Info: Processing ended: Sun Sep 10 17:13:46 2023
    Info: Elapsed time: 00:02:58
    Info: Total CPU time (on all processors): 00:07:02
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:13:46 2023
Info: Command: quartus_asm mcu_top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 981 megabytes
    Info: Processing ended: Sun Sep 10 17:13:49 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:13:49 2023
Info: Command: quartus_sta mcu_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 0.996
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.996               0.000 hse 
    Info (332119):    17.278               0.000 jtag_tck 
    Info (332119):    43.310               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 jtag_tck 
    Info (332119):     0.393               0.000 hse 
    Info (332119):     0.412               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.180               0.000 hse 
    Info (332119):    96.264               0.000 altera_reserved_tck 
    Info (332119):    96.367               0.000 jtag_tck 
Info (332146): Worst-case removal slack is 1.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.013               0.000 altera_reserved_tck 
    Info (332119):     2.751               0.000 hse 
    Info (332119):     2.876               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 12.041
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.041               0.000 hse 
    Info (332119):    49.568               0.000 altera_reserved_tck 
    Info (332119):    99.603               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.791 ns
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 3.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.591               0.000 hse 
    Info (332119):    17.902               0.000 jtag_tck 
    Info (332119):    44.031               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.324               0.000 hse 
    Info (332119):     0.333               0.000 jtag_tck 
    Info (332119):     0.341               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 18.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.436               0.000 hse 
    Info (332119):    96.666               0.000 altera_reserved_tck 
    Info (332119):    96.791               0.000 jtag_tck 
Info (332146): Worst-case removal slack is 0.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.884               0.000 altera_reserved_tck 
    Info (332119):     2.311               0.000 hse 
    Info (332119):     2.470               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 12.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.021               0.000 hse 
    Info (332119):    49.436               0.000 altera_reserved_tck 
    Info (332119):    99.714               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.968 ns
Info: Analyzing Fast 1200mV -40C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From hse (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 13.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.427               0.000 hse 
    Info (332119):    21.019               0.000 jtag_tck 
    Info (332119):    46.940               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 jtag_tck 
    Info (332119):     0.168               0.000 hse 
    Info (332119):     0.176               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 21.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.231               0.000 hse 
    Info (332119):    98.158               0.000 altera_reserved_tck 
    Info (332119):    98.729               0.000 jtag_tck 
Info (332146): Worst-case removal slack is 0.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.472               0.000 altera_reserved_tck 
    Info (332119):     1.332               0.000 hse 
    Info (332119):     1.404               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 11.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.669               0.000 hse 
    Info (332119):    49.460               0.000 altera_reserved_tck 
    Info (332119):    99.142               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.450 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1309 megabytes
    Info: Processing ended: Sun Sep 10 17:13:57 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:14
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:45:33 2023
Info: Command: quartus_map mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v
    Info (12023): Found entity 1: pll_50m File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v
    Info (12023): Found entity 1: fpga_platform File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 16
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 60
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 363
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 586
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 622
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bootloader.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qem1.tdf
    Info (12023): Found entity 1: altsyncram_qem1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qem1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pic2.tdf
    Info (12023): Found entity 1: altsyncram_pic2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_pic2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pic2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/bootloader.mif -- setting all initial values to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 166
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "fpga_platform" for hierarchy "fpga_platform:u_fpga_platform" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 76
Info (12128): Elaborating entity "pll_50m" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0" File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 89
Info (12128): Elaborating entity "altpll" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
Info (12130): Elaborated megafunction instantiation "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
Info (12133): Instantiated megafunction "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "8"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_50m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_50m_altpll.v
    Info (12023): Found entity 1: pll_50m_altpll File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 30
Info (12128): Elaborating entity "pll_50m_altpll" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[3]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
    Warning (12110): Net "fp_domain:u_fp_domain|hmasterd[2]" is missing source, defaulting to GND File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 57
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.10.17:45:47 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 75346
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Warning (15899): PLL "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 50
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
    Info (332111):   31.250 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (13000): Registers with preset signals will power-up high File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25470 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25387 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 1468 megabytes
    Info: Processing ended: Sun Sep 10 17:47:09 2023
    Info: Elapsed time: 00:01:36
    Info: Total CPU time (on all processors): 00:01:54
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:47:09 2023
Info: Command: quartus_fit mcu_top
Info: qfit2_default_script.tcl version: #1
Info: Project  = mcu_top
Info: Revision = mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE55F23I7 for design "mcu_top"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0] port File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 50
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23C7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]} {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]}
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 25.000 found on PLL node: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
    Info (332111):   31.250 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6~0  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6~0 File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 174
Info (176353): Automatically promoted node fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6  File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6524
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sys_root_rstn  File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 36
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fpga_platform:u_fpga_platform|pll_rstn  File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 36
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:16
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:47
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 18% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:01:31
Info (11888): Total time spent on timing analysis during the Fitter is 28.97 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (169177): 7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin TDO uses I/O standard 3.3-V LVTTL at E14 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 26
    Info (169178): Pin TMS uses I/O standard 3.3-V LVTTL at E11 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 25
    Info (169178): Pin TCK uses I/O standard 3.3-V LVTTL at C10 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 24
    Info (169178): Pin RSTN uses I/O standard 3.3-V LVTTL at K17 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 22
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at T2 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 21
    Info (169178): Pin TRST uses I/O standard 3.3-V LVTTL at E13 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 28
    Info (169178): Pin TDI uses I/O standard 3.3-V LVTTL at D8 File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 23
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 2433 megabytes
    Info: Processing ended: Sun Sep 10 17:50:08 2023
    Info: Elapsed time: 00:02:59
    Info: Total CPU time (on all processors): 00:07:07
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:50:08 2023
Info: Command: quartus_asm mcu_top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 979 megabytes
    Info: Processing ended: Sun Sep 10 17:50:11 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Sep 10 17:50:11 2023
Info: Command: quartus_sta mcu_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]} {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]}
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 25.000 found on PLL node: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 5.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.717               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    23.102               0.000 hse 
    Info (332119):    44.188               0.000 altera_reserved_tck 
    Info (332119):    97.518               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.379               0.000 altera_reserved_tck 
    Info (332119):     0.393               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.412               0.000 hse 
    Info (332119):     0.426               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 25.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    25.128               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    96.341               0.000 jtag_tck 
    Info (332119):    96.451               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.453               0.000 altera_reserved_tck 
    Info (332119):     2.667               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.122               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 12.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.180               0.000 hse 
    Info (332119):    15.325               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.568               0.000 altera_reserved_tck 
    Info (332119):    99.641               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.220 ns
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 25.000 found on PLL node: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 8.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.475               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    23.384               0.000 hse 
    Info (332119):    44.973               0.000 altera_reserved_tck 
    Info (332119):    97.791               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.340               0.000 altera_reserved_tck 
    Info (332119):     0.341               0.000 hse 
    Info (332119):     0.368               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 25.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    25.904               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    96.718               0.000 jtag_tck 
    Info (332119):    96.834               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.297               0.000 altera_reserved_tck 
    Info (332119):     2.230               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.629               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 12.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.190               0.000 hse 
    Info (332119):    15.302               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.436               0.000 altera_reserved_tck 
    Info (332119):    99.732               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.347 ns
Info: Analyzing Fast 1200mV -40C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 25.000 found on PLL node: u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 19.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.055               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.130               0.000 hse 
    Info (332119):    47.541               0.000 altera_reserved_tck 
    Info (332119):    99.379               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 altera_reserved_tck 
    Info (332119):     0.169               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.177               0.000 hse 
    Info (332119):     0.181               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 28.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    28.195               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    98.272               0.000 altera_reserved_tck 
    Info (332119):    98.762               0.000 jtag_tck 
Info (332146): Worst-case removal slack is 0.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.682               0.000 altera_reserved_tck 
    Info (332119):     1.291               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.496               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 11.763
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.763               0.000 hse 
    Info (332119):    15.367               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.459               0.000 altera_reserved_tck 
    Info (332119):    99.163               0.000 jtag_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.796 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1313 megabytes
    Info: Processing ended: Sun Sep 10 17:50:19 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:14
