Fitter report for DE2_115
Tue Feb 24 22:33:00 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Output Pin Default Load For Reported TCO
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Interconnect Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Tue Feb 24 22:33:00 2015     ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; DE2_115                                   ;
; Top-level Entity Name              ; DE2_115                                   ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE115F29C7                             ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 3,100 / 114,480 ( 3 % )                   ;
;     Total combinational functions  ; 2,815 / 114,480 ( 2 % )                   ;
;     Dedicated logic registers      ; 1,812 / 114,480 ( 2 % )                   ;
; Total registers                    ; 1812                                      ;
; Total pins                         ; 86 / 529 ( 16 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 1,702,336 / 3,981,312 ( 43 % )            ;
; Embedded Multiplier 9-bit elements ; 4 / 532 ( 1 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  12.3%      ;
+----------------------------+-------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; LCD_BLON      ; Missing drive strength ;
; LCD_EN        ; Missing drive strength ;
; LCD_ON        ; Missing drive strength ;
; LCD_RS        ; Missing drive strength ;
; LCD_RW        ; Missing drive strength ;
; VGA_B[0]      ; Missing drive strength ;
; VGA_B[1]      ; Missing drive strength ;
; VGA_B[2]      ; Missing drive strength ;
; VGA_B[3]      ; Missing drive strength ;
; VGA_B[4]      ; Missing drive strength ;
; VGA_B[5]      ; Missing drive strength ;
; VGA_B[6]      ; Missing drive strength ;
; VGA_B[7]      ; Missing drive strength ;
; VGA_BLANK_N   ; Missing drive strength ;
; VGA_CLK       ; Missing drive strength ;
; VGA_G[0]      ; Missing drive strength ;
; VGA_G[1]      ; Missing drive strength ;
; VGA_G[2]      ; Missing drive strength ;
; VGA_G[3]      ; Missing drive strength ;
; VGA_G[4]      ; Missing drive strength ;
; VGA_G[5]      ; Missing drive strength ;
; VGA_G[6]      ; Missing drive strength ;
; VGA_G[7]      ; Missing drive strength ;
; VGA_HS        ; Missing drive strength ;
; VGA_R[0]      ; Missing drive strength ;
; VGA_R[1]      ; Missing drive strength ;
; VGA_R[2]      ; Missing drive strength ;
; VGA_R[3]      ; Missing drive strength ;
; VGA_R[4]      ; Missing drive strength ;
; VGA_R[5]      ; Missing drive strength ;
; VGA_R[6]      ; Missing drive strength ;
; VGA_R[7]      ; Missing drive strength ;
; VGA_SYNC_N    ; Missing drive strength ;
; VGA_VS        ; Missing drive strength ;
; SRAM_ADDR[0]  ; Missing drive strength ;
; SRAM_ADDR[1]  ; Missing drive strength ;
; SRAM_ADDR[2]  ; Missing drive strength ;
; SRAM_ADDR[3]  ; Missing drive strength ;
; SRAM_ADDR[4]  ; Missing drive strength ;
; SRAM_ADDR[5]  ; Missing drive strength ;
; SRAM_ADDR[6]  ; Missing drive strength ;
; SRAM_ADDR[7]  ; Missing drive strength ;
; SRAM_ADDR[8]  ; Missing drive strength ;
; SRAM_ADDR[9]  ; Missing drive strength ;
; SRAM_ADDR[10] ; Missing drive strength ;
; SRAM_ADDR[11] ; Missing drive strength ;
; SRAM_ADDR[12] ; Missing drive strength ;
; SRAM_ADDR[13] ; Missing drive strength ;
; SRAM_ADDR[14] ; Missing drive strength ;
; SRAM_ADDR[15] ; Missing drive strength ;
; SRAM_ADDR[16] ; Missing drive strength ;
; SRAM_ADDR[17] ; Missing drive strength ;
; SRAM_ADDR[18] ; Missing drive strength ;
; SRAM_ADDR[19] ; Missing drive strength ;
; SRAM_CE_N     ; Missing drive strength ;
; SRAM_LB_N     ; Missing drive strength ;
; SRAM_OE_N     ; Missing drive strength ;
; SRAM_UB_N     ; Missing drive strength ;
; SRAM_WE_N     ; Missing drive strength ;
; LCD_DATA[0]   ; Missing drive strength ;
; LCD_DATA[1]   ; Missing drive strength ;
; LCD_DATA[2]   ; Missing drive strength ;
; LCD_DATA[3]   ; Missing drive strength ;
; LCD_DATA[4]   ; Missing drive strength ;
; LCD_DATA[5]   ; Missing drive strength ;
; LCD_DATA[6]   ; Missing drive strength ;
; LCD_DATA[7]   ; Missing drive strength ;
; SRAM_DQ[0]    ; Missing drive strength ;
; SRAM_DQ[1]    ; Missing drive strength ;
; SRAM_DQ[2]    ; Missing drive strength ;
; SRAM_DQ[3]    ; Missing drive strength ;
; SRAM_DQ[4]    ; Missing drive strength ;
; SRAM_DQ[5]    ; Missing drive strength ;
; SRAM_DQ[6]    ; Missing drive strength ;
; SRAM_DQ[7]    ; Missing drive strength ;
; SRAM_DQ[8]    ; Missing drive strength ;
; SRAM_DQ[9]    ; Missing drive strength ;
; SRAM_DQ[10]   ; Missing drive strength ;
; SRAM_DQ[11]   ; Missing drive strength ;
; SRAM_DQ[12]   ; Missing drive strength ;
; SRAM_DQ[13]   ; Missing drive strength ;
; SRAM_DQ[14]   ; Missing drive strength ;
; SRAM_DQ[15]   ; Missing drive strength ;
+---------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[0]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[0]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[1]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[1]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[2]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[2]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[3]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[3]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[4]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[4]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[5]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[5]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[6]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[6]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[7]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[7]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[8]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[8]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[9]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[9]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[10]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[10]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[11]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[11]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[12]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[12]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[13]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[13]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[14]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[14]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[15]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[15]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[16]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[17]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[18]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[19]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[20]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[21]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[22]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[23]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[24]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[25]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[26]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[27]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[28]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[29]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[30]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[31]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                             ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_bht_data[0]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_lah1:auto_generated|q_b[0]                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_bht_data[1]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_lah1:auto_generated|q_b[1]                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 5348 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 5348 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 5140    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 198     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/fei/lab2/DE2_115.pin.


+--------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                    ;
+---------------------------------------------+----------------------------------------------------+
; Resource                                    ; Usage                                              ;
+---------------------------------------------+----------------------------------------------------+
; Total logic elements                        ; 3,100 / 114,480 ( 3 % )                            ;
;     -- Combinational with no register       ; 1288                                               ;
;     -- Register only                        ; 285                                                ;
;     -- Combinational with a register        ; 1527                                               ;
;                                             ;                                                    ;
; Logic element usage by number of LUT inputs ;                                                    ;
;     -- 4 input functions                    ; 1382                                               ;
;     -- 3 input functions                    ; 1021                                               ;
;     -- <=2 input functions                  ; 412                                                ;
;     -- Register only                        ; 285                                                ;
;                                             ;                                                    ;
; Logic elements by mode                      ;                                                    ;
;     -- normal mode                          ; 2638                                               ;
;     -- arithmetic mode                      ; 177                                                ;
;                                             ;                                                    ;
; Total registers*                            ; 1,812 / 117,053 ( 2 % )                            ;
;     -- Dedicated logic registers            ; 1,812 / 114,480 ( 2 % )                            ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )                                  ;
;                                             ;                                                    ;
; Total LABs:  partially or completely used   ; 222 / 7,155 ( 3 % )                                ;
; User inserted logic elements                ; 0                                                  ;
; Virtual pins                                ; 0                                                  ;
; I/O pins                                    ; 86 / 529 ( 16 % )                                  ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )                                     ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                     ;
; Global signals                              ; 3                                                  ;
; M9Ks                                        ; 216 / 432 ( 50 % )                                 ;
; Total block memory bits                     ; 1,702,336 / 3,981,312 ( 43 % )                     ;
; Total block memory implementation bits      ; 1,990,656 / 3,981,312 ( 50 % )                     ;
; Embedded Multiplier 9-bit elements          ; 4 / 532 ( 1 % )                                    ;
; PLLs                                        ; 0 / 4 ( 0 % )                                      ;
; Global clocks                               ; 3 / 20 ( 15 % )                                    ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                    ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                      ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                      ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                      ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 3%                                       ;
; Peak interconnect usage (total/H/V)         ; 56% / 54% / 59%                                    ;
; Maximum fan-out node                        ; CLOCK_50~inputclkctrl                              ;
; Maximum fan-out                             ; 1881                                               ;
; Highest non-global fan-out signal           ; nios2processor:u0|nios2processor_cpu:cpu|A_stall~0 ;
; Highest non-global fan-out                  ; 699                                                ;
; Total fan-out                               ; 20758                                              ;
; Average fan-out                             ; 3.91                                               ;
+---------------------------------------------+----------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                    ; Low                            ;
;                                             ;                       ;                        ;                                ;
; Total logic elements                        ; 2970 / 114480 ( 2 % ) ; 130 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 1234                  ; 54                     ; 0                              ;
;     -- Register only                        ; 277                   ; 8                      ; 0                              ;
;     -- Combinational with a register        ; 1459                  ; 68                     ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                        ;                                ;
;     -- 4 input functions                    ; 1331                  ; 51                     ; 0                              ;
;     -- 3 input functions                    ; 975                   ; 46                     ; 0                              ;
;     -- <=2 input functions                  ; 387                   ; 25                     ; 0                              ;
;     -- Register only                        ; 277                   ; 8                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Logic elements by mode                      ;                       ;                        ;                                ;
;     -- normal mode                          ; 2520                  ; 118                    ; 0                              ;
;     -- arithmetic mode                      ; 173                   ; 4                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Total registers                             ; 1736                  ; 76                     ; 0                              ;
;     -- Dedicated logic registers            ; 1736 / 114480 ( 1 % ) ; 76 / 114480 ( < 1 % )  ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Total LABs:  partially or completely used   ; 210 / 7155 ( 2 % )    ; 13 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                        ;                                ;
; Virtual pins                                ; 0                     ; 0                      ; 0                              ;
; I/O pins                                    ; 86                    ; 0                      ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4 / 532 ( < 1 % )     ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 1702336               ; 0                      ; 0                              ;
; Total RAM block bits                        ; 1990656               ; 0                      ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 216 / 432 ( 50 % )    ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                        ;                                ;
; Connections                                 ;                       ;                        ;                                ;
;     -- Input Connections                    ; 282                   ; 117                    ; 0                              ;
;     -- Registered Input Connections         ; 126                   ; 84                     ; 0                              ;
;     -- Output Connections                   ; 233                   ; 166                    ; 0                              ;
;     -- Registered Output Connections        ; 4                     ; 165                    ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Internal Connections                        ;                       ;                        ;                                ;
;     -- Total Connections                    ; 20342                 ; 822                    ; 5                              ;
;     -- Registered Connections               ; 6158                  ; 588                    ; 0                              ;
;                                             ;                       ;                        ;                                ;
; External Connections                        ;                       ;                        ;                                ;
;     -- Top                                  ; 234                   ; 281                    ; 0                              ;
;     -- sld_hub:auto_hub                     ; 281                   ; 2                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Partition Interface                         ;                       ;                        ;                                ;
;     -- Input Ports                          ; 43                    ; 22                     ; 0                              ;
;     -- Output Ports                         ; 66                    ; 39                     ; 0                              ;
;     -- Bidir Ports                          ; 24                    ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Registered Ports                            ;                       ;                        ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                      ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                     ; 0                              ;
;                                             ;                       ;                        ;                                ;
; Port Connectivity                           ;                       ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 9                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 1                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 25                     ; 0                              ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK2_50 ; AG14  ; 3        ; 58           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CLOCK3_50 ; AG15  ; 4        ; 58           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CLOCK_50  ; Y2    ; 2        ; 0            ; 36           ; 14           ; 1881                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; LCD_BLON      ; L6    ; 1        ; 0            ; 47           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_EN        ; L4    ; 1        ; 0            ; 52           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_ON        ; L5    ; 1        ; 0            ; 58           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_RS        ; M2    ; 1        ; 0            ; 44           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_RW        ; M1    ; 1        ; 0            ; 44           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[0]  ; AB7   ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[10] ; AF2   ; 2        ; 0            ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[11] ; AD3   ; 2        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[12] ; AB4   ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[13] ; AC3   ; 2        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[14] ; AA4   ; 2        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[15] ; AB11  ; 3        ; 27           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[16] ; AC11  ; 3        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[17] ; AB9   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[18] ; AB8   ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[19] ; T8    ; 2        ; 0            ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[1]  ; AD7   ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[2]  ; AE7   ; 3        ; 20           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[3]  ; AC7   ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[4]  ; AB6   ; 2        ; 0            ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[5]  ; AE6   ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[6]  ; AB5   ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[7]  ; AC5   ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[8]  ; AF5   ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[9]  ; T7    ; 2        ; 0            ; 31           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_CE_N     ; AF8   ; 3        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_LB_N     ; AD4   ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_OE_N     ; AD5   ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_UB_N     ; AC4   ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_WE_N     ; AE8   ; 3        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_BLANK_N   ; F11   ; 8        ; 31           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[0]      ; B10   ; 8        ; 38           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[1]      ; A10   ; 8        ; 38           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[2]      ; C11   ; 8        ; 23           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[3]      ; B11   ; 8        ; 42           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[4]      ; A11   ; 8        ; 42           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[5]      ; C12   ; 8        ; 52           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[6]      ; D11   ; 8        ; 23           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[7]      ; D12   ; 8        ; 52           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_CLK       ; A12   ; 8        ; 47           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[0]      ; G8    ; 8        ; 11           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[1]      ; G11   ; 8        ; 25           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[2]      ; F8    ; 8        ; 11           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[3]      ; H12   ; 8        ; 25           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[4]      ; C8    ; 8        ; 16           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[5]      ; B8    ; 8        ; 16           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[6]      ; F10   ; 8        ; 20           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[7]      ; C9    ; 8        ; 23           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_HS        ; G13   ; 8        ; 38           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[0]      ; E12   ; 8        ; 33           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[1]      ; E11   ; 8        ; 31           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[2]      ; D10   ; 8        ; 35           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[3]      ; F12   ; 8        ; 33           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[4]      ; G10   ; 8        ; 20           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[5]      ; J12   ; 8        ; 40           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[6]      ; H8    ; 8        ; 11           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[7]      ; H10   ; 8        ; 20           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8        ; 35           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_VS        ; C13   ; 8        ; 54           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+
; LCD_DATA[0] ; L3    ; 1        ; 0            ; 52           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_DATA[1] ; L1    ; 1        ; 0            ; 44           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_DATA[2] ; L2    ; 1        ; 0            ; 44           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_DATA[3] ; K7    ; 1        ; 0            ; 49           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_DATA[4] ; K1    ; 1        ; 0            ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_DATA[5] ; K2    ; 1        ; 0            ; 55           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_DATA[6] ; M3    ; 1        ; 0            ; 51           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_DATA[7] ; M5    ; 1        ; 0            ; 47           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[0]  ; AH3   ; 3        ; 5            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[10] ; AE2   ; 2        ; 0            ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[11] ; AE1   ; 2        ; 0            ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[12] ; AE3   ; 2        ; 0            ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[13] ; AE4   ; 3        ; 3            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[14] ; AF3   ; 3        ; 7            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[15] ; AG3   ; 3        ; 3            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[1]  ; AF4   ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[2]  ; AG4   ; 3        ; 9            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[3]  ; AH4   ; 3        ; 9            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[4]  ; AF6   ; 3        ; 7            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[5]  ; AG6   ; 3        ; 11           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[6]  ; AH6   ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[7]  ; AF7   ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[8]  ; AD1   ; 2        ; 0            ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_DQ[9]  ; AD2   ; 2        ; 0            ; 22           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; C12      ; DIFFIO_T29n, PADD16                      ; Use as regular IO        ; VGA_B[5]                ; Dual Purpose Pin          ;
; D12      ; DIFFIO_T29p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; VGA_B[7]                ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, DATA2                       ; Use as regular IO        ; VGA_B[4]                ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, DATA3                       ; Use as regular IO        ; VGA_B[3]                ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T23n, PADD18                      ; Use as regular IO        ; VGA_B[1]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T23p, DATA4                       ; Use as regular IO        ; VGA_B[0]                ; Dual Purpose Pin          ;
; G13      ; DIFFIO_T22n, PADD19                      ; Use as regular IO        ; VGA_HS                  ; Dual Purpose Pin          ;
; E12      ; DIFFIO_T20n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; VGA_R[0]                ; Dual Purpose Pin          ;
; F12      ; DIFFIO_T20p, DATA13                      ; Use as regular IO        ; VGA_R[3]                ; Dual Purpose Pin          ;
; C11      ; DIFFIO_T15n, DATA7                       ; Use as regular IO        ; VGA_B[2]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 17 / 56 ( 30 % ) ; 3.3V          ; --           ;
; 2        ; 17 / 63 ( 27 % ) ; 3.3V          ; --           ;
; 3        ; 26 / 73 ( 36 % ) ; 3.3V          ; --           ;
; 4        ; 1 / 71 ( 1 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 65 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 1 / 58 ( 2 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 72 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 29 / 71 ( 41 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; VGA_B[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 487        ; 8        ; VGA_B[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 482        ; 8        ; VGA_CLK                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; SRAM_ADDR[14]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; SRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB5      ; 127        ; 2        ; SRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB6      ; 126        ; 2        ; SRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB7      ; 152        ; 3        ; SRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 148        ; 3        ; SRAM_ADDR[18]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 147        ; 3        ; SRAM_ADDR[17]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; SRAM_ADDR[15]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; SRAM_ADDR[13]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC4      ; 125        ; 2        ; SRAM_UB_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC5      ; 124        ; 2        ; SRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; SRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; SRAM_ADDR[16]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; SRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD2      ; 97         ; 2        ; SRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD3      ; 96         ; 2        ; SRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD4      ; 130        ; 3        ; SRAM_LB_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD5      ; 128        ; 3        ; SRAM_OE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; SRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; SRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE2      ; 105        ; 2        ; SRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE3      ; 122        ; 2        ; SRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE4      ; 132        ; 3        ; SRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; SRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE7      ; 158        ; 3        ; SRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE8      ; 161        ; 3        ; SRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; SRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF3      ; 138        ; 3        ; SRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF4      ; 131        ; 3        ; SRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF5      ; 136        ; 3        ; SRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF6      ; 139        ; 3        ; SRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF7      ; 159        ; 3        ; SRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF8      ; 162        ; 3        ; SRAM_CE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; SRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG4      ; 141        ; 3        ; SRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; SRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; CLOCK2_50                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG15     ; 201        ; 4        ; CLOCK3_50                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; SRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH4      ; 142        ; 3        ; SRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; SRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; VGA_G[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; VGA_B[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 488        ; 8        ; VGA_B[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; VGA_G[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 510        ; 8        ; VGA_G[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 495        ; 8        ; VGA_SYNC_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 508        ; 8        ; VGA_B[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 478        ; 8        ; VGA_B[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 474        ; 8        ; VGA_VS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; VGA_R[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 509        ; 8        ; VGA_B[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 479        ; 8        ; VGA_B[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; VGA_R[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 497        ; 8        ; VGA_R[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; VGA_G[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; VGA_G[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 500        ; 8        ; VGA_BLANK_N                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 498        ; 8        ; VGA_R[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; VGA_G[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 513        ; 8        ; VGA_R[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 506        ; 8        ; VGA_G[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 493        ; 8        ; VGA_HS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ; 529        ; 8        ; VGA_R[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; VGA_R[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; VGA_G[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; VGA_R[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; LCD_DATA[4]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 27         ; 1        ; LCD_DATA[5]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; LCD_DATA[3]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; LCD_DATA[1]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 48         ; 1        ; LCD_DATA[2]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 32         ; 1        ; LCD_DATA[0]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 31         ; 1        ; LCD_EN                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ; 21         ; 1        ; LCD_ON                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L6       ; 43         ; 1        ; LCD_BLON                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; LCD_RW                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 50         ; 1        ; LCD_RS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 34         ; 1        ; LCD_DATA[6]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; LCD_DATA[7]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; SRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 100        ; 2        ; SRAM_ADDR[19]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                                                                  ; 3100 (2)    ; 1812 (0)                  ; 0 (0)         ; 1702336     ; 216  ; 4            ; 0       ; 2         ; 86   ; 0            ; 1288 (2)     ; 285 (0)           ; 1527 (0)         ; |DE2_115                                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |nios2processor:u0|                                                                                                    ; 2968 (0)    ; 1736 (0)                  ; 0 (0)         ; 1702336     ; 216  ; 4            ; 0       ; 2         ; 0    ; 0            ; 1232 (0)     ; 277 (0)           ; 1459 (0)         ; |DE2_115|nios2processor:u0                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |DE2_115|nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ;              ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE2_115|nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                ;              ;
;       |altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE2_115|nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                        ;              ;
;       |altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |DE2_115|nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                  ;              ;
;       |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                           ;              ;
;       |altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                       ;              ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                   ; 42 (42)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 37 (37)          ; |DE2_115|nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                     ;              ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                             ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; |DE2_115|nios2processor:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_slave_translator:lcd_0_control_slave_translator|                                                     ; 25 (25)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 16 (16)          ; |DE2_115|nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator                                                                                                                                                                                                                                                                       ;              ;
;       |altera_merlin_slave_translator:memory_s1_translator|                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_115|nios2processor:u0|altera_merlin_slave_translator:memory_s1_translator                                                                                                                                                                                                                                                                                 ;              ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                                         ; 76 (76)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 47 (47)          ; |DE2_115|nios2processor:u0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                           ;              ;
;       |altera_merlin_traffic_limiter:limiter|                                                                             ; 45 (45)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 39 (39)          ; |DE2_115|nios2processor:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                               ;              ;
;       |altera_reset_controller:rst_controller|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE2_115|nios2processor:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                              ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE2_115|nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ;              ;
;       |nios2processor_addr_router:addr_router|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE2_115|nios2processor:u0|nios2processor_addr_router:addr_router                                                                                                                                                                                                                                                                                              ;              ;
;       |nios2processor_addr_router_001:addr_router_001|                                                                    ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 5 (5)            ; |DE2_115|nios2processor:u0|nios2processor_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2processor_cmd_xbar_demux:cmd_xbar_demux|                                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                        ;              ;
;       |nios2processor_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                              ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                ;              ;
;       |nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|                                                                      ; 63 (60)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (53)      ; 1 (0)             ; 8 (5)            ; |DE2_115|nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                        ;              ;
;          |altera_merlin_arbitrator:arb|                                                                                   ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |DE2_115|nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                           ;              ;
;       |nios2processor_cmd_xbar_mux:cmd_xbar_mux|                                                                          ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (44)      ; 0 (0)             ; 9 (6)            ; |DE2_115|nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_arbitrator:arb|                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE2_115|nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                               ;              ;
;       |nios2processor_cpu:cpu|                                                                                            ; 2361 (2016) ; 1505 (1322)               ; 0 (0)         ; 62912       ; 14   ; 4            ; 0       ; 2         ; 0    ; 0            ; 828 (693)    ; 260 (217)         ; 1273 (1106)      ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu                                                                                                                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:Add17|                                                                                              ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17                                                                                                                                                                                                                                                                                            ;              ;
;             |add_sub_qvi:auto_generated|                                                                                  ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                 ;              ;
;          |nios2processor_cpu_bht_module:nios2processor_cpu_bht|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht                                                                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                               ;              ;
;                |altsyncram_lah1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_lah1:auto_generated                                                                                                                                                                                                ;              ;
;          |nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ;              ;
;                |altsyncram_kdf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                        ;              ;
;          |nios2processor_cpu_dc_tag_module:nios2processor_cpu_dc_tag|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_tag_module:nios2processor_cpu_dc_tag                                                                                                                                                                                                                                                   ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_tag_module:nios2processor_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ;              ;
;                |altsyncram_5vg1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_tag_module:nios2processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5vg1:auto_generated                                                                                                                                                                                          ;              ;
;          |nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim                                                                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;              ;
;                |altsyncram_r3d1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                    ;              ;
;          |nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|                                                   ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ;              ;
;                |altsyncram_cjd1:auto_generated|                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                        ;              ;
;          |nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag                                                                                                                                                                                                                                                   ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ;              ;
;                |altsyncram_2nh1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated                                                                                                                                                                                          ;              ;
;          |nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell                                                                                                                                                                                                                                                ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                             ;              ;
;                |mult_add_mgr2:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                                                                                ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                        ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                             ;              ;
;                |mult_add_ogr2:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                                                                                ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                        ;              ;
;          |nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|                                                  ; 268 (28)    ; 182 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 43 (0)            ; 167 (28)         ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci                                                                                                                                                                                                                                                ;              ;
;             |nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|               ; 137 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 43 (0)            ; 53 (0)           ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper                                                                                                                                                  ;              ;
;                |nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|              ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (37)           ; 10 (8)           ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|                    ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:nios2processor_cpu_jtag_debug_module_phy|                                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2processor_cpu_jtag_debug_module_phy                                                                                  ;              ;
;             |nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|                                 ; 11 (11)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 3 (3)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg                                                                                                                                                                    ;              ;
;             |nios2processor_cpu_nios2_oci_break:the_nios2processor_cpu_nios2_oci_break|                                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_break:the_nios2processor_cpu_nios2_oci_break                                                                                                                                                                      ;              ;
;             |nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|                                   ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug                                                                                                                                                                      ;              ;
;             |nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|                                         ; 54 (54)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 45 (45)          ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem                                                                                                                                                                            ;              ;
;                |nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_pm82:auto_generated|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated          ;              ;
;          |nios2processor_cpu_register_bank_a_module:nios2processor_cpu_register_bank_a|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_a_module:nios2processor_cpu_register_bank_a                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_a_module:nios2processor_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ;              ;
;                |altsyncram_log1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_a_module:nios2processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_log1:auto_generated                                                                                                                                                                        ;              ;
;          |nios2processor_cpu_register_bank_b_module:nios2processor_cpu_register_bank_b|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_b_module:nios2processor_cpu_register_bank_b                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_b_module:nios2processor_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ;              ;
;                |altsyncram_mog1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_b_module:nios2processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mog1:auto_generated                                                                                                                                                                        ;              ;
;          |nios2processor_cpu_test_bench:the_nios2processor_cpu_test_bench|                                                ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_test_bench:the_nios2processor_cpu_test_bench                                                                                                                                                                                                                                              ;              ;
;       |nios2processor_jtag_uart:jtag_uart|                                                                                ; 152 (39)    ; 99 (13)                   ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (16)      ; 14 (2)            ; 95 (20)          ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                  ;              ;
;          |alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|                                                   ; 63 (63)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 12 (12)           ; 35 (35)          ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                     ;              ;
;          |nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r                                                                                                                                                                                                                          ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                             ;              ;
;                |scfifo_jr21:auto_generated|                                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                  ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                             ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                     ;              ;
;                         |cntr_do7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                       ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                             ;              ;
;                      |dpram_nl21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                          ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                              ;              ;
;          |nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w                                                                                                                                                                                                                          ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                             ;              ;
;                |scfifo_jr21:auto_generated|                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                  ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                             ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                     ;              ;
;                         |cntr_do7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                       ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                             ;              ;
;                      |dpram_nl21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                          ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                              ;              ;
;       |nios2processor_lcd_0:lcd_0|                                                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_115|nios2processor:u0|nios2processor_lcd_0:lcd_0                                                                                                                                                                                                                                                                                                          ;              ;
;       |nios2processor_memory:memory|                                                                                      ; 171 (1)     ; 3 (0)                     ; 0 (0)         ; 1638400     ; 200  ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (1)      ; 0 (0)             ; 3 (0)            ; |DE2_115|nios2processor:u0|nios2processor_memory:memory                                                                                                                                                                                                                                                                                                        ;              ;
;          |altsyncram:the_altsyncram|                                                                                      ; 170 (0)     ; 3 (0)                     ; 0 (0)         ; 1638400     ; 200  ; 0            ; 0       ; 0         ; 0    ; 0            ; 167 (0)      ; 0 (0)             ; 3 (0)            ; |DE2_115|nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                              ;              ;
;             |altsyncram_8eb1:auto_generated|                                                                              ; 170 (3)     ; 3 (3)                     ; 0 (0)         ; 1638400     ; 200  ; 0            ; 0       ; 0         ; 0    ; 0            ; 167 (0)      ; 0 (0)             ; 3 (3)            ; |DE2_115|nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated                                                                                                                                                                                                                                               ;              ;
;                |decode_qsa:decode3|                                                                                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3                                                                                                                                                                                                                            ;              ;
;                |mux_nob:mux2|                                                                                             ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 0 (0)            ; |DE2_115|nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|mux_nob:mux2                                                                                                                                                                                                                                  ;              ;
;       |nios2processor_rsp_xbar_demux:rsp_xbar_demux_001|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_115|nios2processor:u0|nios2processor_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                    ;              ;
;       |nios2processor_rsp_xbar_demux:rsp_xbar_demux|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_115|nios2processor:u0|nios2processor_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                        ;              ;
;       |nios2processor_rsp_xbar_mux:rsp_xbar_mux|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_115|nios2processor:u0|nios2processor_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                            ;              ;
;       |nios2processor_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |DE2_115|nios2processor:u0|nios2processor_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                    ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 130 (86)    ; 76 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (38)      ; 8 (8)             ; 68 (43)          ; |DE2_115|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                           ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |DE2_115|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                              ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |DE2_115|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                            ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK2_50     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK3_50     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_BLON      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_EN        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_ON        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RW        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLANK_N   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_CLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_SYNC_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_CE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_LB_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_OE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_UB_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[0]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[1]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[2]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[3]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[4]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[5]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[6]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[7]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[9]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[10]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLOCK2_50           ;                   ;         ;
; CLOCK3_50           ;                   ;         ;
; LCD_DATA[0]         ;                   ;         ;
; LCD_DATA[1]         ;                   ;         ;
; LCD_DATA[2]         ;                   ;         ;
; LCD_DATA[3]         ;                   ;         ;
; LCD_DATA[4]         ;                   ;         ;
; LCD_DATA[5]         ;                   ;         ;
; LCD_DATA[6]         ;                   ;         ;
; LCD_DATA[7]         ;                   ;         ;
; SRAM_DQ[0]          ;                   ;         ;
; SRAM_DQ[1]          ;                   ;         ;
; SRAM_DQ[2]          ;                   ;         ;
; SRAM_DQ[3]          ;                   ;         ;
; SRAM_DQ[4]          ;                   ;         ;
; SRAM_DQ[5]          ;                   ;         ;
; SRAM_DQ[6]          ;                   ;         ;
; SRAM_DQ[7]          ;                   ;         ;
; SRAM_DQ[8]          ;                   ;         ;
; SRAM_DQ[9]          ;                   ;         ;
; SRAM_DQ[10]         ;                   ;         ;
; SRAM_DQ[11]         ;                   ;         ;
; SRAM_DQ[12]         ;                   ;         ;
; SRAM_DQ[13]         ;                   ;         ;
; SRAM_DQ[14]         ;                   ;         ;
; SRAM_DQ[15]         ;                   ;         ;
; CLOCK_50            ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                      ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                  ; PIN_Y2             ; 1873    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                              ; JTAG_X1_Y37_N0     ; 159     ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                              ; JTAG_X1_Y37_N0     ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                            ; LCCOMB_X59_Y37_N18 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                        ; LCCOMB_X58_Y37_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[1]~14                                                                                                                                                                                                                ; LCCOMB_X58_Y38_N0  ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|save_dest_id~2                                                                                                                                                                                                                                                ; LCCOMB_X59_Y37_N14 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter|save_dest_id~1                                                                                                                                                                                                                                                    ; LCCOMB_X58_Y36_N6  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; FF_X52_Y40_N15     ; 1520    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                         ; LCCOMB_X59_Y36_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~4                                                                                                                                                                                                                                             ; LCCOMB_X59_Y36_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                             ; LCCOMB_X60_Y37_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                                                                                                                   ; LCCOMB_X60_Y36_N18 ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                 ; LCCOMB_X60_Y36_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[0]~1                                                                                                                                                                                                                                                            ; LCCOMB_X59_Y42_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                            ; LCCOMB_X61_Y42_N10 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                            ; LCCOMB_X61_Y41_N0  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_en                                                                                                                                                                                                                                                                       ; LCCOMB_X59_Y42_N14 ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                      ; LCCOMB_X59_Y40_N8  ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                          ; LCCOMB_X62_Y38_N16 ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[1]~2                                                                                                                                                                                                                                                            ; LCCOMB_X62_Y38_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                       ; FF_X62_Y45_N7      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                              ; FF_X61_Y45_N9      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                            ; FF_X61_Y44_N27     ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                   ; FF_X60_Y45_N13     ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_stall_d3                                                                                                                                                                                                                                                                   ; FF_X76_Y41_N25     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                          ; LCCOMB_X61_Y42_N14 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_stall~0                                                                                                                                                                                                                                                                        ; LCCOMB_X62_Y42_N16 ; 699     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                              ; FF_X75_Y43_N11     ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|Add8~5                                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y40_N2  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                           ; FF_X74_Y39_N21     ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ic_fill_starting~1                                                                                                                                                                                                                                                             ; LCCOMB_X75_Y40_N30 ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                                                                     ; LCCOMB_X67_Y42_N8  ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                          ; FF_X68_Y39_N13     ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                          ; FF_X68_Y42_N15     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|F_stall                                                                                                                                                                                                                                                                          ; LCCOMB_X74_Y43_N26 ; 153     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y39_N22 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                     ; LCCOMB_X69_Y39_N6  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                ; FF_X66_Y37_N29     ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                     ; FF_X69_Y39_N19     ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[3]                                                                                                                                                                                                                                                                      ; FF_X69_Y40_N7      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|always132~0                                                                                                                                                                                                                                                                      ; LCCOMB_X62_Y42_N10 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_offset_field[2]~0                                                                                                                                                                                                                                                      ; LCCOMB_X59_Y38_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[29]~27                                                                                                                                                                                                                                                               ; LCCOMB_X59_Y40_N30 ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                               ; LCCOMB_X61_Y42_N18 ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                ; LCCOMB_X66_Y45_N0  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                               ; FF_X57_Y37_N3      ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                           ; LCCOMB_X58_Y36_N18 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                           ; LCCOMB_X68_Y40_N8  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                            ; LCCOMB_X68_Y40_N2  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                                                      ; LCCOMB_X68_Y41_N16 ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wraddress[0]~5                                                                                                                                                                                                                                                            ; LCCOMB_X68_Y41_N14 ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                      ; LCCOMB_X68_Y40_N6  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                             ; LCCOMB_X74_Y43_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jxuir                    ; FF_X54_Y36_N7      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X53_Y40_N26 ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X50_Y37_N20 ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X50_Y37_N8  ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X50_Y37_N10 ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X54_Y36_N9      ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[1]~13                       ; LCCOMB_X54_Y36_N12 ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33]~30                      ; LCCOMB_X52_Y36_N22 ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[36]~21                      ; LCCOMB_X54_Y36_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2processor_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                  ; LCCOMB_X54_Y36_N18 ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2processor_cpu_jtag_debug_module_phy|virtual_state_uir~0                                  ; LCCOMB_X54_Y36_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                        ; LCCOMB_X53_Y40_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                  ; LCCOMB_X52_Y40_N4  ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[18]~14                                                                                                                                 ; LCCOMB_X52_Y40_N0  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonWr                                                                                                                                          ; FF_X52_Y40_N29     ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|comb~1                                                                                                                                         ; LCCOMB_X55_Y36_N2  ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                 ; LCCOMB_X54_Y41_N4  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write~0                                                                                                                                                                                            ; LCCOMB_X49_Y42_N24 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                           ; LCCOMB_X49_Y41_N26 ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                         ; LCCOMB_X49_Y42_N0  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                            ; LCCOMB_X58_Y39_N4  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                              ; FF_X54_Y41_N25     ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                             ; LCCOMB_X54_Y41_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                     ; LCCOMB_X53_Y42_N8  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                     ; LCCOMB_X52_Y41_N0  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                              ; LCCOMB_X54_Y41_N0  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                               ; FF_X58_Y39_N27     ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                             ; LCCOMB_X52_Y42_N6  ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1849w[3]                                                                                                                                                                                ; LCCOMB_X58_Y35_N30 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1866w[3]                                                                                                                                                                                ; LCCOMB_X58_Y35_N24 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1876w[3]                                                                                                                                                                                ; LCCOMB_X58_Y35_N28 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1886w[3]                                                                                                                                                                                ; LCCOMB_X58_Y35_N16 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1896w[3]                                                                                                                                                                                ; LCCOMB_X58_Y35_N6  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1906w[3]                                                                                                                                                                                ; LCCOMB_X58_Y35_N26 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1916w[3]                                                                                                                                                                                ; LCCOMB_X58_Y35_N20 ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                  ; FF_X48_Y36_N9      ; 68      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~5                                                                                                                                                                                                                                                                                          ; LCCOMB_X47_Y36_N30 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][0]~12                                                                                                                                                                                                                                                                                         ; LCCOMB_X47_Y36_N6  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                                                                                                            ; LCCOMB_X48_Y36_N12 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                                                                                                                                                               ; LCCOMB_X46_Y36_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                                   ; LCCOMB_X47_Y36_N2  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                                                   ; LCCOMB_X47_Y36_N22 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~7                                                                                                                                                                                                                                                                     ; LCCOMB_X42_Y37_N8  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10                                                                                                                                                                                                                                                               ; LCCOMB_X43_Y37_N2  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                                                                                                               ; LCCOMB_X43_Y37_N4  ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                       ; FF_X46_Y35_N7      ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                      ; FF_X46_Y36_N1      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                       ; FF_X46_Y36_N25     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                       ; FF_X45_Y36_N19     ; 41      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                       ; FF_X45_Y36_N9      ; 11      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                ; LCCOMB_X46_Y36_N2  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                      ; FF_X46_Y35_N21     ; 27      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                        ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                    ; PIN_Y2         ; 1873    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                ; JTAG_X1_Y37_N0 ; 159     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X52_Y40_N15 ; 1520    ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2processor:u0|nios2processor_cpu:cpu|A_stall~0                                                                                                                                                                                                                                                                        ; 699     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[48]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                               ; 200     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[50]                                                                                                                                                                                                                                               ; 192     ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[49]                                                                                                                                                                                                                                               ; 192     ;
; nios2processor:u0|nios2processor_cpu:cpu|F_stall                                                                                                                                                                                                                                                                          ; 154     ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|address_reg_a[1]                                                                                                                                                                                                  ; 112     ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|address_reg_a[0]                                                                                                                                                                                                  ; 112     ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_stall                                                                                                                                                                                                                                                                      ; 74      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                  ; 68      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                             ; 59      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                 ; 56      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                 ; 54      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[32]                                                                                                                                                                                                                                               ; 50      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[34]                                                                                                                                                                                                                                               ; 50      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[35]                                                                                                                                                                                                                                               ; 50      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[33]                                                                                                                                                                                                                                               ; 50      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[31]~1                                                                                                                                                                                                                                                                     ; 48      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[31]~0                                                                                                                                                                                                                                                                     ; 48      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_src2_reg[20]~9                                                                                                                                                                                                                                                                 ; 48      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_src2_reg[20]~8                                                                                                                                                                                                                                                                 ; 48      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_logic                                                                                                                                                                                                                                                                     ; 45      ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[5]~7                                                                                                                                                                                                                                                                        ; 44      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                   ; 44      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                     ; 44      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_src2_hazard_E                                                                                                                                                                                                                                                                  ; 43      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_valid_st_bypass_hit                                                                                                                                                                                                                                                         ; 42      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                            ; 41      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                       ; 41      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_en_d1                                                                                                                                                                                                                                                                          ; 41      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                   ; 40      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2processor_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                  ; 39      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                 ; 37      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                       ; 34      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                                              ; 34      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                          ; 34      ;
; nios2processor:u0|nios2processor_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                           ; 34      ;
; nios2processor:u0|nios2processor_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                           ; 34      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                                                                                                                   ; 34      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 34      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                                                                                                                                 ; 34      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                           ; 33      ;
; nios2processor:u0|nios2processor_rsp_xbar_demux:rsp_xbar_demux|src0_valid~0                                                                                                                                                                                                                                               ; 33      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                    ; 33      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[3]                                                                                                                                                                                                                                                                      ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]                                                                                                                                                                                                                                                                      ; 32      ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1896w[3]                                                                                                                                                                                ; 32      ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1906w[3]                                                                                                                                                                                ; 32      ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1886w[3]                                                                                                                                                                                ; 32      ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1849w[3]                                                                                                                                                                                ; 32      ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1876w[3]                                                                                                                                                                                ; 32      ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1866w[3]                                                                                                                                                                                ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[4]                                                                                                                                                                                                                                                                      ; 32      ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|address_reg_a[2]                                                                                                                                                                                                  ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_fill_bit                                                                                                                                                                                                                                                                   ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_mem                                                                                                                                                                                                                                                                       ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                          ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_stall_d3                                                                                                                                                                                                                                                                   ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                                                   ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[26]~45                                                                                                                                                                                                                                                      ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ctrl_hi_imm16                                                                                                                                                                                                                                                                  ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                    ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                    ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|Add8~5                                                                                                                                                                                                                                                                           ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|Add8~3                                                                                                                                                                                                                                                                           ; 32      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|oci_reg_readdata~0                                                                                                                     ; 31      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                      ; 29      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                          ; 29      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                  ; 29      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_bypass_pending                                                                                                                                                                                                                                                             ; 28      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                      ; 27      ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[13]~1                                                                                                                                                                                                                                                                       ; 27      ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[13]~0                                                                                                                                                                                                                                                                       ; 27      ;
; nios2processor:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                         ; 27      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                            ; 26      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                             ; 26      ;
; nios2processor:u0|nios2processor_rsp_xbar_demux:rsp_xbar_demux|src1_valid~0                                                                                                                                                                                                                                               ; 26      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                  ; 25      ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[29]~27                                                                                                                                                                                                                                                               ; 24      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[26]~1                                                                                                                                                                                                                                                       ; 24      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_data_ram_ld_align_fill_bit                                                                                                                                                                                                                                                     ; 24      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                         ; 24      ;
; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; 24      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                                                                     ; 23      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                          ; 22      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                         ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                              ; 21      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ic_fill_starting~1                                                                                                                                                                                                                                                             ; 21      ;
; nios2processor:u0|nios2processor_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; 21      ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                           ; 21      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                           ; 20      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                         ; 20      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                         ; 20      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                    ; 20      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_crst                                                                                                                                                                                                                                                                      ; 19      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_exception                                                                                                                                                                                                                                                                 ; 19      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                                                             ; 19      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                             ; 19      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_retaddr                                                                                                                                                                                                                                                                   ; 19      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_break                                                                                                                                                                                                                                                                     ; 19      ;
; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                              ; 19      ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                                 ; 19      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_jmp_indirect                                                                                                                                                                                                                                                              ; 18      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                 ; 18      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33]~30                      ; 18      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                         ; 18      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                          ; 18      ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                        ; 18      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_slow_ld_data_sign_bit~2                                                                                                                                                                                                                                                        ; 17      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                      ; 17      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                         ; 17      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                  ; 17      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                              ; 16      ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                               ; 16      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[12]~0                                                                                                                                                                                                                                                       ; 16      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr~28                          ; 16      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                       ; 16      ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                              ; 16      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                                                                   ; 16      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                       ; 15      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_src2[30]~8                                                                                                                                                                                                                                                                     ; 15      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                          ; 15      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                                                          ; 15      ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field_nxt~0                                                                                                                                                                                                                                                        ; 15      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                   ; 15      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 15      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                            ; 14      ;
; nios2processor:u0|nios2processor_cpu:cpu|Equal171~1                                                                                                                                                                                                                                                                       ; 14      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                          ; 14      ;
; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                                               ; 14      ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                             ; 14      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_src2_imm[30]~11                                                                                                                                                                                                                                                                ; 13      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                          ; 13      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                          ; 13      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[1]                                                                                                                                                                                                                                                                          ; 13      ;
; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; 13      ;
; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; 13      ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[1]~13                       ; 13      ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                              ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                      ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                         ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                         ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[0]~12                                                                                                                                                                                                                                                       ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[0]~11                                                                                                                                                                                                                                                       ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_starting_d1                                                                                                                                                                                                                                                            ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                          ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                          ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[5]                                                                                                                                                                                                                                                                          ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[0]~26                                                                                                                                                                                                                                                                ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                  ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                  ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                  ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                                                                  ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                  ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                 ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                        ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                        ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                        ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                        ; 12      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                       ; 11      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                 ; 11      ;
; nios2processor:u0|nios2processor_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                               ; 11      ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                          ; 11      ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                              ; 11      ;
; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                               ; 11      ;
; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                               ; 11      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_starting~0                                                                                                                                                                                                                                                             ; 11      ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; 11      ;
; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                            ; 10      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                              ; 10      ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                              ; 10      ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                              ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                   ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                                                                                                       ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                                                       ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdatavalid_d1                                                                                                                                                                                                                                                               ; 10      ;
; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_dcache_management_done_nxt~0                                                                                                                                                                                                                                                ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_ld_st_bypass                                                                                                                                                                                                                                                              ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|always132~0                                                                                                                                                                                                                                                                      ; 10      ;
; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                  ; 10      ;
; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[1]~7                                                                                                                                                                                                                 ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                   ; 10      ;
; nios2processor:u0|nios2processor_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                              ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                        ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                                                                                                       ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[0]                                                                                                                                                                                                                                                                  ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                            ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                  ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                  ; 9       ;
; nios2processor:u0|nios2processor_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~1                                                                                                                                                                                                                                          ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                  ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                            ; 9       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_want_fill                                                                                                                                                                                                                                                                   ; 9       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; 9       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|decode_qsa:decode3|w_anode1916w[3]                                                                                                                                                                                ; 8       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[52]                                                                                                                                                                                                                                               ; 8       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[53]                                                                                                                                                                                                                                               ; 8       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_data[51]                                                                                                                                                                                                                                               ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                     ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                            ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_pass3                                                                                                                                                                                                                                                                      ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_sel_fill3                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_pass2                                                                                                                                                                                                                                                                      ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_sel_fill2                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_pass0                                                                                                                                                                                                                                                                      ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_sel_fill0                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_pass1                                                                                                                                                                                                                                                                      ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_sel_fill1                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_slow_ld_data_fill_bit                                                                                                                                                                                                                                                          ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|Equal276~0                                                                                                                                                                                                                                                                       ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                             ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                                                      ; 8       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write~0                                                                                                                                                                                            ; 8       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter|stage2_ready~0                                                                                                                                                                                                                                                    ; 8       ;
; nios2processor:u0|nios2processor_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~3                                                                                                                                                                                                                                          ; 8       ;
; nios2processor:u0|nios2processor_addr_router_001:addr_router_001|Equal2~5                                                                                                                                                                                                                                                 ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                 ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                  ; 8       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                            ; 8       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                             ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[1]                                                                                                                                                     ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[2]                                                                                                                                                     ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[0]                                                                                                                                                     ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[32]~64                                                                                                                                                                                                                   ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                     ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                     ; 8       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                  ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~31                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~30                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~29                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~28                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~27                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~26                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~25                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~24                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~23                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~22                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~21                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~20                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~19                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~18                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~17                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~16                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~15                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~14                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~13                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~12                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~11                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~10                                                                                                                                                                                                                                             ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~9                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~8                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~7                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~6                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~5                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~4                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~3                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~2                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~1                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~0                                                                                                                                                                                                                                              ; 7       ;
; nios2processor:u0|nios2processor_memory:memory|wren~0                                                                                                                                                                                                                                                                     ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_valid_st_bypass_hit_wr_en                                                                                                                                                                                                                                                   ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wraddress[0]~5                                                                                                                                                                                                                                                            ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                      ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|dc_tag_wr_port_addr~0                                                                                                                                                                                                                                                            ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|Equal171~0                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                  ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                           ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                   ; 7       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|suppress~2                                                                                                                                                                                                                                                    ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                 ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                 ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[14]                                                                                                                                                                                                                                                                 ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                 ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[16]                                                                                                                                                                                                                                                                 ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[17]                                                                                                                                                                                                                                                                 ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                 ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[19]                                                                                                                                                                                                                                                                 ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[38]                                                                                                                                                                                                                                                   ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                   ; 7       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                                                        ; 7       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                         ; 7       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                  ; 7       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2processor_cpu_jtag_debug_module_phy|virtual_state_cdr                                    ; 7       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                              ; 6       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|save_dest_id~2                                                                                                                                                                                                                                                ; 6       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                     ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_shift_rot_left                                                                                                                                                                                                                                                            ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                      ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_tag_rd_addr_nxt[6]~27                                                                                                                                                                                                                                                       ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_tag_rd_addr_nxt[5]~23                                                                                                                                                                                                                                                       ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_tag_rd_addr_nxt[4]~19                                                                                                                                                                                                                                                       ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_tag_rd_addr_nxt[3]~15                                                                                                                                                                                                                                                       ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_tag_rd_addr_nxt[2]~11                                                                                                                                                                                                                                                       ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_tag_rd_addr_nxt[1]~7                                                                                                                                                                                                                                                        ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_tag_rd_addr_nxt[0]~3                                                                                                                                                                                                                                                        ; 6       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                     ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|Equal171~2                                                                                                                                                                                                                                                                       ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                          ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                  ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_valid~1                                                                                                                                                                                                                                                                        ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                             ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_issue                                                                                                                                                                                                                                                                          ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; 6       ;
; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[1]~14                                                                                                                                                                                                                ; 6       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                        ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                              ; 6       ;
; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]~0                                                                                                                                                                                                               ; 6       ;
; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                ; 6       ;
; nios2processor:u0|nios2processor_addr_router_001:addr_router_001|Equal0~4                                                                                                                                                                                                                                                 ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[5]                                                                                                                                                                                                                                                                   ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                   ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[7]                                                                                                                                                                                                                                                                   ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                                                   ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                   ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                                                  ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_valid                                                                                                                                                                                                                                                                          ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                ; 6       ;
; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                        ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                        ; 6       ;
; nios2processor:u0|nios2processor_addr_router_001:addr_router_001|Equal0~0                                                                                                                                                                                                                                                 ; 6       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                              ; 6       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                 ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[28]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[29]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[30]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[31]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[22]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[23]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[24]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[25]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[26]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[27]                                                                                                                                                    ; 6       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[1]~2                                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|irsr_reg[2]~0                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|irf_reg[2][0]~12                                                                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|irf_reg[1][0]~5                                                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                  ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ic_fill_starting~1_wirecell                                                                                                                                                                                                                                                    ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                   ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                   ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                   ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                           ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|Equal154~6                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|Equal0~3                                                                                                                               ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_data_rd_addr_nxt[2]~11                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_data_rd_addr_nxt[1]~7                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ic_data_rd_addr_nxt[0]~3                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_status_reg_pie                                                                                                                                                                                                                                                                 ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                   ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[20]~108                                                                                                                                                                                                                                                     ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[21]~105                                                                                                                                                                                                                                                     ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[22]~102                                                                                                                                                                                                                                                     ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[23]~99                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[24]~96                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[25]~93                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[26]~90                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[27]~87                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[28]~84                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[29]~81                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[30]~78                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[31]~75                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[11]~72                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[12]~69                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[13]~66                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[14]~63                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[15]~60                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[16]~57                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[17]~54                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[18]~51                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[19]~48                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                          ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[0]~44                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[1]~40                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                          ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[2]~36                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[3]~32                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[4]~28                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[5]~24                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[6]~20                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[7]~16                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[8]~10                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[9]~7                                                                                                                                                                                                                                                        ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_data_unfiltered[10]~4                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                            ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                             ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                          ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                          ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                   ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|Equal0~0                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|av_wr_data_transfer~0                                                                                                                                                                                                                                                            ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_starting~2                                                                                                                                                                                                                                                     ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_sel_data_master                                                                                                                                                                                                                                                                ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[15]                                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_addr_router:addr_router|Equal0~2                                                                                                                                                                                                                                                         ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                   ; 5       ;
; nios2processor:u0|altera_merlin_slave_translator:memory_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                           ; 5       ;
; nios2processor:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                      ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|Equal0~2                                                                                                                               ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                             ; 5       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                             ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                            ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|av_waitrequest~2                                                                                                                                                                                                                                                     ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                 ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[35]                  ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                               ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                              ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_slow_inst_sel                                                                                                                                                                                                                                                                  ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[2]~4                                                                                                                                                                                                                     ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                            ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                           ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                           ; 5       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[4]                                                                                                                                                                                                                                                           ; 5       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~7                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|node_ena_proc~0                                                                                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_rot                                                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_byte_en~2                                                                                                                                                                                                                                                              ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                               ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_iw[6]                                                                                                                                                                                                                                                                          ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                             ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_mask[3]                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_mask[4]                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_mask[5]                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_mask[6]                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_mask[7]                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_mask[0]                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_mask[1]                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_rot_mask[2]                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[23]                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dst_regnum_from_M[4]                                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dst_regnum_from_M[3]                                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dst_regnum_from_M[2]                                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dst_regnum_from_M[1]                                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dst_regnum_from_M[0]                                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                              ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[4]~12                                                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[3]~11                                                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_dst_regnum[0]~6                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_dst_regnum[2]~5                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_dst_regnum[3]~4                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_dst_regnum[4]~3                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_dst_regnum[4]~2                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_dst_regnum[1]~1                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[17]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|Equal154~2                                                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                            ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                              ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                        ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_en                                                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_br_result~1                                                                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_br_cond                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_op_div~4                                                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[1]~2                                                                                                                                                                                                                                                            ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                              ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[0]~1                                                                                                                                                                                                                                                            ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|av_rd_addr_accepted~0                                                                                                                                                                                                                                                            ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                              ; 4       ;
; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                        ; 4       ;
; nios2processor:u0|nios2processor_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                                                                               ; 4       ;
; nios2processor:u0|nios2processor_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~1                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[16]                                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[17]                                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[18]                                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[19]                                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                                                     ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_st_non_bypass                                                                                                                                                                                                                                                             ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                              ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_dc_hit                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|Equal209~1                                                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[13]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_byteenable_nxt[0]~0                                                                                                                                                                                                                                                            ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                          ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                          ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[0]                                                                                                                                                                                                                                                                          ; 4       ;
; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_begintransfer~1                                                                                                                                                                                                                      ; 4       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter|nonposted_cmd_accepted~0                                                                                                                                                                                                                                          ; 4       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter|response_accepted~0                                                                                                                                                                                                                                               ; 4       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                                     ; 4       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|nonposted_cmd_accepted                                                                                                                                                                                                                                        ; 4       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|response_accepted~2                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_st_bypass                                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|av_addr_accepted~0                                                                                                                                                                                                                                                               ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_offset_field_nxt[0]~0                                                                                                                                                                                                                                                  ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                             ; 4       ;
; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cmd_xbar_demux:cmd_xbar_demux|src0_valid~1                                                                                                                                                                                                                                               ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~1                                                                                                                                                                                                                                       ; 4       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write1                                                                                                                                                                                             ; 4       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_addr_router_001:addr_router_001|Equal2~1                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_addr_router_001:addr_router_001|Equal2~0                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                            ; 4       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2processor_cpu_jtag_debug_module_phy|virtual_state_uir~0                                  ; 4       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[23]                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[31]                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[7]                                                                                                                                                     ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[15]                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31]                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                 ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                         ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[11]~22                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[10]~20                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[9]~18                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[8]~16                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[7]~14                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[6]~12                                                                                                                                                                                                                    ; 4       ;
; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[3]                                                                                                                                                                                                                   ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[0]                                                                                                                                                                                                                                                           ; 4       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[1]                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~3                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|irf_reg[2][0]~11                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]~4                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|Equal3~0                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|Equal9~0                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[14]~37                                                                                                                                                                                                                                                                      ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~4                                                                                                                                                                                                                                             ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[4]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[5]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[6]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                             ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[3]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[16]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[17]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[18]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[11]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[19]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[4]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[20]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[12]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[5]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[13]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[21]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[6]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[22]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[14]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[8]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[9]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[10]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_byte_en[2]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[23]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_byte_en[1]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[15]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ienable_reg_irq0                                                                                                                                                                                                                                                               ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_crst                                                                                                                                                                                                                                                                      ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_exception                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_estatus_reg_pie                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_bstatus_reg_pie                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_iw[8]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_wrctl_inst                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_iw[7]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[2]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[3]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_st                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[16]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[18]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[27]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[29]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[21]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[22]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[24]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[25]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                           ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[7]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[15]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[26]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_ld8                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_dst_regnum[4]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_wr_dst_reg_from_E                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_dst_regnum[3]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_dst_regnum[0]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_dst_regnum[1]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[12]~18                                                                                                                                                                                                                                                                      ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[15]~15                                                                                                                                                                                                                                                                      ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[0]~13                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[5]~10                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_dst_regnum[4]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_dst_regnum[2]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_dst_regnum[3]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_dst_regnum[0]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_dst_regnum[1]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_wr_dst_reg~0                                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[2]~9                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_iw[1]~8                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_ctrl_implicit_dst_retaddr~8                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_ctrl_ignore_dst                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_wr_dst_reg~0                                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[1]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[2]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|Equal0~1                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[7]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[20]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[22]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[23]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[24]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[25]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[26]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[27]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[28]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[29]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[30]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[31]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[0]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[1]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_op_cmpge~0                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|Equal154~1                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_dcache_management_wr_en~0                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_ld_st_nxt~0                                                                                                                                                                                                                                                               ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_error                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[0]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[22]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[20]~29                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[21]~28                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[22]~27                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[23]~26                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[24]~25                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[25]~24                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[26]~23                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[30]~22                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[29]~21                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[28]~20                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[27]~19                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_logic_result[31]~18                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_bht_data[1]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_invalidate_i                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_br_pred_taken~0                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_data_depend~2                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[1]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[7]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[2]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[4]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|read_latency_shift_reg~0                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[3]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[5]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[6]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[7]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[8]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[9]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[10]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[11]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[12]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[13]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[14]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_alu_result[15]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_starting~1                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_dc_addr_wb_inv                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_hit                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_starting~0                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_last_transfer                                                                                                                                                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_valid~0                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_valid_from_D                                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[0]                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[59]                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter|save_dest_id~1                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_kill                                                                                                                                                                                                                                                                           ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[18]~14                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                             ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift~11                                                                                                                                                                                             ; 3       ;
; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~4                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_starting                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_ld_bypass                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|av_waitrequest_generated~3                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_ctrl_break                                                                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_op_eret~3                                                                                                                                                                                                                                                                      ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_iw[14]                                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|comb~2                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[34]                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|jdo[17]                  ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[45]                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[44]                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[43]                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[42]                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[41]                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[40]                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                             ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|src_data[39]                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonWr                                                                                                                                          ; 3       ;
; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_addr_router:addr_router|Equal0~1                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_addr_router:addr_router|Equal0~0                                                                                                                                                                                                                                                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_addr_router_001:addr_router_001|Equal0~3                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_addr_router_001:addr_router_001|Equal0~2                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write2                                                                                                                                                                                             ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                ; 3       ;
; nios2processor:u0|nios2processor_cmd_xbar_demux_001:cmd_xbar_demux_001|src2_valid~0                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_addr_router_001:addr_router_001|Equal0~1                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|ir[0]                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|enable_action_strobe     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|ir[1]                    ; 3       ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[15]                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                                  ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[29]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[12]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[13]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[16]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[17]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[18]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[19]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[20]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[21]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[22]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[24]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[25]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[26]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[27]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[28]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[29]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[30]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[16]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[1]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[2]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[3]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[4]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[5]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[6]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[8]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[9]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[10]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[11]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[12]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[13]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[14]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|q_b[0]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[5]                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[11]                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[9]~18                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[8]~16                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[7]~14                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[6]~12                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[5]~10                                                                                                                                                                                                                                                              ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[4]~8                                                                                                                                                                                                                                                               ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[3]~6                                                                                                                                                                                                                                                               ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[2]~4                                                                                                                                                                                                                                                               ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[1]~2                                                                                                                                                                                                                                                               ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|F_pc_plus_one[0]~0                                                                                                                                                                                                                                                               ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                                                                                                                                 ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[5]~10                                                                                                                                                                                                                    ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[4]~8                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[3]~6                                                                                                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                        ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                       ; 3       ;
; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                   ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                     ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35]                         ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                          ; 3       ;
; nios2processor:u0|nios2processor_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                          ; 3       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                            ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_lah1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; nios2processor_cpu_bht_ram.mif                 ; M9K_X64_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                                           ; M9K_X64_Y43_N0, M9K_X64_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_tag_module:nios2processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5vg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 11           ; 64           ; 11           ; yes                    ; no                      ; yes                    ; no                      ; 704     ; 64                          ; 11                          ; 64                          ; 11                          ; 704                 ; 1    ; nios2processor_cpu_dc_tag_ram.mif              ; M9K_X78_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                                           ; M9K_X64_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                           ; M9K_X78_Y42_N0, M9K_X78_Y41_N0, M9K_X64_Y42_N0, M9K_X78_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; nios2processor_cpu_ic_tag_ram.mif              ; M9K_X64_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; nios2processor_cpu_ociram_default_contents.mif ; M9K_X51_Y37_N0, M9K_X51_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_a_module:nios2processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_log1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; nios2processor_cpu_rf_ram_a.mif                ; M9K_X64_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_b_module:nios2processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mog1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; nios2processor_cpu_rf_ram_b.mif                ; M9K_X64_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                           ; M9K_X51_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                           ; M9K_X51_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 51200        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1638400 ; 51200                       ; 32                          ; --                          ; --                          ; 1638400             ; 200  ; None                                           ; M9K_X37_Y25_N0, M9K_X64_Y53_N0, M9K_X64_Y55_N0, M9K_X51_Y23_N0, M9K_X78_Y30_N0, M9K_X15_Y37_N0, M9K_X104_Y56_N0, M9K_X104_Y57_N0, M9K_X51_Y18_N0, M9K_X51_Y28_N0, M9K_X104_Y42_N0, M9K_X64_Y19_N0, M9K_X15_Y31_N0, M9K_X15_Y24_N0, M9K_X51_Y14_N0, M9K_X51_Y48_N0, M9K_X64_Y14_N0, M9K_X15_Y45_N0, M9K_X15_Y43_N0, M9K_X78_Y15_N0, M9K_X37_Y56_N0, M9K_X51_Y27_N0, M9K_X78_Y58_N0, M9K_X78_Y24_N0, M9K_X51_Y44_N0, M9K_X64_Y36_N0, M9K_X15_Y40_N0, M9K_X64_Y33_N0, M9K_X104_Y36_N0, M9K_X104_Y33_N0, M9K_X37_Y29_N0, M9K_X64_Y15_N0, M9K_X37_Y15_N0, M9K_X51_Y45_N0, M9K_X64_Y23_N0, M9K_X78_Y25_N0, M9K_X104_Y46_N0, M9K_X37_Y55_N0, M9K_X78_Y34_N0, M9K_X37_Y45_N0, M9K_X51_Y55_N0, M9K_X78_Y43_N0, M9K_X104_Y44_N0, M9K_X37_Y35_N0, M9K_X78_Y13_N0, M9K_X64_Y27_N0, M9K_X51_Y32_N0, M9K_X37_Y44_N0, M9K_X64_Y31_N0, M9K_X64_Y26_N0, M9K_X64_Y30_N0, M9K_X51_Y26_N0, M9K_X64_Y24_N0, M9K_X64_Y34_N0, M9K_X37_Y24_N0, M9K_X78_Y26_N0, M9K_X15_Y34_N0, M9K_X64_Y52_N0, M9K_X37_Y22_N0, M9K_X15_Y47_N0, M9K_X51_Y42_N0, M9K_X51_Y52_N0, M9K_X15_Y30_N0, M9K_X37_Y27_N0, M9K_X51_Y25_N0, M9K_X104_Y39_N0, M9K_X78_Y50_N0, M9K_X15_Y39_N0, M9K_X78_Y47_N0, M9K_X78_Y55_N0, M9K_X51_Y58_N0, M9K_X78_Y12_N0, M9K_X78_Y36_N0, M9K_X64_Y28_N0, M9K_X51_Y20_N0, M9K_X37_Y32_N0, M9K_X51_Y30_N0, M9K_X78_Y22_N0, M9K_X15_Y42_N0, M9K_X104_Y34_N0, M9K_X64_Y54_N0, M9K_X37_Y48_N0, M9K_X37_Y52_N0, M9K_X64_Y60_N0, M9K_X15_Y44_N0, M9K_X78_Y28_N0, M9K_X78_Y37_N0, M9K_X51_Y17_N0, M9K_X51_Y35_N0, M9K_X78_Y18_N0, M9K_X64_Y13_N0, M9K_X78_Y19_N0, M9K_X37_Y17_N0, M9K_X37_Y18_N0, M9K_X15_Y29_N0, M9K_X15_Y38_N0, M9K_X37_Y28_N0, M9K_X37_Y26_N0, M9K_X104_Y35_N0, M9K_X104_Y38_N0, M9K_X78_Y14_N0, M9K_X104_Y30_N0, M9K_X104_Y31_N0, M9K_X104_Y22_N0, M9K_X64_Y58_N0, M9K_X64_Y37_N0, M9K_X78_Y32_N0, M9K_X78_Y48_N0, M9K_X78_Y39_N0, M9K_X37_Y49_N0, M9K_X78_Y33_N0, M9K_X78_Y44_N0, M9K_X104_Y41_N0, M9K_X64_Y38_N0, M9K_X64_Y39_N0, M9K_X51_Y40_N0, M9K_X37_Y41_N0, M9K_X104_Y52_N0, M9K_X104_Y48_N0, M9K_X51_Y19_N0, M9K_X104_Y37_N0, M9K_X37_Y58_N0, M9K_X37_Y31_N0, M9K_X78_Y31_N0, M9K_X104_Y47_N0, M9K_X78_Y23_N0, M9K_X51_Y47_N0, M9K_X51_Y43_N0, M9K_X78_Y35_N0, M9K_X37_Y19_N0, M9K_X64_Y49_N0, M9K_X104_Y21_N0, M9K_X51_Y21_N0, M9K_X64_Y21_N0, M9K_X64_Y32_N0, M9K_X78_Y49_N0, M9K_X37_Y34_N0, M9K_X64_Y59_N0, M9K_X51_Y34_N0, M9K_X37_Y13_N0, M9K_X78_Y38_N0, M9K_X51_Y59_N0, M9K_X78_Y56_N0, M9K_X64_Y25_N0, M9K_X51_Y24_N0, M9K_X78_Y29_N0, M9K_X64_Y35_N0, M9K_X51_Y57_N0, M9K_X15_Y32_N0, M9K_X104_Y32_N0, M9K_X78_Y27_N0, M9K_X104_Y43_N0, M9K_X104_Y29_N0, M9K_X37_Y39_N0, M9K_X15_Y41_N0, M9K_X15_Y33_N0, M9K_X64_Y57_N0, M9K_X51_Y33_N0, M9K_X15_Y56_N0, M9K_X64_Y51_N0, M9K_X64_Y48_N0, M9K_X64_Y56_N0, M9K_X64_Y18_N0, M9K_X64_Y17_N0, M9K_X37_Y33_N0, M9K_X51_Y60_N0, M9K_X37_Y14_N0, M9K_X78_Y53_N0, M9K_X78_Y57_N0, M9K_X64_Y29_N0, M9K_X37_Y36_N0, M9K_X104_Y45_N0, M9K_X51_Y29_N0, M9K_X64_Y61_N0, M9K_X15_Y46_N0, M9K_X51_Y56_N0, M9K_X37_Y30_N0, M9K_X37_Y38_N0, M9K_X64_Y22_N0, M9K_X78_Y54_N0, M9K_X51_Y22_N0, M9K_X37_Y46_N0, M9K_X37_Y43_N0, M9K_X51_Y51_N0, M9K_X37_Y50_N0, M9K_X51_Y50_N0, M9K_X51_Y15_N0, M9K_X51_Y16_N0, M9K_X15_Y20_N0, M9K_X64_Y50_N0, M9K_X78_Y51_N0, M9K_X51_Y31_N0, M9K_X64_Y20_N0, M9K_X51_Y36_N0, M9K_X37_Y42_N0, M9K_X51_Y46_N0, M9K_X78_Y46_N0, M9K_X51_Y49_N0, M9K_X37_Y37_N0, M9K_X37_Y40_N0 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                        ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X71_Y40_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X71_Y41_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 8,788 / 342,891 ( 3 % ) ;
; C16 interconnects          ; 458 / 10,120 ( 5 % )    ;
; C4 interconnects           ; 6,131 / 209,544 ( 3 % ) ;
; Direct links               ; 410 / 342,891 ( < 1 % ) ;
; Global clocks              ; 3 / 20 ( 15 % )         ;
; Local interconnects        ; 1,561 / 119,088 ( 1 % ) ;
; R24 interconnects          ; 594 / 9,963 ( 6 % )     ;
; R4 interconnects           ; 7,119 / 289,782 ( 2 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.96) ; Number of LABs  (Total = 222) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 5                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 3                             ;
; 6                                           ; 7                             ;
; 7                                           ; 0                             ;
; 8                                           ; 2                             ;
; 9                                           ; 5                             ;
; 10                                          ; 3                             ;
; 11                                          ; 2                             ;
; 12                                          ; 1                             ;
; 13                                          ; 1                             ;
; 14                                          ; 3                             ;
; 15                                          ; 2                             ;
; 16                                          ; 175                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.78) ; Number of LABs  (Total = 222) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 187                           ;
; 1 Clock                            ; 203                           ;
; 1 Clock enable                     ; 118                           ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 52                            ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 33                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.91) ; Number of LABs  (Total = 222) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 5                             ;
; 3                                            ; 1                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 10                            ;
; 13                                           ; 1                             ;
; 14                                           ; 0                             ;
; 15                                           ; 1                             ;
; 16                                           ; 6                             ;
; 17                                           ; 1                             ;
; 18                                           ; 7                             ;
; 19                                           ; 8                             ;
; 20                                           ; 11                            ;
; 21                                           ; 11                            ;
; 22                                           ; 23                            ;
; 23                                           ; 23                            ;
; 24                                           ; 16                            ;
; 25                                           ; 11                            ;
; 26                                           ; 12                            ;
; 27                                           ; 8                             ;
; 28                                           ; 13                            ;
; 29                                           ; 5                             ;
; 30                                           ; 11                            ;
; 31                                           ; 6                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.46) ; Number of LABs  (Total = 222) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 13                            ;
; 2                                                ; 4                             ;
; 3                                                ; 2                             ;
; 4                                                ; 12                            ;
; 5                                                ; 9                             ;
; 6                                                ; 10                            ;
; 7                                                ; 16                            ;
; 8                                                ; 21                            ;
; 9                                                ; 10                            ;
; 10                                               ; 17                            ;
; 11                                               ; 13                            ;
; 12                                               ; 17                            ;
; 13                                               ; 11                            ;
; 14                                               ; 13                            ;
; 15                                               ; 10                            ;
; 16                                               ; 20                            ;
; 17                                               ; 8                             ;
; 18                                               ; 6                             ;
; 19                                               ; 3                             ;
; 20                                               ; 2                             ;
; 21                                               ; 2                             ;
; 22                                               ; 0                             ;
; 23                                               ; 1                             ;
; 24                                               ; 1                             ;
; 25                                               ; 0                             ;
; 26                                               ; 0                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 0                             ;
; 31                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.26) ; Number of LABs  (Total = 222) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 9                             ;
; 4                                            ; 6                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 5                             ;
; 12                                           ; 3                             ;
; 13                                           ; 4                             ;
; 14                                           ; 6                             ;
; 15                                           ; 8                             ;
; 16                                           ; 7                             ;
; 17                                           ; 5                             ;
; 18                                           ; 7                             ;
; 19                                           ; 6                             ;
; 20                                           ; 12                            ;
; 21                                           ; 7                             ;
; 22                                           ; 4                             ;
; 23                                           ; 9                             ;
; 24                                           ; 2                             ;
; 25                                           ; 5                             ;
; 26                                           ; 11                            ;
; 27                                           ; 9                             ;
; 28                                           ; 4                             ;
; 29                                           ; 8                             ;
; 30                                           ; 8                             ;
; 31                                           ; 12                            ;
; 32                                           ; 21                            ;
; 33                                           ; 14                            ;
; 34                                           ; 15                            ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 86           ; 0            ; 86           ; 0            ; 0            ; 90        ; 86           ; 0            ; 90        ; 90        ; 0            ; 0            ; 0            ; 0            ; 27           ; 0            ; 0            ; 27           ; 0            ; 0            ; 24           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 90        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 90           ; 4            ; 90           ; 90           ; 0         ; 4            ; 90           ; 0         ; 0         ; 90           ; 90           ; 90           ; 90           ; 63           ; 90           ; 90           ; 63           ; 90           ; 90           ; 66           ; 90           ; 90           ; 90           ; 90           ; 90           ; 90           ; 0         ; 90           ; 90           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_BLON            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_EN              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_ON              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RW              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_CE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_LB_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_OE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_UB_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK_50        ; CLOCK_50             ; 1.6               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                            ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                 ; 0.180             ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[29]                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a29~portb_datain_reg0 ; 0.177             ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[10]                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a10~portb_datain_reg0 ; 0.177             ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[9]                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a9~portb_datain_reg0  ; 0.177             ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[8]                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; 0.177             ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[12]                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a12~portb_datain_reg0 ; 0.177             ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4~portb_address_reg0                                                                                                     ; 0.090             ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4~portb_address_reg0                                                                                                     ; 0.090             ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4~portb_address_reg0                                                                                                     ; 0.090             ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4~portb_address_reg0                                                                                                     ; 0.090             ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4~portb_address_reg0                                                                                                     ; 0.090             ;
; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4~portb_address_reg0                                                                                                     ; 0.090             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Tue Feb 24 22:32:20 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP4CE115F29C7 for design "DE2_115"
Info: High junction temperature operating condition is not set. Assuming a default value of '85'.
Info: Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP4CE40F29C7 is compatible
    Info: Device EP4CE40F29I7 is compatible
    Info: Device EP4CE30F29C7 is compatible
    Info: Device EP4CE30F29I7 is compatible
    Info: Device EP4CE55F29C7 is compatible
    Info: Device EP4CE55F29I7 is compatible
    Info: Device EP4CE75F29C7 is compatible
    Info: Device EP4CE75F29I7 is compatible
    Info: Device EP4CE115F29I7 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info: Pin ~ALTERA_DCLK~ is reserved at location P3
    Info: Pin ~ALTERA_DATA0~ is reserved at location N7
    Info: Pin ~ALTERA_nCEO~ is reserved at location P28
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_115.SDC'
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 4 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
    Info:   20.000    CLOCK2_50
    Info:   20.000    CLOCK3_50
    Info:   20.000     CLOCK_50
Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|jtag_break~1
        Info: Destination node nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|resetlatch~0
Info: Starting register packing
Info: Finished register packing
    Extra Info: Packed 10 registers into blocks of type EC
    Extra Info: Packed 64 registers into blocks of type Embedded multiplier block
    Extra Info: Created 32 register duplicates
Info: Fitter preparation operations ending: elapsed time is 00:00:07
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:08
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 2% of the available device resources
    Info: Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info: Fitter routing operations ending: elapsed time is 00:00:13
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: 27 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info: Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14
    Info: Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15
    Info: Pin LCD_DATA[0] uses I/O standard 3.3-V LVTTL at L3
    Info: Pin LCD_DATA[1] uses I/O standard 3.3-V LVTTL at L1
    Info: Pin LCD_DATA[2] uses I/O standard 3.3-V LVTTL at L2
    Info: Pin LCD_DATA[3] uses I/O standard 3.3-V LVTTL at K7
    Info: Pin LCD_DATA[4] uses I/O standard 3.3-V LVTTL at K1
    Info: Pin LCD_DATA[5] uses I/O standard 3.3-V LVTTL at K2
    Info: Pin LCD_DATA[6] uses I/O standard 3.3-V LVTTL at M3
    Info: Pin LCD_DATA[7] uses I/O standard 3.3-V LVTTL at M5
    Info: Pin SRAM_DQ[0] uses I/O standard 3.3-V LVTTL at AH3
    Info: Pin SRAM_DQ[1] uses I/O standard 3.3-V LVTTL at AF4
    Info: Pin SRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AG4
    Info: Pin SRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AH4
    Info: Pin SRAM_DQ[4] uses I/O standard 3.3-V LVTTL at AF6
    Info: Pin SRAM_DQ[5] uses I/O standard 3.3-V LVTTL at AG6
    Info: Pin SRAM_DQ[6] uses I/O standard 3.3-V LVTTL at AH6
    Info: Pin SRAM_DQ[7] uses I/O standard 3.3-V LVTTL at AF7
    Info: Pin SRAM_DQ[8] uses I/O standard 3.3-V LVTTL at AD1
    Info: Pin SRAM_DQ[9] uses I/O standard 3.3-V LVTTL at AD2
    Info: Pin SRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AE2
    Info: Pin SRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AE1
    Info: Pin SRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AE3
    Info: Pin SRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AE4
    Info: Pin SRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AF3
    Info: Pin SRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AG3
    Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2
Warning: Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin LCD_DATA[0] has a permanently disabled output enable
    Info: Pin LCD_DATA[1] has a permanently disabled output enable
    Info: Pin LCD_DATA[2] has a permanently disabled output enable
    Info: Pin LCD_DATA[3] has a permanently disabled output enable
    Info: Pin LCD_DATA[4] has a permanently disabled output enable
    Info: Pin LCD_DATA[5] has a permanently disabled output enable
    Info: Pin LCD_DATA[6] has a permanently disabled output enable
    Info: Pin LCD_DATA[7] has a permanently disabled output enable
    Info: Pin SRAM_DQ[0] has a permanently disabled output enable
    Info: Pin SRAM_DQ[1] has a permanently disabled output enable
    Info: Pin SRAM_DQ[2] has a permanently disabled output enable
    Info: Pin SRAM_DQ[3] has a permanently disabled output enable
    Info: Pin SRAM_DQ[4] has a permanently disabled output enable
    Info: Pin SRAM_DQ[5] has a permanently disabled output enable
    Info: Pin SRAM_DQ[6] has a permanently disabled output enable
    Info: Pin SRAM_DQ[7] has a permanently disabled output enable
    Info: Pin SRAM_DQ[8] has a permanently disabled output enable
    Info: Pin SRAM_DQ[9] has a permanently disabled output enable
    Info: Pin SRAM_DQ[10] has a permanently disabled output enable
    Info: Pin SRAM_DQ[11] has a permanently disabled output enable
    Info: Pin SRAM_DQ[12] has a permanently disabled output enable
    Info: Pin SRAM_DQ[13] has a permanently disabled output enable
    Info: Pin SRAM_DQ[14] has a permanently disabled output enable
    Info: Pin SRAM_DQ[15] has a permanently disabled output enable
Info: Generated suppressed messages file C:/fei/lab2/DE2_115.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 784 megabytes
    Info: Processing ended: Tue Feb 24 22:33:02 2015
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:50


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/fei/lab2/DE2_115.fit.smsg.


