{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622948445917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622948445917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 06 00:00:45 2021 " "Processing started: Sun Jun 06 00:00:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622948445917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622948445917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reducao -c reducao " "Command: quartus_map --read_settings_files=on --write_settings_files=off reducao -c reducao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622948445917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622948447960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622948447961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reducao.v 1 1 " "Found 1 design units, including 1 entities, in source file reducao.v" { { "Info" "ISGN_ENTITY_NAME" "1 reducao " "Found entity 1: reducao" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622948489261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622948489261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reducao " "Elaborating entity \"reducao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622948489334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[1\] GND " "Pin \"s1\[1\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[2\] GND " "Pin \"s1\[2\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[3\] GND " "Pin \"s1\[3\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[1\] GND " "Pin \"s2\[1\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[2\] GND " "Pin \"s2\[2\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[3\] GND " "Pin \"s2\[3\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[1\] GND " "Pin \"s3\[1\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[2\] GND " "Pin \"s3\[2\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[3\] GND " "Pin \"s3\[3\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s4\[1\] GND " "Pin \"s4\[1\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s4\[2\] GND " "Pin \"s4\[2\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s4\[3\] GND " "Pin \"s4\[3\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s5\[1\] GND " "Pin \"s5\[1\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s5\[2\] GND " "Pin \"s5\[2\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s5\[3\] GND " "Pin \"s5\[3\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s6\[1\] GND " "Pin \"s6\[1\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s6\[2\] GND " "Pin \"s6\[2\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s6\[3\] GND " "Pin \"s6\[3\]\" is stuck at GND" {  } { { "reducao.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/Operações Lógicas/Redução/reducao.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622948490284 "|reducao|s6[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622948490284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622948490510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622948491604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622948491604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622948491680 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622948491680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622948491680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622948491680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622948491720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 06 00:01:31 2021 " "Processing ended: Sun Jun 06 00:01:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622948491720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622948491720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622948491720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622948491720 ""}
