
*** Running vivado
    with args -log combinational_lock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combinational_lock.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source combinational_lock.tcl -notrace
Command: synth_design -top combinational_lock -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1008.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'combinational_lock' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:49]
INFO: [Synth 8-3491] module 'button_mechanisim' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/button_mechanisim.vhd:34' bound to instance 'Switch_Selector' of component 'button_mechanisim' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:112]
INFO: [Synth 8-638] synthesizing module 'button_mechanisim' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/button_mechanisim.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'button_mechanisim' (1#1) [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/button_mechanisim.vhd:42]
INFO: [Synth 8-3491] module 'switch_to_register' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/switch_to_register.vhd:37' bound to instance 'Switch1' of component 'switch_to_register' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:118]
INFO: [Synth 8-638] synthesizing module 'switch_to_register' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/switch_to_register.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'switch_to_register' (2#1) [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/switch_to_register.vhd:47]
INFO: [Synth 8-3491] module 'switch_to_register' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/switch_to_register.vhd:37' bound to instance 'Switch2' of component 'switch_to_register' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:126]
INFO: [Synth 8-3491] module 'hex_to_ssd' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/hex_to_ssd.vhd:34' bound to instance 'SSD1' of component 'hex_to_ssd' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:134]
INFO: [Synth 8-638] synthesizing module 'hex_to_ssd' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/hex_to_ssd.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hex_to_ssd' (3#1) [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/hex_to_ssd.vhd:41]
INFO: [Synth 8-3491] module 'hex_to_ssd' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/hex_to_ssd.vhd:34' bound to instance 'SSD2' of component 'hex_to_ssd' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:139]
INFO: [Synth 8-3491] module 'hex_to_ssd' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/hex_to_ssd.vhd:34' bound to instance 'SSD3' of component 'hex_to_ssd' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:144]
INFO: [Synth 8-3491] module 'hex_to_ssd' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/hex_to_ssd.vhd:34' bound to instance 'SSD4' of component 'hex_to_ssd' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:149]
INFO: [Synth 8-3491] module 'ssd_mux' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/ssd_mux.vhd:34' bound to instance 'SSD_Switch' of component 'ssd_mux' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:154]
INFO: [Synth 8-638] synthesizing module 'ssd_mux' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/ssd_mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ssd_mux' (4#1) [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/ssd_mux.vhd:44]
INFO: [Synth 8-3491] module 'register_value_comparator' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/register_value_comparator.vhd:34' bound to instance 'Comparator1' of component 'register_value_comparator' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:162]
INFO: [Synth 8-638] synthesizing module 'register_value_comparator' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/register_value_comparator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'register_value_comparator' (5#1) [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/register_value_comparator.vhd:41]
INFO: [Synth 8-3491] module 'register_value_comparator' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/register_value_comparator.vhd:34' bound to instance 'Comparator2' of component 'register_value_comparator' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:167]
INFO: [Synth 8-3491] module 'register_value_comparator' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/register_value_comparator.vhd:34' bound to instance 'Comparator3' of component 'register_value_comparator' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:172]
INFO: [Synth 8-3491] module 'register_value_comparator' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/register_value_comparator.vhd:34' bound to instance 'Comparator4' of component 'register_value_comparator' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:177]
INFO: [Synth 8-3491] module 'lock_unlock_mechanism' declared at 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/lock_unlock_mechanism.vhd:36' bound to instance 'Lock_Unlock' of component 'lock_unlock_mechanism' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:182]
INFO: [Synth 8-638] synthesizing module 'lock_unlock_mechanism' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/lock_unlock_mechanism.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'lock_unlock_mechanism' (6#1) [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/lock_unlock_mechanism.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'combinational_lock' (7#1) [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/combinational_lock.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.547 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1008.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/constrs_1/new/nexys_board.xdc]
Finished Parsing XDC File [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/constrs_1/new/nexys_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/constrs_1/new/nexys_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combinational_lock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combinational_lock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1065.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1065.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1065.727 ; gain = 57.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1065.727 ; gain = 57.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1065.727 ; gain = 57.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'branch_select_reg' in module 'ssd_mux'
WARNING: [Synth 8-327] inferring latch for variable 'ssd_out_reg' [C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.srcs/sources_1/new/hex_to_ssd.vhd:44]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'branch_select_reg' using encoding 'sequential' in module 'ssd_mux'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1065.727 ; gain = 57.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1065.727 ; gain = 57.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1065.727 ; gain = 57.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1065.727 ; gain = 57.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1068.402 ; gain = 59.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.402 ; gain = 59.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.402 ; gain = 59.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.402 ; gain = 59.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.402 ; gain = 59.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.402 ; gain = 59.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.402 ; gain = 59.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |LUT3 |     2|
|5     |LUT4 |    41|
|6     |LUT5 |    13|
|7     |LUT6 |     8|
|8     |FDRE |    29|
|9     |FDSE |     9|
|10    |LDC  |    24|
|11    |LDP  |     8|
|12    |IBUF |    12|
|13    |OBUF |    14|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.402 ; gain = 59.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1068.402 ; gain = 2.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.402 ; gain = 59.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1077.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 24 instances
  LDP => LDPE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1081.871 ; gain = 73.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.runs/synth_1/combinational_lock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combinational_lock_utilization_synth.rpt -pb combinational_lock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 19 00:28:28 2023...
