(edif Synopsys_edif (edifVersion 2 0 0) (edifLevel 0)
 (keywordMap (keywordLevel 0))
 (status
  (written (timeStamp 2002 4 8 15 11 29)
   (program "Synopsys Design Compiler" (Version "1999.10"))
   (dataOrigin "company") (author "designer")
  )
 )
 (external pdt2 (edifLevel 0) (technology (numberDefinition))
  (cell AND3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND4_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port I4 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell OR_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell INV_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port O (direction OUTPUT)))
   )
  )
  (cell NAND_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell FLIP_FLOP_D_RESET (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port RESET (direction INPUT)) (port CK (direction INPUT))
     (port D (direction INPUT)) (port Q (direction OUTPUT))
    )
   )
  )
 )
 (library DESIGNS (edifLevel 0) (technology (numberDefinition))
  (cell b01 (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port line1 (direction INPUT)) (port line2 (direction INPUT))
     (port reset (direction INPUT)) (port outp (direction OUTPUT))
     (port overflw (direction OUTPUT)) (port clock (direction INPUT))
    )
    (contents
     (instance U34
      (viewRef Netlist_representation (cellRef AND3_GATE (libraryRef pdt2)))
     )
     (instance U35
      (viewRef Netlist_representation (cellRef NAND4_GATE (libraryRef pdt2)))
     )
     (instance U36
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U37
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U38
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U39
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U40
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U41
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U42
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U43
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U44
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U45
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U46
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U47
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U48
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U49
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U50
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U51
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U52
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U53
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U54
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U55
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U56
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U57
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U58
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U59
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U60
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U61
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U62
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U63
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U64
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U65
      (viewRef Netlist_representation (cellRef NAND4_GATE (libraryRef pdt2)))
     )
     (instance U66
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U67
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U68
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U69
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U70
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U71
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U72
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U73
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance (rename stato_reg_2_ "stato_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename stato_reg_1_ "stato_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename stato_reg_0_ "stato_reg[0]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance outp_reg
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance overflw_reg
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (net (rename stato_2_ "stato[2]")
      (joined (portRef I1 (instanceRef U38)) (portRef I1 (instanceRef U48))
       (portRef I1 (instanceRef U54)) (portRef I3 (instanceRef U57))
       (portRef I3 (instanceRef U60)) (portRef I3 (instanceRef U66))
       (portRef Q (instanceRef stato_reg_2_))
      )
     )
     (net (rename stato_1_ "stato[1]")
      (joined (portRef I1 (instanceRef U34)) (portRef I1 (instanceRef U39))
       (portRef I1 (instanceRef U43)) (portRef I1 (instanceRef U61))
       (portRef Q (instanceRef stato_reg_1_))
      )
     )
     (net (rename stato_0_ "stato[0]")
      (joined (portRef I3 (instanceRef U34)) (portRef I1 (instanceRef U42))
       (portRef I1 (instanceRef U55)) (portRef I1 (instanceRef U63))
       (portRef Q (instanceRef stato_reg_0_))
      )
     )
     (net outp (joined (portRef outp) (portRef Q (instanceRef outp_reg))))
     (net reset
      (joined (portRef reset) (portRef RESET (instanceRef stato_reg_2_))
       (portRef RESET (instanceRef stato_reg_1_))
       (portRef RESET (instanceRef stato_reg_0_))
       (portRef RESET (instanceRef outp_reg))
       (portRef RESET (instanceRef overflw_reg))
      )
     )
     (net (rename stato54_1_ "stato54[1]")
      (joined (portRef D (instanceRef stato_reg_1_))
       (portRef O (instanceRef U36))
      )
     )
     (net outp60
      (joined (portRef D (instanceRef outp_reg)) (portRef O (instanceRef U44))
      )
     )
     (net clock
      (joined (portRef clock) (portRef CK (instanceRef stato_reg_2_))
       (portRef CK (instanceRef stato_reg_1_))
       (portRef CK (instanceRef stato_reg_0_))
       (portRef CK (instanceRef outp_reg))
       (portRef CK (instanceRef overflw_reg))
      )
     )
     (net line1
      (joined (portRef line1) (portRef I2 (instanceRef U37))
       (portRef I1 (instanceRef U41)) (portRef I1 (instanceRef U47))
       (portRef I1 (instanceRef U69))
      )
     )
     (net (rename stato54_2_ "stato54[2]")
      (joined (portRef D (instanceRef stato_reg_2_))
       (portRef O (instanceRef U45))
      )
     )
     (net (rename stato54_0_ "stato54[0]")
      (joined (portRef D (instanceRef stato_reg_0_))
       (portRef O (instanceRef U35))
      )
     )
     (net overflw
      (joined (portRef overflw) (portRef Q (instanceRef overflw_reg)))
     )
     (net line2
      (joined (portRef line2) (portRef I1 (instanceRef U37))
       (portRef I1 (instanceRef U40)) (portRef I2 (instanceRef U47))
       (portRef I1 (instanceRef U70))
      )
     )
     (net n113
      (joined (portRef I1 (instanceRef U67))
       (portRef D (instanceRef overflw_reg)) (portRef O (instanceRef U34))
      )
     )
     (net n114
      (joined (portRef I1 (instanceRef U35)) (portRef O (instanceRef U68)))
     )
     (net n115
      (joined (portRef I2 (instanceRef U35)) (portRef O (instanceRef U67)))
     )
     (net n116
      (joined (portRef I3 (instanceRef U35)) (portRef O (instanceRef U66)))
     )
     (net n117
      (joined (portRef I4 (instanceRef U35)) (portRef O (instanceRef U65)))
     )
     (net n118
      (joined (portRef I1 (instanceRef U36)) (portRef O (instanceRef U57)))
     )
     (net n119
      (joined (portRef I2 (instanceRef U36)) (portRef O (instanceRef U55)))
     )
     (net n120
      (joined (portRef I3 (instanceRef U36)) (portRef O (instanceRef U56)))
     )
     (net n121
      (joined (portRef I2 (instanceRef U66)) (portRef I1 (instanceRef U62))
       (portRef I1 (instanceRef U49)) (portRef O (instanceRef U37))
      )
     )
     (net n122
      (joined (portRef I2 (instanceRef U34)) (portRef I4 (instanceRef U65))
       (portRef I2 (instanceRef U59)) (portRef O (instanceRef U38))
      )
     )
     (net n123
      (joined (portRef I3 (instanceRef U65)) (portRef I2 (instanceRef U60))
       (portRef I2 (instanceRef U55)) (portRef O (instanceRef U39))
      )
     )
     (net n124
      (joined (portRef I2 (instanceRef U69)) (portRef O (instanceRef U40)))
     )
     (net n125
      (joined (portRef I2 (instanceRef U70)) (portRef O (instanceRef U41)))
     )
     (net n126
      (joined (portRef I2 (instanceRef U64)) (portRef I2 (instanceRef U62))
       (portRef I2 (instanceRef U50)) (portRef I2 (instanceRef U43))
       (portRef O (instanceRef U42))
      )
     )
     (net n127
      (joined (portRef I1 (instanceRef U66)) (portRef I2 (instanceRef U53))
       (portRef I1 (instanceRef U52)) (portRef I2 (instanceRef U48))
       (portRef O (instanceRef U43))
      )
     )
     (net n128
      (joined (portRef I1 (instanceRef U44)) (portRef O (instanceRef U73)))
     )
     (net n129
      (joined (portRef I2 (instanceRef U44)) (portRef O (instanceRef U72)))
     )
     (net n130
      (joined (portRef I1 (instanceRef U45)) (portRef O (instanceRef U60)))
     )
     (net n131
      (joined (portRef I2 (instanceRef U45)) (portRef O (instanceRef U59)))
     )
     (net n132
      (joined (portRef I1 (instanceRef U73)) (portRef I1 (instanceRef U71))
       (portRef O (instanceRef U46))
      )
     )
     (net n133
      (joined (portRef I1 (instanceRef U46)) (portRef O (instanceRef U70)))
     )
     (net n134
      (joined (portRef I2 (instanceRef U46)) (portRef O (instanceRef U69)))
     )
     (net n135
      (joined (portRef I2 (instanceRef U67)) (portRef I2 (instanceRef U63))
       (portRef I3 (instanceRef U55)) (portRef I2 (instanceRef U54))
       (portRef I1 (instanceRef U53)) (portRef I1 (instanceRef U51))
       (portRef O (instanceRef U47))
      )
     )
     (net n136
      (joined (portRef I2 (instanceRef U73)) (portRef I1 (instanceRef U58))
       (portRef O (instanceRef U48))
      )
     )
     (net n137
      (joined (portRef I2 (instanceRef U61)) (portRef I1 (instanceRef U50))
       (portRef O (instanceRef U49))
      )
     )
     (net n138
      (joined (portRef I1 (instanceRef U60)) (portRef O (instanceRef U50)))
     )
     (net n139
      (joined (portRef I1 (instanceRef U68)) (portRef I1 (instanceRef U64))
       (portRef O (instanceRef U51))
      )
     )
     (net n140
      (joined (portRef I2 (instanceRef U68)) (portRef I1 (instanceRef U56))
       (portRef O (instanceRef U52))
      )
     )
     (net n141
      (joined (portRef I1 (instanceRef U59)) (portRef O (instanceRef U53)))
     )
     (net n142
      (joined (portRef I2 (instanceRef U56)) (portRef O (instanceRef U54)))
     )
     (net n143
      (joined (portRef I1 (instanceRef U57)) (portRef O (instanceRef U62)))
     )
     (net n144
      (joined (portRef I2 (instanceRef U57)) (portRef O (instanceRef U61)))
     )
     (net n145
      (joined (portRef I1 (instanceRef U72)) (portRef O (instanceRef U58)))
     )
     (net n146
      (joined (portRef I2 (instanceRef U65)) (portRef O (instanceRef U63)))
     )
     (net n147
      (joined (portRef I1 (instanceRef U65)) (portRef O (instanceRef U64)))
     )
     (net n148
      (joined (portRef I2 (instanceRef U72)) (portRef O (instanceRef U71)))
     )
    )
   )
  )
 )
 (design Synopsys_edif (cellRef b01 (libraryRef DESIGNS)))
)
