var annotated_dup =
[
    [ "__DMA_HandleTypeDef", "struct_____d_m_a___handle_type_def.html", "struct_____d_m_a___handle_type_def" ],
    [ "__SPI_HandleTypeDef", "struct_____s_p_i___handle_type_def.html", "struct_____s_p_i___handle_type_def" ],
    [ "ADC_AnalogWDGConfTypeDef", "struct_a_d_c___analog_w_d_g_conf_type_def.html", "struct_a_d_c___analog_w_d_g_conf_type_def" ],
    [ "ADC_ChannelConfTypeDef", "struct_a_d_c___channel_conf_type_def.html", "struct_a_d_c___channel_conf_type_def" ],
    [ "ADC_Common_TypeDef", "struct_a_d_c___common___type_def.html", "struct_a_d_c___common___type_def" ],
    [ "ADC_HandleTypeDef", "struct_a_d_c___handle_type_def.html", "struct_a_d_c___handle_type_def" ],
    [ "ADC_InitTypeDef", "struct_a_d_c___init_type_def.html", "struct_a_d_c___init_type_def" ],
    [ "ADC_InjectionConfTypeDef", "struct_a_d_c___injection_conf_type_def.html", "struct_a_d_c___injection_conf_type_def" ],
    [ "ADC_MultiModeTypeDef", "struct_a_d_c___multi_mode_type_def.html", "struct_a_d_c___multi_mode_type_def" ],
    [ "ADC_TypeDef", "struct_a_d_c___type_def.html", "struct_a_d_c___type_def" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "arm_bilinear_interp_instance_f32", "structarm__bilinear__interp__instance__f32.html", "structarm__bilinear__interp__instance__f32" ],
    [ "arm_bilinear_interp_instance_q15", "structarm__bilinear__interp__instance__q15.html", "structarm__bilinear__interp__instance__q15" ],
    [ "arm_bilinear_interp_instance_q31", "structarm__bilinear__interp__instance__q31.html", "structarm__bilinear__interp__instance__q31" ],
    [ "arm_bilinear_interp_instance_q7", "structarm__bilinear__interp__instance__q7.html", "structarm__bilinear__interp__instance__q7" ],
    [ "arm_biquad_cas_df1_32x64_ins_q31", "structarm__biquad__cas__df1__32x64__ins__q31.html", "structarm__biquad__cas__df1__32x64__ins__q31" ],
    [ "arm_biquad_cascade_df2T_instance_f32", "structarm__biquad__cascade__df2_t__instance__f32.html", "structarm__biquad__cascade__df2_t__instance__f32" ],
    [ "arm_biquad_cascade_df2T_instance_f64", "structarm__biquad__cascade__df2_t__instance__f64.html", "structarm__biquad__cascade__df2_t__instance__f64" ],
    [ "arm_biquad_cascade_stereo_df2T_instance_f32", "structarm__biquad__cascade__stereo__df2_t__instance__f32.html", "structarm__biquad__cascade__stereo__df2_t__instance__f32" ],
    [ "arm_biquad_casd_df1_inst_f32", "structarm__biquad__casd__df1__inst__f32.html", "structarm__biquad__casd__df1__inst__f32" ],
    [ "arm_biquad_casd_df1_inst_q15", "structarm__biquad__casd__df1__inst__q15.html", "structarm__biquad__casd__df1__inst__q15" ],
    [ "arm_biquad_casd_df1_inst_q31", "structarm__biquad__casd__df1__inst__q31.html", "structarm__biquad__casd__df1__inst__q31" ],
    [ "arm_cfft_instance_f32", "structarm__cfft__instance__f32.html", "structarm__cfft__instance__f32" ],
    [ "arm_cfft_instance_q15", "structarm__cfft__instance__q15.html", "structarm__cfft__instance__q15" ],
    [ "arm_cfft_instance_q31", "structarm__cfft__instance__q31.html", "structarm__cfft__instance__q31" ],
    [ "arm_cfft_radix2_instance_f32", "structarm__cfft__radix2__instance__f32.html", "structarm__cfft__radix2__instance__f32" ],
    [ "arm_cfft_radix2_instance_q15", "structarm__cfft__radix2__instance__q15.html", "structarm__cfft__radix2__instance__q15" ],
    [ "arm_cfft_radix2_instance_q31", "structarm__cfft__radix2__instance__q31.html", "structarm__cfft__radix2__instance__q31" ],
    [ "arm_cfft_radix4_instance_f32", "structarm__cfft__radix4__instance__f32.html", "structarm__cfft__radix4__instance__f32" ],
    [ "arm_cfft_radix4_instance_q15", "structarm__cfft__radix4__instance__q15.html", "structarm__cfft__radix4__instance__q15" ],
    [ "arm_cfft_radix4_instance_q31", "structarm__cfft__radix4__instance__q31.html", "structarm__cfft__radix4__instance__q31" ],
    [ "arm_dct4_instance_f32", "structarm__dct4__instance__f32.html", "structarm__dct4__instance__f32" ],
    [ "arm_dct4_instance_q15", "structarm__dct4__instance__q15.html", "structarm__dct4__instance__q15" ],
    [ "arm_dct4_instance_q31", "structarm__dct4__instance__q31.html", "structarm__dct4__instance__q31" ],
    [ "arm_fir_decimate_instance_f32", "structarm__fir__decimate__instance__f32.html", "structarm__fir__decimate__instance__f32" ],
    [ "arm_fir_decimate_instance_q15", "structarm__fir__decimate__instance__q15.html", "structarm__fir__decimate__instance__q15" ],
    [ "arm_fir_decimate_instance_q31", "structarm__fir__decimate__instance__q31.html", "structarm__fir__decimate__instance__q31" ],
    [ "arm_fir_instance_f32", "structarm__fir__instance__f32.html", "structarm__fir__instance__f32" ],
    [ "arm_fir_instance_q15", "structarm__fir__instance__q15.html", "structarm__fir__instance__q15" ],
    [ "arm_fir_instance_q31", "structarm__fir__instance__q31.html", "structarm__fir__instance__q31" ],
    [ "arm_fir_instance_q7", "structarm__fir__instance__q7.html", "structarm__fir__instance__q7" ],
    [ "arm_fir_interpolate_instance_f32", "structarm__fir__interpolate__instance__f32.html", "structarm__fir__interpolate__instance__f32" ],
    [ "arm_fir_interpolate_instance_q15", "structarm__fir__interpolate__instance__q15.html", "structarm__fir__interpolate__instance__q15" ],
    [ "arm_fir_interpolate_instance_q31", "structarm__fir__interpolate__instance__q31.html", "structarm__fir__interpolate__instance__q31" ],
    [ "arm_fir_lattice_instance_f32", "structarm__fir__lattice__instance__f32.html", "structarm__fir__lattice__instance__f32" ],
    [ "arm_fir_lattice_instance_q15", "structarm__fir__lattice__instance__q15.html", "structarm__fir__lattice__instance__q15" ],
    [ "arm_fir_lattice_instance_q31", "structarm__fir__lattice__instance__q31.html", "structarm__fir__lattice__instance__q31" ],
    [ "arm_fir_sparse_instance_f32", "structarm__fir__sparse__instance__f32.html", "structarm__fir__sparse__instance__f32" ],
    [ "arm_fir_sparse_instance_q15", "structarm__fir__sparse__instance__q15.html", "structarm__fir__sparse__instance__q15" ],
    [ "arm_fir_sparse_instance_q31", "structarm__fir__sparse__instance__q31.html", "structarm__fir__sparse__instance__q31" ],
    [ "arm_fir_sparse_instance_q7", "structarm__fir__sparse__instance__q7.html", "structarm__fir__sparse__instance__q7" ],
    [ "arm_iir_lattice_instance_f32", "structarm__iir__lattice__instance__f32.html", "structarm__iir__lattice__instance__f32" ],
    [ "arm_iir_lattice_instance_q15", "structarm__iir__lattice__instance__q15.html", "structarm__iir__lattice__instance__q15" ],
    [ "arm_iir_lattice_instance_q31", "structarm__iir__lattice__instance__q31.html", "structarm__iir__lattice__instance__q31" ],
    [ "arm_linear_interp_instance_f32", "structarm__linear__interp__instance__f32.html", "structarm__linear__interp__instance__f32" ],
    [ "arm_lms_instance_f32", "structarm__lms__instance__f32.html", "structarm__lms__instance__f32" ],
    [ "arm_lms_instance_q15", "structarm__lms__instance__q15.html", "structarm__lms__instance__q15" ],
    [ "arm_lms_instance_q31", "structarm__lms__instance__q31.html", "structarm__lms__instance__q31" ],
    [ "arm_lms_norm_instance_f32", "structarm__lms__norm__instance__f32.html", "structarm__lms__norm__instance__f32" ],
    [ "arm_lms_norm_instance_q15", "structarm__lms__norm__instance__q15.html", "structarm__lms__norm__instance__q15" ],
    [ "arm_lms_norm_instance_q31", "structarm__lms__norm__instance__q31.html", "structarm__lms__norm__instance__q31" ],
    [ "arm_matrix_instance_f32", "structarm__matrix__instance__f32.html", "structarm__matrix__instance__f32" ],
    [ "arm_matrix_instance_f64", "structarm__matrix__instance__f64.html", "structarm__matrix__instance__f64" ],
    [ "arm_matrix_instance_q15", "structarm__matrix__instance__q15.html", "structarm__matrix__instance__q15" ],
    [ "arm_matrix_instance_q31", "structarm__matrix__instance__q31.html", "structarm__matrix__instance__q31" ],
    [ "arm_pid_instance_f32", "structarm__pid__instance__f32.html", "structarm__pid__instance__f32" ],
    [ "arm_pid_instance_q15", "structarm__pid__instance__q15.html", "structarm__pid__instance__q15" ],
    [ "arm_pid_instance_q31", "structarm__pid__instance__q31.html", "structarm__pid__instance__q31" ],
    [ "arm_rfft_fast_instance_f32", "structarm__rfft__fast__instance__f32.html", "structarm__rfft__fast__instance__f32" ],
    [ "arm_rfft_instance_f32", "structarm__rfft__instance__f32.html", "structarm__rfft__instance__f32" ],
    [ "arm_rfft_instance_q15", "structarm__rfft__instance__q15.html", "structarm__rfft__instance__q15" ],
    [ "arm_rfft_instance_q31", "structarm__rfft__instance__q31.html", "structarm__rfft__instance__q31" ],
    [ "CAN_FIFOMailBox_TypeDef", "struct_c_a_n___f_i_f_o_mail_box___type_def.html", "struct_c_a_n___f_i_f_o_mail_box___type_def" ],
    [ "CAN_FilterRegister_TypeDef", "struct_c_a_n___filter_register___type_def.html", "struct_c_a_n___filter_register___type_def" ],
    [ "CAN_TxMailBox_TypeDef", "struct_c_a_n___tx_mail_box___type_def.html", "struct_c_a_n___tx_mail_box___type_def" ],
    [ "CAN_TypeDef", "struct_c_a_n___type_def.html", "struct_c_a_n___type_def" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "CRC_HandleTypeDef", "struct_c_r_c___handle_type_def.html", "struct_c_r_c___handle_type_def" ],
    [ "CRC_TypeDef", "struct_c_r_c___type_def.html", "struct_c_r_c___type_def" ],
    [ "DAC_TypeDef", "struct_d_a_c___type_def.html", "struct_d_a_c___type_def" ],
    [ "DBGMCU_TypeDef", "struct_d_b_g_m_c_u___type_def.html", "struct_d_b_g_m_c_u___type_def" ],
    [ "DCMI_TypeDef", "struct_d_c_m_i___type_def.html", "struct_d_c_m_i___type_def" ],
    [ "DMA_InitTypeDef", "struct_d_m_a___init_type_def.html", "struct_d_m_a___init_type_def" ],
    [ "DMA_Stream_TypeDef", "struct_d_m_a___stream___type_def.html", "struct_d_m_a___stream___type_def" ],
    [ "DMA_TypeDef", "struct_d_m_a___type_def.html", "struct_d_m_a___type_def" ],
    [ "DWT_Type", "struct_d_w_t___type.html", "struct_d_w_t___type" ],
    [ "ETH_TypeDef", "struct_e_t_h___type_def.html", "struct_e_t_h___type_def" ],
    [ "ExceptionStackFrame", "struct_exception_stack_frame.html", "struct_exception_stack_frame" ],
    [ "EXTI_TypeDef", "struct_e_x_t_i___type_def.html", "struct_e_x_t_i___type_def" ],
    [ "FLASH_EraseInitTypeDef", "struct_f_l_a_s_h___erase_init_type_def.html", "struct_f_l_a_s_h___erase_init_type_def" ],
    [ "FLASH_OBProgramInitTypeDef", "struct_f_l_a_s_h___o_b_program_init_type_def.html", "struct_f_l_a_s_h___o_b_program_init_type_def" ],
    [ "FLASH_ProcessTypeDef", "struct_f_l_a_s_h___process_type_def.html", "struct_f_l_a_s_h___process_type_def" ],
    [ "FLASH_TypeDef", "struct_f_l_a_s_h___type_def.html", "struct_f_l_a_s_h___type_def" ],
    [ "FSMC_Bank1_TypeDef", "struct_f_s_m_c___bank1___type_def.html", "struct_f_s_m_c___bank1___type_def" ],
    [ "FSMC_Bank1E_TypeDef", "struct_f_s_m_c___bank1_e___type_def.html", "struct_f_s_m_c___bank1_e___type_def" ],
    [ "FSMC_Bank2_3_TypeDef", "struct_f_s_m_c___bank2__3___type_def.html", "struct_f_s_m_c___bank2__3___type_def" ],
    [ "FSMC_Bank4_TypeDef", "struct_f_s_m_c___bank4___type_def.html", "struct_f_s_m_c___bank4___type_def" ],
    [ "GPIO_InitTypeDef", "struct_g_p_i_o___init_type_def.html", "struct_g_p_i_o___init_type_def" ],
    [ "GPIO_TypeDef", "struct_g_p_i_o___type_def.html", "struct_g_p_i_o___type_def" ],
    [ "I2C_HandleTypeDef", "struct_i2_c___handle_type_def.html", "struct_i2_c___handle_type_def" ],
    [ "I2C_InitTypeDef", "struct_i2_c___init_type_def.html", "struct_i2_c___init_type_def" ],
    [ "I2C_TypeDef", "struct_i2_c___type_def.html", "struct_i2_c___type_def" ],
    [ "I2S_HandleTypeDef", "struct_i2_s___handle_type_def.html", "struct_i2_s___handle_type_def" ],
    [ "I2S_InitTypeDef", "struct_i2_s___init_type_def.html", "struct_i2_s___init_type_def" ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "IRDA_HandleTypeDef", "struct_i_r_d_a___handle_type_def.html", "struct_i_r_d_a___handle_type_def" ],
    [ "IRDA_InitTypeDef", "struct_i_r_d_a___init_type_def.html", "struct_i_r_d_a___init_type_def" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "IWDG_HandleTypeDef", "struct_i_w_d_g___handle_type_def.html", "struct_i_w_d_g___handle_type_def" ],
    [ "IWDG_InitTypeDef", "struct_i_w_d_g___init_type_def.html", "struct_i_w_d_g___init_type_def" ],
    [ "IWDG_TypeDef", "struct_i_w_d_g___type_def.html", "struct_i_w_d_g___type_def" ],
    [ "NVIC_t", "struct_n_v_i_c__t.html", "struct_n_v_i_c__t" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "PWR_PVDTypeDef", "struct_p_w_r___p_v_d_type_def.html", "struct_p_w_r___p_v_d_type_def" ],
    [ "PWR_TypeDef", "struct_p_w_r___type_def.html", "struct_p_w_r___type_def" ],
    [ "RCC_ClkInitTypeDef", "struct_r_c_c___clk_init_type_def.html", "struct_r_c_c___clk_init_type_def" ],
    [ "RCC_OscInitTypeDef", "struct_r_c_c___osc_init_type_def.html", "struct_r_c_c___osc_init_type_def" ],
    [ "RCC_PLLInitTypeDef", "struct_r_c_c___p_l_l_init_type_def.html", "struct_r_c_c___p_l_l_init_type_def" ],
    [ "RCC_TypeDef", "struct_r_c_c___type_def.html", "struct_r_c_c___type_def" ],
    [ "RNG_TypeDef", "struct_r_n_g___type_def.html", "struct_r_n_g___type_def" ],
    [ "RTC_AlarmTypeDef", "struct_r_t_c___alarm_type_def.html", "struct_r_t_c___alarm_type_def" ],
    [ "RTC_DateTypeDef", "struct_r_t_c___date_type_def.html", "struct_r_t_c___date_type_def" ],
    [ "RTC_HandleTypeDef", "struct_r_t_c___handle_type_def.html", "struct_r_t_c___handle_type_def" ],
    [ "RTC_InitTypeDef", "struct_r_t_c___init_type_def.html", "struct_r_t_c___init_type_def" ],
    [ "RTC_TamperTypeDef", "struct_r_t_c___tamper_type_def.html", "struct_r_t_c___tamper_type_def" ],
    [ "RTC_TimeTypeDef", "struct_r_t_c___time_type_def.html", "struct_r_t_c___time_type_def" ],
    [ "RTC_TypeDef", "struct_r_t_c___type_def.html", "struct_r_t_c___type_def" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SCnSCB_Type", "struct_s_cn_s_c_b___type.html", "struct_s_cn_s_c_b___type" ],
    [ "SDIO_TypeDef", "struct_s_d_i_o___type_def.html", "struct_s_d_i_o___type_def" ],
    [ "SMARTCARD_HandleTypeDef", "struct_s_m_a_r_t_c_a_r_d___handle_type_def.html", "struct_s_m_a_r_t_c_a_r_d___handle_type_def" ],
    [ "SMARTCARD_InitTypeDef", "struct_s_m_a_r_t_c_a_r_d___init_type_def.html", "struct_s_m_a_r_t_c_a_r_d___init_type_def" ],
    [ "SPI_InitTypeDef", "struct_s_p_i___init_type_def.html", "struct_s_p_i___init_type_def" ],
    [ "SPI_TypeDef", "struct_s_p_i___type_def.html", "struct_s_p_i___type_def" ],
    [ "SYSCFG_TypeDef", "struct_s_y_s_c_f_g___type_def.html", "struct_s_y_s_c_f_g___type_def" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "TIM_Base_InitTypeDef", "struct_t_i_m___base___init_type_def.html", "struct_t_i_m___base___init_type_def" ],
    [ "TIM_BreakDeadTimeConfigTypeDef", "struct_t_i_m___break_dead_time_config_type_def.html", "struct_t_i_m___break_dead_time_config_type_def" ],
    [ "TIM_ClearInputConfigTypeDef", "struct_t_i_m___clear_input_config_type_def.html", "struct_t_i_m___clear_input_config_type_def" ],
    [ "TIM_ClockConfigTypeDef", "struct_t_i_m___clock_config_type_def.html", "struct_t_i_m___clock_config_type_def" ],
    [ "TIM_Encoder_InitTypeDef", "struct_t_i_m___encoder___init_type_def.html", "struct_t_i_m___encoder___init_type_def" ],
    [ "TIM_HallSensor_InitTypeDef", "struct_t_i_m___hall_sensor___init_type_def.html", "struct_t_i_m___hall_sensor___init_type_def" ],
    [ "TIM_HandleTypeDef", "struct_t_i_m___handle_type_def.html", "struct_t_i_m___handle_type_def" ],
    [ "TIM_IC_InitTypeDef", "struct_t_i_m___i_c___init_type_def.html", "struct_t_i_m___i_c___init_type_def" ],
    [ "TIM_MasterConfigTypeDef", "struct_t_i_m___master_config_type_def.html", "struct_t_i_m___master_config_type_def" ],
    [ "TIM_OC_InitTypeDef", "struct_t_i_m___o_c___init_type_def.html", "struct_t_i_m___o_c___init_type_def" ],
    [ "TIM_OnePulse_InitTypeDef", "struct_t_i_m___one_pulse___init_type_def.html", "struct_t_i_m___one_pulse___init_type_def" ],
    [ "TIM_SlaveConfigTypeDef", "struct_t_i_m___slave_config_type_def.html", "struct_t_i_m___slave_config_type_def" ],
    [ "TIM_TypeDef", "struct_t_i_m___type_def.html", "struct_t_i_m___type_def" ],
    [ "TPI_Type", "struct_t_p_i___type.html", "struct_t_p_i___type" ],
    [ "UART_HandleTypeDef", "struct_u_a_r_t___handle_type_def.html", "struct_u_a_r_t___handle_type_def" ],
    [ "UART_InitTypeDef", "struct_u_a_r_t___init_type_def.html", "struct_u_a_r_t___init_type_def" ],
    [ "USART_HandleTypeDef", "struct_u_s_a_r_t___handle_type_def.html", "struct_u_s_a_r_t___handle_type_def" ],
    [ "USART_InitTypeDef", "struct_u_s_a_r_t___init_type_def.html", "struct_u_s_a_r_t___init_type_def" ],
    [ "USART_TypeDef", "struct_u_s_a_r_t___type_def.html", "struct_u_s_a_r_t___type_def" ],
    [ "USB_OTG_DeviceTypeDef", "struct_u_s_b___o_t_g___device_type_def.html", "struct_u_s_b___o_t_g___device_type_def" ],
    [ "USB_OTG_GlobalTypeDef", "struct_u_s_b___o_t_g___global_type_def.html", "struct_u_s_b___o_t_g___global_type_def" ],
    [ "USB_OTG_HostChannelTypeDef", "struct_u_s_b___o_t_g___host_channel_type_def.html", "struct_u_s_b___o_t_g___host_channel_type_def" ],
    [ "USB_OTG_HostTypeDef", "struct_u_s_b___o_t_g___host_type_def.html", "struct_u_s_b___o_t_g___host_type_def" ],
    [ "USB_OTG_INEndpointTypeDef", "struct_u_s_b___o_t_g___i_n_endpoint_type_def.html", "struct_u_s_b___o_t_g___i_n_endpoint_type_def" ],
    [ "USB_OTG_OUTEndpointTypeDef", "struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html", "struct_u_s_b___o_t_g___o_u_t_endpoint_type_def" ],
    [ "WWDG_HandleTypeDef", "struct_w_w_d_g___handle_type_def.html", "struct_w_w_d_g___handle_type_def" ],
    [ "WWDG_InitTypeDef", "struct_w_w_d_g___init_type_def.html", "struct_w_w_d_g___init_type_def" ],
    [ "WWDG_TypeDef", "struct_w_w_d_g___type_def.html", "struct_w_w_d_g___type_def" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ]
];