# Pin-Hao Chen

**Digital IC / RTL** — Verilog · AXI/AXIS · Vivado · PYNQ-ZU

### What I do
Design and verify RTL data paths and controllers on Xilinx SoCs, with emphasis on AXI/AXIS integration, timing closure, and clean testbenches.  
*FYI:* I’ve prototyped an FPGA-based **FAST corner detection** pipeline; a dedicated repo page will be added later.

### Skills
- RTL: Verilog-2001, SystemVerilog (FSM, CDC, pipeline registers, handshakes)
- SoC/FPGA: AXI4/AXIS/AXI-Lite, DMA (MM2S/S2MM, SG), PYNQ-ZU, Vivado/ModelSim
- Tools & Lang: Python (Jupyter), C++ (OpenCV), Git, Linux

### Links
- Repos: https://github.com/你的帳號  
- Location: Taichung, Taiwan
