

================================================================
== Vivado HLS Report for 'StreamingMaxPool_1'
================================================================
* Date:           Sat Apr 25 13:05:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.644 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      163|      163| 0.815 us | 0.815 us |  163|  163|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      160|      160|        32|          -|          -|     5|    no    |
        | + Loop 1.1  |       21|       21|         4|          2|          1|    10|    yes   |
        | + Loop 1.2  |        6|        6|         3|          1|          1|     5|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    360|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    215|    -|
|Register         |        -|      -|     431|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      0|     431|    575|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_U  |StreamingMaxPool_Ee0  |        8|  0|   0|    0|     5|  128|     1|          640|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |        8|  0|   0|    0|     5|  128|     1|          640|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln74_fu_207_p2                 |     +    |      0|  0|   13|           4|           1|
    |outpix_fu_253_p2                   |     +    |      0|  0|   12|           3|           1|
    |xp_fu_231_p2                       |     +    |      0|  0|   12|           3|           1|
    |yp_fu_195_p2                       |     +    |      0|  0|   12|           3|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state12_pp1_stage0_iter2  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0   |    and   |      0|  0|    2|           1|           1|
    |icmp_ln73_fu_189_p2                |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln74_fu_201_p2                |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln75_fu_213_p2                |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln85_fu_247_p2                |   icmp   |      0|  0|    9|           3|           3|
    |or_ln718_1_fu_236_p2               |    or    |      0|  0|  128|         128|         128|
    |or_ln718_fu_241_p2                 |    or    |      0|  0|  128|         128|         128|
    |select_ln75_fu_219_p3              |  select  |      0|  0|    3|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|    2|           2|           1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      0|  0|  360|         292|         284|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_160_p4  |   9|          2|    4|          8|
    |ap_phi_mux_xp_0_phi_fu_171_p4            |   9|          2|    3|          6|
    |buf_V_address0                           |  27|          5|    3|         15|
    |buf_V_address1                           |  27|          5|    3|         15|
    |buf_V_d0                                 |  15|          3|  128|        384|
    |in_V_V_blk_n                             |   9|          2|    1|          2|
    |indvar_flatten_reg_156                   |   9|          2|    4|          8|
    |out_V_V_blk_n                            |   9|          2|    1|          2|
    |outpix_0_reg_178                         |   9|          2|    3|          6|
    |xp_0_reg_167                             |   9|          2|    3|          6|
    |yp_0_reg_145                             |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 215|         45|  160|        474|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |add_ln74_reg_277                 |    4|   0|    4|          0|
    |ap_CS_fsm                        |    9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |    1|   0|    1|          0|
    |buf_V_addr_4_reg_293             |    3|   0|    3|          0|
    |icmp_ln74_reg_273                |    1|   0|    1|          0|
    |icmp_ln74_reg_273_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln85_reg_309                |    1|   0|    1|          0|
    |icmp_ln85_reg_309_pp1_iter1_reg  |    1|   0|    1|          0|
    |indvar_flatten_reg_156           |    4|   0|    4|          0|
    |or_ln718_reg_304                 |  128|   0|  128|          0|
    |outpix_0_reg_178                 |    3|   0|    3|          0|
    |select_ln75_reg_282              |    3|   0|    3|          0|
    |tmp_V_2_reg_323                  |  128|   0|  128|          0|
    |tmp_V_reg_288                    |  128|   0|  128|          0|
    |xp_0_reg_167                     |    3|   0|    3|          0|
    |xp_reg_299                       |    3|   0|    3|          0|
    |yp_0_reg_145                     |    3|   0|    3|          0|
    |yp_reg_268                       |    3|   0|    3|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  431|   0|  431|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|in_V_V_dout     |  in |  128|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |  128|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

