# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" \

sv xil_defaultlib  \
"../../../../fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
