Analysis & Synthesis report for simple_pipeline
Thu Jun  8 12:38:10 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1
 16. Source assignments for ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1
 17. Parameter Settings for User Entity Instance: ram:ram1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: ram:ram2|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 20. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod1
 24. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div2
 26. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod3
 27. Parameter Settings for Inferred Entity Instance: counta3:c3|lpm_divide:Mod0
 28. Parameter Settings for Inferred Entity Instance: display:ds|lpm_divide:Mod0
 29. altsyncram Parameter Settings by Entity Instance
 30. altpll Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "display:ds"
 32. Port Connectivity Checks: "pll:pll"
 33. Port Connectivity Checks: "ram:ram2"
 34. Port Connectivity Checks: "ram:ram1"
 35. Port Connectivity Checks: "branch:br"
 36. Port Connectivity Checks: "phase3ctl:p3IDEX"
 37. Port Connectivity Checks: "ctl:ctl"
 38. In-System Memory Content Editor Settings
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun  8 12:38:10 2023           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                      ; simple_pipeline                                 ;
; Top-level Entity Name              ; simple_pipeline                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,462                                           ;
;     Total combinational functions  ; 3,285                                           ;
;     Dedicated logic registers      ; 861                                             ;
; Total registers                    ; 861                                             ;
; Total pins                         ; 117                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 131,072                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                            ; simple_pipeline    ; simple_pipeline    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; simple_pipeline.v                                                  ; yes             ; User Verilog HDL File                        ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v                                                  ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v                                                              ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v                                                              ;             ;
; ALU.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v                                                              ;             ;
; RegisterFile.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RegisterFile.v                                                     ;             ;
; register.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register.v                                                         ;             ;
; register2.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register2.v                                                        ;             ;
; shifter.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v                                                          ;             ;
; PC.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v                                                               ;             ;
; phasecounter.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phasecounter.v                                                     ;             ;
; phase3ctl.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v                                                        ;             ;
; phase4ctl.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase4ctl.v                                                        ;             ;
; phase5ctl.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase5ctl.v                                                        ;             ;
; ctl.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v                                                              ;             ;
; branch.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v                                                           ;             ;
; RemoveChattering.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v                                                 ;             ;
; counta2.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v                                                          ;             ;
; counta3.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v                                                          ;             ;
; segLED.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/segLED.v                                                           ;             ;
; divider.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v                                                          ;             ;
; display.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v                                                          ;             ;
; forwardingunit.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/forwardingunit.v                                                   ;             ;
; finding_hazard.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/finding_hazard.v                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_gck1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf                                             ;             ;
; db/altsyncram_ema2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_ema2.tdf                                             ;             ;
; random.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/random.mif                                                         ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                             ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/pll_altpll.v                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sldd0c8d2e6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                         ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                        ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                    ;             ;
; db/lpm_divide_5jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5jm.tdf                                              ;             ;
; db/sign_div_unsign_tlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_tlh.tdf                                         ;             ;
; db/alt_u_div_e7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_e7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_5bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5bm.tdf                                              ;             ;
; db/sign_div_unsign_qlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_qlh.tdf                                         ;             ;
; db/alt_u_div_87f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf                                               ;             ;
; db/lpm_divide_2jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_2jm.tdf                                              ;             ;
; db/lpm_divide_fkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_fkm.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_2af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_2af.tdf                                               ;             ;
; db/lpm_divide_i9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_i9m.tdf                                              ;             ;
; db/sign_div_unsign_7kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7kh.tdf                                         ;             ;
; db/alt_u_div_24f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_24f.tdf                                               ;             ;
; db/lpm_divide_n9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_n9m.tdf                                              ;             ;
; db/sign_div_unsign_ckh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_ckh.tdf                                         ;             ;
; db/alt_u_div_c4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_c4f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,462       ;
;                                             ;             ;
; Total combinational functions               ; 3285        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1559        ;
;     -- 3 input functions                    ; 707         ;
;     -- <=2 input functions                  ; 1019        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2743        ;
;     -- arithmetic mode                      ; 542         ;
;                                             ;             ;
; Total registers                             ; 861         ;
;     -- Dedicated logic registers            ; 861         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 117         ;
; Total memory bits                           ; 131072      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 554         ;
; Total fan-out                               ; 14195       ;
; Average fan-out                             ; 3.21        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |simple_pipeline                                                                                                                        ; 3285 (235)          ; 861 (32)                  ; 131072      ; 0            ; 0       ; 0         ; 117  ; 0            ; |simple_pipeline                                                                                                                                                                                                                                                                                                                                            ; simple_pipeline                   ; work         ;
;    |ALU:ALU|                                                                                                                            ; 79 (79)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ALU:ALU                                                                                                                                                                                                                                                                                                                                    ; ALU                               ; work         ;
;    |PC:PC|                                                                                                                              ; 34 (34)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|PC:PC                                                                                                                                                                                                                                                                                                                                      ; PC                                ; work         ;
;    |RegisterFile:RF|                                                                                                                    ; 8 (8)               ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|RegisterFile:RF                                                                                                                                                                                                                                                                                                                            ; RegisterFile                      ; work         ;
;    |RemoveChattering:rc|                                                                                                                ; 80 (80)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|RemoveChattering:rc                                                                                                                                                                                                                                                                                                                        ; RemoveChattering                  ; work         ;
;    |branch:br|                                                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|branch:br                                                                                                                                                                                                                                                                                                                                  ; branch                            ; work         ;
;    |counta2:c2|                                                                                                                         ; 1058 (60)           ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2                                                                                                                                                                                                                                                                                                                                 ; counta2                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_2jm:auto_generated|                                                                                                ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_2jm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5jm:auto_generated|                                                                                                ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5jm                    ; work         ;
;             |sign_div_unsign_tlh:divider|                                                                                               ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_tlh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                                 ; alt_u_div_e7f                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_fkm:auto_generated|                                                                                                ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div2|lpm_divide_fkm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_fkm                    ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_7nh               ; work         ;
;                |alt_u_div_2af:divider|                                                                                                  ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                                 ; alt_u_div_2af                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                                                ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5bm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                                                ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5bm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 136 (136)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                                                ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5bm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                                                ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5bm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |segLED:a0|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|segLED:a0                                                                                                                                                                                                                                                                                                                       ; segLED                            ; work         ;
;    |counta3:c3|                                                                                                                         ; 98 (82)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3                                                                                                                                                                                                                                                                                                                                 ; counta3                           ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_i9m:auto_generated|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3|lpm_divide:Mod0|lpm_divide_i9m:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_i9m                    ; work         ;
;             |sign_div_unsign_7kh:divider|                                                                                               ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3|lpm_divide:Mod0|lpm_divide_i9m:auto_generated|sign_div_unsign_7kh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_7kh               ; work         ;
;                |alt_u_div_24f:divider|                                                                                                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3|lpm_divide:Mod0|lpm_divide_i9m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_24f:divider                                                                                                                                                                                                                                 ; alt_u_div_24f                     ; work         ;
;       |segLED:a0|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3|segLED:a0                                                                                                                                                                                                                                                                                                                       ; segLED                            ; work         ;
;    |ctl:ctl|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ctl:ctl                                                                                                                                                                                                                                                                                                                                    ; ctl                               ; work         ;
;    |display:ds|                                                                                                                         ; 842 (423)           ; 98 (98)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds                                                                                                                                                                                                                                                                                                                                 ; display                           ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|lpm_divide:Mod0|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                                 ; alt_u_div_c4f                     ; work         ;
;       |number:reg0|                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg10|                                                                                                                    ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg10                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg11|                                                                                                                    ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg12|                                                                                                                    ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg13|                                                                                                                    ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg13                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg14|                                                                                                                    ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg15|                                                                                                                    ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg1|                                                                                                                     ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg2|                                                                                                                     ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg3|                                                                                                                     ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg4|                                                                                                                     ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg5|                                                                                                                     ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg6|                                                                                                                     ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg6                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg6|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg6|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg6|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg6|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg7|                                                                                                                     ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg7                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg7|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg7|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg7|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg7|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg8|                                                                                                                     ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg8                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg9|                                                                                                                     ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;    |finding_hazard:fh|                                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|finding_hazard:fh                                                                                                                                                                                                                                                                                                                          ; finding_hazard                    ; work         ;
;    |forwardingunit:fd|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|forwardingunit:fd                                                                                                                                                                                                                                                                                                                          ; forwardingunit                    ; work         ;
;    |phase3ctl:p3IDEX|                                                                                                                   ; 14 (14)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase3ctl:p3IDEX                                                                                                                                                                                                                                                                                                                           ; phase3ctl                         ; work         ;
;    |phase3ctl:p3IFID|                                                                                                                   ; 2 (2)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase3ctl:p3IFID                                                                                                                                                                                                                                                                                                                           ; phase3ctl                         ; work         ;
;    |phase4ctl:p4EXMEM|                                                                                                                  ; 1 (1)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase4ctl:p4EXMEM                                                                                                                                                                                                                                                                                                                          ; phase4ctl                         ; work         ;
;    |phase4ctl:p4IDEX|                                                                                                                   ; 1 (1)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase4ctl:p4IDEX                                                                                                                                                                                                                                                                                                                           ; phase4ctl                         ; work         ;
;    |phase4ctl:p4IFID|                                                                                                                   ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase4ctl:p4IFID                                                                                                                                                                                                                                                                                                                           ; phase4ctl                         ; work         ;
;    |phase5ctl:p5EXMEM|                                                                                                                  ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase5ctl:p5EXMEM                                                                                                                                                                                                                                                                                                                          ; phase5ctl                         ; work         ;
;    |phase5ctl:p5IDEX|                                                                                                                   ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase5ctl:p5IDEX                                                                                                                                                                                                                                                                                                                           ; phase5ctl                         ; work         ;
;    |phase5ctl:p5IFID|                                                                                                                   ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase5ctl:p5IFID                                                                                                                                                                                                                                                                                                                           ; phase5ctl                         ; work         ;
;    |phase5ctl:p5MEMWB|                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase5ctl:p5MEMWB                                                                                                                                                                                                                                                                                                                          ; phase5ctl                         ; work         ;
;    |pll:pll|                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|pll:pll                                                                                                                                                                                                                                                                                                                                    ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                        ; work         ;
;    |ram:ram1|                                                                                                                           ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1                                                                                                                                                                                                                                                                                                                                   ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_gck1:auto_generated|                                                                                               ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_gck1                   ; work         ;
;             |altsyncram_ema2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1                                                                                                                                                                                                                                        ; altsyncram_ema2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 72 (56)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |ram:ram2|                                                                                                                           ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2                                                                                                                                                                                                                                                                                                                                   ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_gck1:auto_generated|                                                                                               ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_gck1                   ; work         ;
;             |altsyncram_ema2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1                                                                                                                                                                                                                                        ; altsyncram_ema2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 72 (56)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |register2:CR2|                                                                                                                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register2:CR2                                                                                                                                                                                                                                                                                                                              ; register2                         ; work         ;
;    |register:AR2|                                                                                                                       ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:AR2                                                                                                                                                                                                                                                                                                                               ; register                          ; work         ;
;    |register:AR|                                                                                                                        ; 80 (80)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:AR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:BR|                                                                                                                        ; 80 (80)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:BR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:CR3|                                                                                                                       ; 4 (4)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:CR3                                                                                                                                                                                                                                                                                                                               ; register                          ; work         ;
;    |register:CR|                                                                                                                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:CR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:DR|                                                                                                                        ; 20 (20)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:DR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:IR|                                                                                                                        ; 6 (6)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:IR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:MDR2|                                                                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:MDR2                                                                                                                                                                                                                                                                                                                              ; register                          ; work         ;
;    |register:MDR|                                                                                                                       ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:MDR                                                                                                                                                                                                                                                                                                                               ; register                          ; work         ;
;    |register:PC1|                                                                                                                       ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:PC1                                                                                                                                                                                                                                                                                                                               ; register                          ; work         ;
;    |register:PC2|                                                                                                                       ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:PC2                                                                                                                                                                                                                                                                                                                               ; register                          ; work         ;
;    |register:SZCV|                                                                                                                      ; 24 (24)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:SZCV                                                                                                                                                                                                                                                                                                                              ; register                          ; work         ;
;    |shifter:sf|                                                                                                                         ; 184 (184)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|shifter:sf                                                                                                                                                                                                                                                                                                                                 ; shifter                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 171 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 170 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 170 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 170 (1)             ; 112 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 169 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 169 (132)           ; 106 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; random.mif ;
; ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; random.mif ;
+----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |simple_pipeline|pll:pll                                                                                                                                                                                                                                                             ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |simple_pipeline|ram:ram1                                                                                                                                                                                                                                                            ; ram.v           ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |simple_pipeline|ram:ram2                                                                                                                                                                                                                                                            ; ram.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; counta3:c3|t[2,3]                      ; Stuck at GND due to stuck port data_in ;
; counta3:c3|c[4..30]                    ; Stuck at GND due to stuck port data_in ;
; counta2:c2|t[2,3]                      ; Stuck at GND due to stuck port data_in ;
; counta2:c2|c[4..30]                    ; Stuck at GND due to stuck port data_in ;
; display:ds|disp_8[0]                   ; Stuck at GND due to stuck port data_in ;
; display:ds|disp_2[0]                   ; Stuck at GND due to stuck port data_in ;
; display:ds|disp_3[0]                   ; Stuck at GND due to stuck port data_in ;
; display:ds|disp_4[0]                   ; Stuck at GND due to stuck port data_in ;
; display:ds|disp_5[0]                   ; Stuck at GND due to stuck port data_in ;
; display:ds|disp_6[0]                   ; Stuck at GND due to stuck port data_in ;
; display:ds|disp_7[0]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 65 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+------------------+---------------------------+----------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------+---------------------------+----------------------------------------+
; counta2:c2|c[30] ; Stuck at GND              ; display:ds|disp_2[0]                   ;
;                  ; due to stuck port data_in ;                                        ;
+------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 861   ;
; Number of registers using Synchronous Clear  ; 135   ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 445   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 413   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |simple_pipeline|counta2:c2|c[3]                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|PC:PC|pc[7]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|register:MDR|DataOut[2]                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|register:DR|DataOut[4]                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|register:AR2|DataOut[12]                                                                                                                                                ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|register:BR|DataOut[5]                                                                                                                                                  ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|register:AR|DataOut[1]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_pipeline|register:SZCV|DataOut[2]                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|counta3:c3|c[1]                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_pipeline|out[15]                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simple_pipeline|ctl:ctl|Branch[2]                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |simple_pipeline|ctl:ctl|opcode[2]                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simple_pipeline|B_wire[12]                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simple_pipeline|A_wire[5]                                                                                                                                                               ;
; 16:1               ; 16 bits   ; 160 LEs       ; 48 LEs               ; 112 LEs                ; No         ; |simple_pipeline|ALU:ALU|Out[6]                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |simple_pipeline|shifterIn[6]                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; random.mif           ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_gck1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; random.mif           ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_gck1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 25000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 100                   ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 40                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta3:c3|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_i9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:ds|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                           ;
; LPM_WIDTHD             ; 6              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 2                                        ;
; Entity Instance                           ; ram:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 16                                       ;
;     -- NUMWORDS_A                         ; 4096                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; ram:ram2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 16                                       ;
;     -- NUMWORDS_A                         ; 4096                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "display:ds"          ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reg_10[15..4] ; Input ; Info     ; Stuck at GND ;
; reg_13[15..4] ; Input ; Info     ; Stuck at GND ;
; ctl[2]        ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                                                                                                                                 ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; c0         ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram2"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram1"                                                                                                                                                                                 ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren        ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "branch:br"                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cond ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase3ctl:p3IDEX"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; MemReadout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctl:ctl"                                                                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clk    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rst_n  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated ;
; 1              ; NONE        ; 16    ; 4096  ; Read/Write ; ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 171                         ;
; cycloneiii_ff         ; 749                         ;
;     CLR               ; 164                         ;
;     ENA               ; 99                          ;
;     ENA CLR           ; 198                         ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 105                         ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 134                         ;
; cycloneiii_lcell_comb ; 3118                        ;
;     arith             ; 534                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 239                         ;
;         3 data inputs ; 292                         ;
;     normal            ; 2584                        ;
;         0 data inputs ; 69                          ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 633                         ;
;         3 data inputs ; 347                         ;
;         4 data inputs ; 1497                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 34.10                       ;
; Average LUT depth     ; 12.03                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Thu Jun  8 12:37:53 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 22 design units, including 22 entities, in source file simple_pipeline.v
    Info (12023): Found entity 1: ALU File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 1
    Info (12023): Found entity 2: RegisterFile File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RegisterFile.v Line: 1
    Info (12023): Found entity 3: register File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register.v Line: 1
    Info (12023): Found entity 4: register2 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register2.v Line: 1
    Info (12023): Found entity 5: shifter File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 1
    Info (12023): Found entity 6: PC File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v Line: 1
    Info (12023): Found entity 7: phasecounter File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phasecounter.v Line: 1
    Info (12023): Found entity 8: phase3ctl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 1
    Info (12023): Found entity 9: phase4ctl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase4ctl.v Line: 1
    Info (12023): Found entity 10: phase5ctl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase5ctl.v Line: 1
    Info (12023): Found entity 11: ctl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v Line: 1
    Info (12023): Found entity 12: branch File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v Line: 1
    Info (12023): Found entity 13: RemoveChattering File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v Line: 1
    Info (12023): Found entity 14: counta2 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 1
    Info (12023): Found entity 15: counta3 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 1
    Info (12023): Found entity 16: segLED File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/segLED.v Line: 1
    Info (12023): Found entity 17: divider File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v Line: 1
    Info (12023): Found entity 18: display File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 1
    Info (12023): Found entity 19: SEVENSEG_LED File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 184
    Info (12023): Found entity 20: number File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 206
    Info (12023): Found entity 21: forwardingunit File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/forwardingunit.v Line: 1
    Info (12023): Found entity 22: simple_pipeline File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(82): created implicit net for "AS_BC" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(82): created implicit net for "SLI" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(158): created implicit net for "pcout" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 158
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(159): created implicit net for "ceout" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 159
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(160): created implicit net for "ce1out" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 160
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(161): created implicit net for "ce2out" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 161
Info (12127): Elaborating entity "simple_pipeline" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(158): object "pcout" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(159): object "ceout" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(160): object "ce1out" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(161): object "ce2out" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 161
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(47): object "PCIn" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(52): object "opcode_wire1" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(52): object "opcode_wire2" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(55): object "SZCV10" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 55
Warning (10858): Verilog HDL warning at simple_pipeline.v(60): object MemReadout used but never assigned File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 60
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(154): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 154
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(155): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 155
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(156): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 156
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(157): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 157
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(158): truncated value with size 16 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 158
Warning (10030): Net "MemReadout" at simple_pipeline.v(60) has no driver or initial value, using a default initial value '0' File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 60
Info (12128): Elaborating entity "register" for hierarchy "register:IR" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 65
Info (12128): Elaborating entity "register2" for hierarchy "register2:CR2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 72
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RF" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 79
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 80
Info (12128): Elaborating entity "ctl" for hierarchy "ctl:ctl" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at ctl.v(10): object "inst_wire" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v Line: 10
Warning (12125): Using design file finding_hazard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: finding_hazard File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/finding_hazard.v Line: 1
Info (12128): Elaborating entity "finding_hazard" for hierarchy "finding_hazard:fh" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 83
Info (12128): Elaborating entity "forwardingunit" for hierarchy "forwardingunit:fd" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 84
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:sf" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 85
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 86
Warning (10230): Verilog HDL assignment warning at PC.v(9): truncated value with size 32 to match size of target (16) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v Line: 9
Warning (10230): Verilog HDL assignment warning at PC.v(20): truncated value with size 32 to match size of target (16) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v Line: 20
Info (12128): Elaborating entity "phase3ctl" for hierarchy "phase3ctl:p3IFID" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 88
Info (12128): Elaborating entity "phase4ctl" for hierarchy "phase4ctl:p4IFID" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 89
Info (12128): Elaborating entity "phase5ctl" for hierarchy "phase5ctl:p5IFID" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 90
Info (12128): Elaborating entity "branch" for hierarchy "branch:br" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at branch.v(5): object "c" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v Line: 5
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram1|altsyncram:altsyncram_component" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram:ram1|altsyncram:altsyncram_component" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v Line: 86
Info (12133): Instantiated megafunction "ram:ram1|altsyncram:altsyncram_component" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "random.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gck1.tdf
    Info (12023): Found entity 1: altsyncram_gck1 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gck1" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ema2.tdf
    Info (12023): Found entity 1: altsyncram_ema2 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_ema2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ema2" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf Line: 38
Info (12133): Instantiated megafunction "ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 101
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v Line: 100
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "40"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "100"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "RemoveChattering" for hierarchy "RemoveChattering:rc" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 102
Info (12128): Elaborating entity "counta2" for hierarchy "counta2:c2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 103
Warning (10230): Verilog HDL assignment warning at counta2.v(24): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 24
Warning (10230): Verilog HDL assignment warning at counta2.v(38): truncated value with size 32 to match size of target (31) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 38
Info (12128): Elaborating entity "segLED" for hierarchy "counta2:c2|segLED:a0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 10
Info (12128): Elaborating entity "counta3" for hierarchy "counta3:c3" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 104
Warning (10230): Verilog HDL assignment warning at counta3.v(24): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 24
Warning (10230): Verilog HDL assignment warning at counta3.v(43): truncated value with size 32 to match size of target (31) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 43
Info (12128): Elaborating entity "display" for hierarchy "display:ds" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at display.v(9): object "sl_clk_wire" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at display.v(9): object "sl_rst_wire" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 9
Warning (10230): Verilog HDL assignment warning at display.v(60): truncated value with size 32 to match size of target (6) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 60
Warning (10230): Verilog HDL assignment warning at display.v(61): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 61
Warning (10230): Verilog HDL assignment warning at display.v(64): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 64
Warning (10230): Verilog HDL assignment warning at display.v(67): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 67
Warning (10230): Verilog HDL assignment warning at display.v(70): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 70
Warning (10230): Verilog HDL assignment warning at display.v(73): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 73
Warning (10230): Verilog HDL assignment warning at display.v(76): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 76
Warning (10230): Verilog HDL assignment warning at display.v(79): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 79
Warning (10230): Verilog HDL assignment warning at display.v(82): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 82
Warning (10230): Verilog HDL assignment warning at display.v(85): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 85
Info (12128): Elaborating entity "number" for hierarchy "display:ds|number:reg0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 30
Info (12128): Elaborating entity "SEVENSEG_LED" for hierarchy "display:ds|number:reg0|SEVENSEG_LED:l1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.08.12:37:59 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Div1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Mod2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Div0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Mod1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Mod0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Div2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Mod3" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta3:c3|Mod0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:ds|Mod0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 60
Info (12130): Elaborated megafunction instantiation "counta2:c2|lpm_divide:Div1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 40
Info (12133): Instantiated megafunction "counta2:c2|lpm_divide:Div1" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_e7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "counta2:c2|lpm_divide:Mod2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 40
Info (12133): Instantiated megafunction "counta2:c2|lpm_divide:Mod2" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "counta2:c2|lpm_divide:Div0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 39
Info (12133): Instantiated megafunction "counta2:c2|lpm_divide:Div0" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 39
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_2jm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "counta2:c2|lpm_divide:Div2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 41
Info (12133): Instantiated megafunction "counta2:c2|lpm_divide:Div2" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 41
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_fkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_2af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "counta3:c3|lpm_divide:Mod0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 46
Info (12133): Instantiated megafunction "counta3:c3|lpm_divide:Mod0" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf
    Info (12023): Found entity 1: lpm_divide_i9m File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_i9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf
    Info (12023): Found entity 1: alt_u_div_24f File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_24f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "display:ds|lpm_divide:Mod0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 60
Info (12133): Instantiated megafunction "display:ds|lpm_divide:Mod0" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf
    Info (12023): Found entity 1: lpm_divide_n9m File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_n9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_c4f.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out2[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 27
    Warning (13410): Pin "out3[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 29
    Warning (13410): Pin "disp_2[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 31
    Warning (13410): Pin "disp_3[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 31
    Warning (13410): Pin "disp_4[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 31
    Warning (13410): Pin "disp_5[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 31
    Warning (13410): Pin "disp_6[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 31
    Warning (13410): Pin "disp_7[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 31
    Warning (13410): Pin "disp_8[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 31
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 102
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 37
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 42
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 87
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 92
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 97
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 102
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 37
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 42
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "display:ds|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_c4f.tdf Line: 57
Info (144001): Generated suppressed messages file /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3655 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 98 output pins
    Info (21061): Implemented 3500 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 577 megabytes
    Info: Processing ended: Thu Jun  8 12:38:10 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.map.smsg.


