#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec 13 09:23:27 2024
# Process ID: 6416
# Current directory: C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1
# Command line: vivado.exe -log CUSTOM_AXIS_IP_RM_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CUSTOM_AXIS_IP_RM_wrapper.tcl
# Log file: C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/CUSTOM_AXIS_IP_RM_wrapper.vds
# Journal file: C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1\vivado.jou
# Running On        :LAPTOP-7364E6GV
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8344 MB
# Swap memory       :22459 MB
# Total Virtual     :30803 MB
# Available Virtual :13598 MB
#-----------------------------------------------------------
source CUSTOM_AXIS_IP_RM_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 513.246 ; gain = 200.949
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/AXIS_FIFO_CUSTOM_EQ_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/axis_fifo_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/AXIS_FIFO_CUSTOM2_RM_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/AXIS_FIFO_CUSTOM_RM_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:axis_fifo:1.0'. The one found in IP location 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/axis_fifo_1_0' will take precedence over the same IP in location c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/AXIS_FIFO_CUSTOM2_RM_1_0
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 533.695 ; gain = 20.449
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.cache/ip 
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 576.879 ; gain = 43.184
Command: read_checkpoint -auto_incremental -incremental C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.srcs/utils_1/imports/synth_1/CUSTOM_AXIS_IP_RM_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.srcs/utils_1/imports/synth_1/CUSTOM_AXIS_IP_RM_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CUSTOM_AXIS_IP_RM_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6236
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1988.664 ; gain = 399.445
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:2469]
INFO: [Synth 8-6157] synthesizing module 'CUSTOM_AXIS_IP_RM_wrapper' [C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/hdl/CUSTOM_AXIS_IP_RM_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'CUSTOM_AXIS_IP_RM' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:13]
INFO: [Synth 8-6157] synthesizing module 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0/synth/CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AXIS_FIFO_CUSTOM_RM' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/hdl/AXIS_FIFO_CUSTOM_RM.v:8]
INFO: [Synth 8-6157] synthesizing module 'operation' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/src/operation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'operation' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/src/operation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_FIFO_CUSTOM_RM' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/hdl/AXIS_FIFO_CUSTOM_RM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0/synth/CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0.v:53]
WARNING: [Synth 8-7071] port 'm00_axis_tstrb' of module 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0' is unconnected for instance 'AXIS_FIFO_CUSTOM_RM_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:181]
WARNING: [Synth 8-7023] instance 'AXIS_FIFO_CUSTOM_RM_0' of module 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0' has 14 connections declared, but only 13 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:181]
INFO: [Synth 8-638] synthesizing module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/synth/CUSTOM_AXIS_IP_RM_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:21804' bound to instance 'U0' of component 'axi_dma' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/synth/CUSTOM_AXIS_IP_RM_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:53340]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13671]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13671]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-226] default block is never used [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9439]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12116]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10618]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10618]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12116]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:20097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:20097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:53340]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-256] done synthesizing module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/synth/CUSTOM_AXIS_IP_RM_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:195]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:195]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:195]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:195]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:195]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:195]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'CUSTOM_AXIS_IP_RM_axi_dma_0_0' has 64 connections declared, but only 58 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:195]
INFO: [Synth 8-6157] synthesizing module 'CUSTOM_AXIS_IP_RM_axi_smc_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/synth/CUSTOM_AXIS_IP_RM_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_16SUU7T' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1030]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_one_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_0/synth/bd_f701_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_one_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_0/synth/bd_f701_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_f701_psr_aclk_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/synth/bd_f701_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/synth/bd_f701_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_f701_psr_aclk_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/synth/bd_f701_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_f701_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1077]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_f701_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1077]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_f701_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1077]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_f701_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1077]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_f701_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1077]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_16SUU7T' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1030]
WARNING: [Synth 8-7071] port 'S02_ACLK' of module 'clk_map_imp_16SUU7T' is unconnected for instance 'clk_map' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:537]
WARNING: [Synth 8-7071] port 'S02_ARESETN' of module 'clk_map_imp_16SUU7T' is unconnected for instance 'clk_map' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:537]
WARNING: [Synth 8-7023] instance 'clk_map' of module 'clk_map_imp_16SUU7T' has 13 connections declared, but only 11 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:537]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_RG5KMA' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1086]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_m00e_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_26/synth/bd_f701_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_m00e_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_26/synth/bd_f701_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_RG5KMA' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1086]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_E3VEKU' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1457]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_m00arn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_21/synth/bd_f701_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_m00arn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_21/synth/bd_f701_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_m00awn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_23/synth/bd_f701_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_m00awn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_23/synth/bd_f701_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_m00bn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_25/synth/bd_f701_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_m00bn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_25/synth/bd_f701_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_m00rn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_22/synth/bd_f701_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_m00rn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_22/synth/bd_f701_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_m00wn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_24/synth/bd_f701_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_m00wn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_24/synth/bd_f701_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_E3VEKU' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1457]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_m00s2a_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_20/synth/bd_f701_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_m00s2a_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_20/synth/bd_f701_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_s00a2s_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_10/synth/bd_f701_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_s00a2s_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_10/synth/bd_f701_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1QN4XWH' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1762]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_s00mmu_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_7/synth/bd_f701_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_s00mmu_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_7/synth/bd_f701_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_s00sic_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_9/synth/bd_f701_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_s00sic_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_9/synth/bd_f701_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_s00tr_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_8/synth/bd_f701_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_s00tr_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_8/synth/bd_f701_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_f701_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2009]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_f701_s00tr_0' has 38 connections declared, but only 37 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2009]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1QN4XWH' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1762]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1VU5WOR' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2049]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_sarn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/synth/bd_f701_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_sarn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/synth/bd_f701_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_srn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/synth/bd_f701_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_srn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/synth/bd_f701_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1VU5WOR' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2049]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_s01a2s_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_16/synth/bd_f701_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_s01a2s_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_16/synth/bd_f701_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_Y1S0AD' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2180]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_s01mmu_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_13/synth/bd_f701_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_s01mmu_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_13/synth/bd_f701_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_s01sic_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_15/synth/bd_f701_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_s01sic_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_15/synth/bd_f701_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_s01tr_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_14/synth/bd_f701_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_s01tr_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_14/synth/bd_f701_s01tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_f701_s01tr_0' is unconnected for instance 's01_transaction_regulator' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2478]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_f701_s01tr_0' has 46 connections declared, but only 45 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2478]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_Y1S0AD' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2180]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_T99O7H' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2526]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_sawn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/synth/bd_f701_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_sawn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/synth/bd_f701_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_sbn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_19/synth/bd_f701_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_sbn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_19/synth/bd_f701_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_swn_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_18/synth/bd_f701_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_swn_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_18/synth/bd_f701_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_T99O7H' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2526]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_189LX2N' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2712]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_arsw_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_2/synth/bd_f701_arsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_arsw_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_2/synth/bd_f701_arsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_awsw_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_4/synth/bd_f701_awsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_awsw_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_4/synth/bd_f701_awsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_bsw_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_6/synth/bd_f701_bsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_bsw_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_6/synth/bd_f701_bsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_rsw_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_3/synth/bd_f701_rsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_rsw_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_3/synth/bd_f701_rsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_f701_wsw_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_5/synth/bd_f701_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701_wsw_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_5/synth/bd_f701_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_189LX2N' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:2712]
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M02_SC_B_info' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M02_SC_B_payld' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M02_SC_B_req' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M02_SC_B_send' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M02_SC_R_info' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M02_SC_R_payld' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M02_SC_R_req' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'M02_SC_R_send' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'S02_SC_AR_recv' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'S02_SC_AW_recv' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7071] port 'S02_SC_W_recv' of module 'switchboards_imp_189LX2N' is unconnected for instance 'switchboards' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_189LX2N' has 102 connections declared, but only 80 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:947]
INFO: [Synth 8-6155] done synthesizing module 'bd_f701' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CUSTOM_AXIS_IP_RM_axi_smc_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/synth/CUSTOM_AXIS_IP_RM_axi_smc_0.v:53]
WARNING: [Synth 8-7071] port 'S02_AXI_awready' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7071] port 'S02_AXI_wready' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7071] port 'S02_AXI_bresp' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7071] port 'S02_AXI_bvalid' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7071] port 'S02_AXI_arready' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7071] port 'S02_AXI_rdata' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7071] port 'S02_AXI_rresp' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7071] port 'S02_AXI_rlast' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7071] port 'S02_AXI_rvalid' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'CUSTOM_AXIS_IP_RM_axi_smc_0' has 101 connections declared, but only 92 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:254]
INFO: [Synth 8-6157] synthesizing module 'CUSTOM_AXIS_IP_RM_ps8_0_axi_periph_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:573]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1JYCKEM' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:1209]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1JYCKEM' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:1209]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_VBBLGW' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:1334]
INFO: [Synth 8-6157] synthesizing module 'CUSTOM_AXIS_IP_RM_auto_ds_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_auto_ds_0/synth/CUSTOM_AXIS_IP_RM_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_top' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_axi_downsizer' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_b_downsizer' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_b_downsizer' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_a_downsizer' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_a_downsizer' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_w_downsizer' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_r_downsizer' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_axi_downsizer' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_top' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'CUSTOM_AXIS_IP_RM_auto_ds_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_auto_ds_0/synth/CUSTOM_AXIS_IP_RM_auto_ds_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-226] default block is never used [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'CUSTOM_AXIS_IP_RM_xbar_0' is unconnected for instance 'xbar' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:1169]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'CUSTOM_AXIS_IP_RM_xbar_0' is unconnected for instance 'xbar' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:1169]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'CUSTOM_AXIS_IP_RM_xbar_0' is unconnected for instance 'xbar' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:1169]
WARNING: [Synth 8-7023] instance 'xbar' of module 'CUSTOM_AXIS_IP_RM_xbar_0' has 40 connections declared, but only 37 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:1169]
INFO: [Synth 8-638] synthesizing module 'CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/synth/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/synth/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/synth/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:446]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:446]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:446]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:446]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:446]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAIN' does not match port width (8) of module 'PS8' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4653]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4654]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4655]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAIN' does not match port width (8) of module 'PS8' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4666]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4667]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4668]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3844]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/synth/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0.v:482]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0' has 123 connections declared, but only 117 given [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/synth/CUSTOM_AXIS_IP_RM.v:453]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '13' to '12' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/hdl/AXIS_FIFO_CUSTOM_RM.v:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '13' to '12' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/hdl/AXIS_FIFO_CUSTOM_RM.v:209]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity AXIS_FIFO_CUSTOM_RM does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/hdl/AXIS_FIFO_CUSTOM_RM.v:31]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2306]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3049]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3987]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3988]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:5635]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:5636]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:15074]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:20668]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7997]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:8308]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12817]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12818]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13156]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26239]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26443]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26899]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:27444]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:27943]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28036]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28037]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:47314]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:16878]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:16883]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:21994]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22020]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22710]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22703]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22612]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22683]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22612]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_16SUU7T does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:1054]
WARNING: [Synth 8-3848] Net S02_AXI_arready in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:186]
WARNING: [Synth 8-3848] Net S02_AXI_awready in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:196]
WARNING: [Synth 8-3848] Net S02_AXI_bresp in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:200]
WARNING: [Synth 8-3848] Net S02_AXI_bvalid in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:201]
WARNING: [Synth 8-3848] Net S02_AXI_rdata in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:202]
WARNING: [Synth 8-3848] Net S02_AXI_rlast in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:203]
WARNING: [Synth 8-3848] Net S02_AXI_rresp in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:205]
WARNING: [Synth 8-3848] Net S02_AXI_rvalid in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:206]
WARNING: [Synth 8-3848] Net S02_AXI_wready in module/entity bd_f701 does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/synth/bd_f701.v:209]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:343]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1363]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1364]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1365]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1366]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 2507.004 ; gain = 917.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2507.004 ; gain = 917.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2507.004 ; gain = 917.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2827.094 ; gain = 57.840
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0_board.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0_board.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0_board.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0_board.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_18/bd_f701_swn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_18/bd_f701_swn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_18/bd_f701_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_19/bd_f701_sbn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_19/bd_f701_sbn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_19/bd_f701_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_21/bd_f701_m00arn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_21/bd_f701_m00arn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_21/bd_f701_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_22/bd_f701_m00rn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_22/bd_f701_m00rn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_22/bd_f701_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_23/bd_f701_m00awn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_23/bd_f701_m00awn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_23/bd_f701_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_24/bd_f701_m00wn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_24/bd_f701_m00wn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_24/bd_f701_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_25/bd_f701_m00bn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_25/bd_f701_m00bn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_25/bd_f701_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/smartconnect.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/smartconnect.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CUSTOM_AXIS_IP_RM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 59 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2933.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.445 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:02:58 . Memory (MB): peak = 2933.445 ; gain = 1344.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:02:58 . Memory (MB): peak = 2933.445 ; gain = 1344.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst. (constraint file  C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0. (constraint file  C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0. (constraint file  C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst. (constraint file  C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc, line 216).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc, line 219).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst. (constraint file  C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/dont_touch.xdc, line 226).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:02:59 . Memory (MB): peak = 2933.445 ; gain = 1344.227
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'm00_data_reg_reg' and it is trimmed from '34' to '33' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/hdl/AXIS_FIFO_CUSTOM_RM.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_read_data_reg_reg' and it is trimmed from '34' to '33' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/3eba/hdl/AXIS_FIFO_CUSTOM_RM.v:212]
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_13_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_13_decerr_slave'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:03:26 . Memory (MB): peak = 2933.445 ; gain = 1344.227
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 2     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 24    
	   4 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 13    
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 129   
	   2 Input    5 Bit       Adders := 29    
	   3 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 36    
	   3 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 24    
	   3 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 17    
	   3 Input    2 Bit       Adders := 1     
	   4 Input    2 Bit       Adders := 3     
	   3 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 309   
+---Registers : 
	             2178 Bit    Registers := 42    
	              179 Bit    Registers := 1     
	              169 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	              159 Bit    Registers := 2     
	              153 Bit    Registers := 2     
	              150 Bit    Registers := 4     
	              140 Bit    Registers := 4     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 8     
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 18    
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 25    
	               29 Bit    Registers := 8     
	               26 Bit    Registers := 13    
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 17    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 16    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 70    
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 70    
	                5 Bit    Registers := 51    
	                4 Bit    Registers := 113   
	                3 Bit    Registers := 88    
	                2 Bit    Registers := 77    
	                1 Bit    Registers := 1209  
+---Multipliers : 
	               8x32  Multipliers := 1     
+---RAMs : 
	             136K Bit	(4096 X 34 bit)          RAMs := 1     
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(128 X 38 bit)          RAMs := 1     
	              144 Bit	(16 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 21    
	   4 Input  160 Bit        Muxes := 1     
	   2 Input  153 Bit        Muxes := 2     
	   2 Input  150 Bit        Muxes := 3     
	   4 Input  140 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   70 Bit        Muxes := 8     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 25    
	   8 Input   40 Bit        Muxes := 4     
	   2 Input   36 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 5     
	   4 Input   26 Bit        Muxes := 2     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 43    
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 33    
	   7 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 22    
	   2 Input    5 Bit        Muxes := 13    
	   8 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 66    
	   4 Input    4 Bit        Muxes := 8     
	   8 Input    4 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 42    
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 332   
	   7 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 35    
	   5 Input    2 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 116   
	   4 Input    1 Bit        Muxes := 70    
	   7 Input    1 Bit        Muxes := 45    
	  12 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 458   
	   3 Input    1 Bit        Muxes := 33    
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/exp/term30, operation Mode is: A*B.
DSP Report: operator inst/exp/term30 is absorbed into DSP inst/exp/term30.
DSP Report: operator inst/exp/term30 is absorbed into DSP inst/exp/term30.
DSP Report: Generating DSP inst/exp/term30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/exp/term30 is absorbed into DSP inst/exp/term30.
DSP Report: operator inst/exp/term30 is absorbed into DSP inst/exp/term30.
INFO: [Synth 8-6904] The RAM "CUSTOM_AXIS_IP_RM_i/i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-6794] RAM ("CUSTOM_AXIS_IP_RM_i/i_0/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"CUSTOM_AXIS_IP_RM_i/i_0/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg"'.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6904] The RAM "CUSTOM_AXIS_IP_RM_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6794] RAM ("CUSTOM_AXIS_IP_RM_i/i_0/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"CUSTOM_AXIS_IP_RM_i/i_0/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg"'.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:07:05 . Memory (MB): peak = 2933.445 ; gain = 1344.227
---------------------------------------------------------------------------------
 Sort Area is CUSTOM_AXIS_IP_RM__GC0 inst/exp/term30_0 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is CUSTOM_AXIS_IP_RM__GC0 inst/exp/term30_0 : 0 1 : 1576 3199 : Used 1 time 0
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6057] Memory: "inst/mem_reg" defined in module: "CUSTOM_AXIS_IP_RM_i/i_0/AXIS_FIFO_CUSTOM_RM_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                   | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+----------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|CUSTOM_AXIS_IP_RM_i/i_0/AXIS_FIFO_CUSTOM_RM_0 | inst/mem_reg | 4 K x 33               |   | R | 4 K x 33               | W |   | Port A and B     | 1       | 1x1          | 0                        | 0           | 
+----------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                                                                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|CUSTOM_AXIS_IP_RM_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|CUSTOM_AXIS_IP_RM_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                        | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 159             | RAM32M16 x 12  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 159             | RAM32M16 x 12  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 150             | RAM32M16 x 11  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 140             | RAM32M16 x 10  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 169             | RAM32M16 x 13  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 140             | RAM32M16 x 10  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 160             | RAM32M16 x 12  | 
|CUSTOM_AXIS_IP_RM_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M16 x 1   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0 | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:08:00 . Memory (MB): peak = 3897.395 ; gain = 2308.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-30085.0/oG. 399.0ps)
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:33 ; elapsed = 00:08:28 . Memory (MB): peak = 4031.703 ; gain = 2442.484
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "inst/mem_reg" defined in module: "CUSTOM_AXIS_IP_RM_i/i_0/AXIS_FIFO_CUSTOM_RM_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report
+----------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                   | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+----------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|CUSTOM_AXIS_IP_RM_i/i_0/AXIS_FIFO_CUSTOM_RM_0 | inst/mem_reg | 4 K x 33               |   | R | 4 K x 33               | W |   | Port A and B     | 1       | 1x1          | 0                        | 0           | 
+----------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                                                                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|CUSTOM_AXIS_IP_RM_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|CUSTOM_AXIS_IP_RM_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                        | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 159             | RAM32M16 x 12  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 159             | RAM32M16 x 12  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 150             | RAM32M16 x 11  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 140             | RAM32M16 x 10  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 169             | RAM32M16 x 13  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 140             | RAM32M16 x 10  | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|CUSTOM_AXIS_IP_RM_i/axi_smc/inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 160             | RAM32M16 x 12  | 
|CUSTOM_AXIS_IP_RM_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M16 x 1   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|CUSTOM_AXIS_IP_RM_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_13_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_13_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_13_top__xdcDup__1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:39 ; elapsed = 00:08:53 . Memory (MB): peak = 4038.633 ; gain = 2449.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1891]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1891]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:45 ; elapsed = 00:09:11 . Memory (MB): peak = 4038.633 ; gain = 2449.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:45 ; elapsed = 00:09:11 . Memory (MB): peak = 4038.633 ; gain = 2449.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:48 ; elapsed = 00:09:17 . Memory (MB): peak = 4038.633 ; gain = 2449.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:09:17 . Memory (MB): peak = 4038.633 ; gain = 2449.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:48 ; elapsed = 00:09:18 . Memory (MB): peak = 4038.633 ; gain = 2449.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:48 ; elapsed = 00:09:19 . Memory (MB): peak = 4038.633 ; gain = 2449.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__8     | shift_reg_reg             | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]             | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[31]            | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0 | A*B          | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0 | PCIN>>17+A*B | 15     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_PS         |     1|
|2     |CARRY8          |   179|
|3     |DSP_ALU         |     2|
|4     |DSP_A_B_DATA    |     2|
|5     |DSP_C_DATA      |     2|
|6     |DSP_MULTIPLIER  |     2|
|7     |DSP_M_DATA      |     2|
|8     |DSP_OUTPUT      |     2|
|9     |DSP_PREADD      |     2|
|10    |DSP_PREADD_DATA |     2|
|11    |LUT1            |   627|
|12    |LUT2            |   686|
|13    |LUT3            |  2352|
|14    |LUT4            |   935|
|15    |LUT5            |  1372|
|16    |LUT6            |  1964|
|17    |PS8             |     1|
|18    |RAM16X1D        |     1|
|19    |RAM32M          |     3|
|20    |RAM32M16        |    82|
|21    |RAM32X1D        |     4|
|22    |RAMB36E2        |     2|
|23    |SRL16           |     2|
|24    |SRL16E          |   227|
|25    |SRLC32E         |    70|
|26    |URAM288         |     1|
|27    |FDCE            |   219|
|28    |FDPE            |    66|
|29    |FDR             |    16|
|30    |FDRE            |  8203|
|31    |FDSE            |   241|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:09:19 . Memory (MB): peak = 4038.633 ; gain = 2449.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5903 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:35 ; elapsed = 00:07:53 . Memory (MB): peak = 4038.633 ; gain = 2022.973
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:09:28 . Memory (MB): peak = 4038.633 ; gain = 2449.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4038.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4038.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDR => FDRE: 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 82 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 4ee9e68
INFO: [Common 17-83] Releasing license: Synthesis
574 Infos, 526 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:04 ; elapsed = 00:10:28 . Memory (MB): peak = 4038.633 ; gain = 3461.754
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 4038.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/synth_1/CUSTOM_AXIS_IP_RM_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4038.633 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file CUSTOM_AXIS_IP_RM_wrapper_utilization_synth.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 09:34:47 2024...
