Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Desktop/CSM152A/lab1/example/fp_converter_isim_beh.exe -prj C:/Users/152/Desktop/CSM152A/lab1/example/fp_converter_beh.prj work.fp_converter work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/CSM152A/lab1/example/../../../UCLA-CS-M152A/Lab 2/Floating Point Conversion/twos_to_sign_mag.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/CSM152A/lab1/example/../../../UCLA-CS-M152A/Lab 2/Floating Point Conversion/rounding.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/CSM152A/lab1/example/../../../UCLA-CS-M152A/Lab 2/Floating Point Conversion/count_and_extract.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/CSM152A/lab1/example/../../../UCLA-CS-M152A/Lab 2/Floating Point Conversion/fp_converter.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module twos_to_sign_mag
Compiling module count_and_extract
Compiling module rounding
Compiling module fp_converter
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/152/Desktop/CSM152A/lab1/example/fp_converter_isim_beh.exe
Fuse Memory Usage: 27560 KB
Fuse CPU Usage: 577 ms
