{
    "nand/nand_indexed_port/no_arch": {
        "test_name": "nand/nand_indexed_port/no_arch",
        "generated_blif": "nand_indexed_port_generated.blif",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 11.5,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "nand/nand_wire/no_arch": {
        "test_name": "nand/nand_wire/no_arch",
        "generated_blif": "nand_wire_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 8.8,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "nand/range_nand_int_wide/no_arch": {
        "test_name": "nand/range_nand_int_wide/no_arch",
        "generated_blif": "range_nand_int_wide_generated.blif",
        "max_rss(MiB)": 78.5,
        "exec_time(ms)": 84.8,
        "simulation_time(ms)": 5.3,
        "test_coverage(%)": 98,
        "Pi": 64,
        "Po": 32,
        "logic element": 96,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "nand/range_nand_ultra_wide/no_arch": {
        "test_name": "nand/range_nand_ultra_wide/no_arch",
        "generated_blif": "range_nand_ultra_wide_generated.blif",
        "exit": 134,
        "errors": [
            "[SIMULATION] Vector files differ."
        ],
        "warnings": [
            "[SIMULATION] Too few vectors in regression_test/benchmark/verilog/keywords/nand/range_nand_ultra_wide_yosys_output"
        ]
    },
    "nand/range_nand_wide/no_arch": {
        "test_name": "nand/range_nand_wide/no_arch",
        "generated_blif": "range_nand_wide_generated.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 14.9,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
