--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 14.106 ns
From           : DENDY
To             : RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF
From Clock     : --
To Clock       : MCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.492 ns
From           : RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF
To             : nRD
From Clock     : MCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 12.689 ns
From           : DENDY
To             : EMPH[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -6.119 ns
From           : A[0]
To             : RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]
From Clock     : --
To Clock       : MCLK
Failed Paths   : 0

Type           : Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0'
Slack          : 12.702 ns
Required Time  : 42.94 MHz ( period = 23.288 ns )
Actual Time    : 94.46 MHz ( period = 10.586 ns )
From           : RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]
To             : RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1
From Clock     : PLL:inst1|altpll:altpll_component|_clk0
To Clock       : PLL:inst1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1'
Slack          : 22.320 ns
Required Time  : 21.47 MHz ( period = 46.576 ns )
Actual Time    : Restricted to 275.03 MHz ( period = 3.636 ns )
From           : RP2C02_LITE:inst|PCLK_P2
To             : RP2C02_LITE:inst|PCLK_P4
From Clock     : PLL:inst1|altpll:altpll_component|_clk1
To Clock       : PLL:inst1|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'
Slack          : 0.860 ns
Required Time  : 42.94 MHz ( period = 23.288 ns )
Actual Time    : N/A
From           : RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HPOS_IN
To             : RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|O_HPOS
From Clock     : PLL:inst1|altpll:altpll_component|_clk0
To Clock       : PLL:inst1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'
Slack          : 0.861 ns
Required Time  : 21.47 MHz ( period = 46.576 ns )
Actual Time    : N/A
From           : RP2C02_LITE:inst|PCLK_P1
To             : RP2C02_LITE:inst|PCLK_P2
From Clock     : PLL:inst1|altpll:altpll_component|_clk1
To Clock       : PLL:inst1|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

