--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Dec 07 22:41:05 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     kbuf_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fpga_clk]
            408 items scored, 148 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dly6/sync_6  (from fpga_clk +)
   Destination:    FD1P3IX    SP             k_out__i16  (to fpga_clk +)

   Delay:                   6.943ns  (27.7% logic, 72.3% route), 4 logic levels.

 Constraint Details:

      6.943ns data_path \dly6/sync_6 to k_out__i16 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 2.228ns

 Path Details: \dly6/sync_6 to k_out__i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dly6/sync_6 (from fpga_clk)
Route         4   e 1.398                                  ddk_clk
LUT4        ---     0.493              A to Z              i2_3_lut
Route         1   e 0.941                                  n877
LUT4        ---     0.493              D to Z              i1_4_lut_4_lut
Route         2   e 1.141                                  n452
LUT4        ---     0.493              C to Z              i2_4_lut
Route         8   e 1.540                                  fpga_clk_enable_24
                  --------
                    6.943  (27.7% logic, 72.3% route), 4 logic levels.


Error:  The following path violates requirements by 2.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dly6/sync_6  (from fpga_clk +)
   Destination:    FD1P3IX    SP             k_out__i15  (to fpga_clk +)

   Delay:                   6.943ns  (27.7% logic, 72.3% route), 4 logic levels.

 Constraint Details:

      6.943ns data_path \dly6/sync_6 to k_out__i15 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 2.228ns

 Path Details: \dly6/sync_6 to k_out__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dly6/sync_6 (from fpga_clk)
Route         4   e 1.398                                  ddk_clk
LUT4        ---     0.493              A to Z              i2_3_lut
Route         1   e 0.941                                  n877
LUT4        ---     0.493              D to Z              i1_4_lut_4_lut
Route         2   e 1.141                                  n452
LUT4        ---     0.493              C to Z              i2_4_lut
Route         8   e 1.540                                  fpga_clk_enable_24
                  --------
                    6.943  (27.7% logic, 72.3% route), 4 logic levels.


Error:  The following path violates requirements by 2.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dly6/sync_6  (from fpga_clk +)
   Destination:    FD1P3IX    SP             k_out__i14  (to fpga_clk +)

   Delay:                   6.943ns  (27.7% logic, 72.3% route), 4 logic levels.

 Constraint Details:

      6.943ns data_path \dly6/sync_6 to k_out__i14 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 2.228ns

 Path Details: \dly6/sync_6 to k_out__i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dly6/sync_6 (from fpga_clk)
Route         4   e 1.398                                  ddk_clk
LUT4        ---     0.493              A to Z              i2_3_lut
Route         1   e 0.941                                  n877
LUT4        ---     0.493              D to Z              i1_4_lut_4_lut
Route         2   e 1.141                                  n452
LUT4        ---     0.493              C to Z              i2_4_lut
Route         8   e 1.540                                  fpga_clk_enable_24
                  --------
                    6.943  (27.7% logic, 72.3% route), 4 logic levels.

Warning: 7.228 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_clk]                |     5.000 ns|     7.228 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n452                                    |       2|      80|     54.05%
                                        |        |        |
n877                                    |       1|      48|     32.43%
                                        |        |        |
fpga_clk_enable_16                      |       8|      40|     27.03%
                                        |        |        |
fpga_clk_enable_24                      |       8|      40|     27.03%
                                        |        |        |
fpga_clk_enable_69                      |      16|      32|     21.62%
                                        |        |        |
n913                                    |       1|      32|     21.62%
                                        |        |        |
ddk_clk                                 |       4|      18|     12.16%
                                        |        |        |
sm_en                                   |       4|      18|     12.16%
                                        |        |        |
dac_out_c_2                             |      20|      16|     10.81%
                                        |        |        |
ddstart_in                              |       5|      16|     10.81%
                                        |        |        |
fpga_clk_enable_8                       |       2|      16|     10.81%
                                        |        |        |
fpga_clk_enable_31                      |       8|      16|     10.81%
                                        |        |        |
fpga_clk_enable_55                      |       8|      16|     10.81%
                                        |        |        |
n912                                    |       1|      16|     10.81%
                                        |        |        |
resync                                  |      18|      16|     10.81%
                                        |        |        |
resync_adj_122                          |       3|      16|     10.81%
                                        |        |        |
resync_adj_123                          |       4|      16|     10.81%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 148  Score: 197016

Constraints cover  410 paths, 89 nets, and 320 connections (61.4% coverage)


Peak memory: 60620800 bytes, TRCE: 1949696 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
