//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\gwsynthesis\VGA_CardGame.vg
  <Physical Constraints File>: E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.cst
  <Timing Constraints File>: ---
  <PnR Version>: V1.9.8.11
  <Part Number>: GW1NSR-LV4CQN48PC6/I5
  <Device>: GW1NSR-4C
  <Created Time>:Thu May 11 18:29:49 2023


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.072s, Elapsed time = 0h 0m 0.071s
    Placement Phase 1: CPU time = 0h 0m 0.05s, Elapsed time = 0h 0m 0.05s
    Placement Phase 2: CPU time = 0h 0m 0.1s, Elapsed time = 0h 0m 0.101s
    Placement Phase 3: CPU time = 0h 0m 0.672s, Elapsed time = 0h 0m 0.672s
    Total Placement: CPU time = 0h 0m 0.894s, Elapsed time = 0h 0m 0.894s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.062s
    Routing Phase 2: CPU time = 0h 0m 0.271s, Elapsed time = 0h 0m 0.271s
    Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Total Routing: CPU time = 0h 0m 0.333s, Elapsed time = 0h 0m 0.333s
 Generate output files:
    CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.546s

 Total Time and Memory Usage: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 150MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 1057/4608  23%
    --LUT,ALU,ROM16           | 1057(886 LUT, 171 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 0
  Register                    | 398/3570  12%
    --Logic Register as Latch | 0/3456  0%
    --Logic Register as FF    | 398/3456  12%
    --I/O Register as Latch   | 0/114  0%
    --I/O Register as FF      | 0/114  0%
  CLS                         | 652/2304  29%
  I/O Port                    | 11
  I/O Buf                     | 7
    --Input Buf               | 3
    --Output Buf              | 4
    --Inout Buf               | 0
  IOLOGIC                     | 16%
    --OSER10                  | 4
  BSRAM                       | 30%
    --pROM                    | 3
  DSP                         | 0%
  PLL                         | 1/2  50%
  DCS                         | 0/4  0%
  DQCE                        | 0/12  0%
  OSC                         | 0/1  0%
  CLKDIV                      | 1/6  17%
  DLLDLY                      | 0/6  0%
  DHCEN                       | 0/12  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 0   | 0/8(0%)     
  bank 1   | 1/10(10%)   
  bank 2   | 8/9(88%)    
  bank 3   | 2/11(18%)   
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 4/8(50%)
  LW            | 2/8(25%)
  GCLK_PIN      | 1/5(20%)
  PLL           | 1/2(50%)
  CLKDIV        | 1/6(17%)
  DLLDLY        | 0/6(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  clk_d          | PRIMARY        |  LEFT
  rgb_clk        | PRIMARY        |  LEFT RIGHT
  rgb_vs         | PRIMARY        |  LEFT RIGHT
  clk_cnt[3]     | PRIMARY        |  LEFT
  rst_n_d        | LW             |  -
  TMDS_pll_lock  | LW             |  -
  serial_clk     | HCLK           | RIGHT[1]
  ===========================================


7. Pinout by Port Name

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name         | Diff Pair | Loc./Bank     | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | BankVccio 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk               |           | 45/1          | Y          | in    | IOT13[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2       
rst_n             |           | 14/3          | Y          | in    | IOB4[B]  | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2       
uart_rx           |           | 15/3          | Y          | in    | IOB5[A]  | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2       
O_tmds_clk_p      | O_tmds_clk_n | 28,27/2       | Y          | out   | IOR17    | LVDS25     | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5       
O_tmds_data_p[0]  | O_tmds_data_n[0] | 30,29/2       | Y          | out   | IOR15    | LVDS25     | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5       
O_tmds_data_p[1]  | O_tmds_data_n[1] | 32,31/2       | Y          | out   | IOR11    | LVDS25     | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5       
O_tmds_data_p[2]  | O_tmds_data_n[2] | 35,34/2       | Y          | out   | IOR2     | LVDS25     | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5       
=========================================================================================================================================================================================================================




8. All Package Pins

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal            | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | Bank Vccio
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3/0      | -                 | in    | IOT2[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | -    
4/0      | -                 | out   | IOT2[B]  | LVCMOS18 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | -    
6/0      | -                 | in    | IOT3[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | -    
7/0      | -                 | in    | IOT3[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | -    
8/0      | -                 | in    | IOT4[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | -    
9/0      | -                 | in    | IOT5[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | -    
10/0     | -                 | in    | IOT7[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | -    
1/0      | -                 | in    | IOT10[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | -    
2/0      | -                 | in    | IOT10[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | -    
48/1     | -                 | in    | IOT11[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
47/1     | -                 | in    | IOT11[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
45/1     | clk               | in    | IOT13[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
46/1     | -                 | in    | IOT13[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
43/1     | -                 | in    | IOT17[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
44/1     | -                 | in    | IOT17[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
41/1     | -                 | in    | IOT20[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
42/1     | -                 | in    | IOT20[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
39/1     | -                 | in    | IOT26[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
40/1     | -                 | in    | IOT26[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
13/3     | -                 | in    | IOB4[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
14/3     | rst_n             | in    | IOB4[B]  | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
15/3     | uart_rx           | in    | IOB5[A]  | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
16/3     | -                 | in    | IOB6[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
17/3     | -                 | in    | IOB6[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
18/3     | -                 | in    | IOB13[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
19/3     | -                 | in    | IOB13[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
20/3     | -                 | in    | IOB16[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
21/3     | -                 | in    | IOB16[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
22/3     | -                 | in    | IOB22[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
23/3     | -                 | in    | IOB22[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.2  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
35/2     | O_tmds_data_p[2]  | out   | IOR2[A]  | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5  
34/2     | O_tmds_data_n[2]  | out   | IOR2[B]  | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5  
33/2     | -                 | in    | IOR9[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 2.5  
32/2     | O_tmds_data_p[1]  | out   | IOR11[A] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5  
31/2     | O_tmds_data_n[1]  | out   | IOR11[B] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5  
30/2     | O_tmds_data_p[0]  | out   | IOR15[A] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5  
29/2     | O_tmds_data_n[0]  | out   | IOR15[B] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5  
28/2     | O_tmds_clk_p      | out   | IOR17[A] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5  
27/2     | O_tmds_clk_n      | out   | IOR17[B] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 2.5  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================


