OpenROAD 0a584d123190322b0725d5440c2c486d91d3afd8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/runs/run_1/tmp/merged.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/runs/run_1/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/runs/run_1/tmp/signoff/38-top.p.def
[INFO ODB-0128] Design: top
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0130]     Created 134 pins.
[INFO ODB-0131]     Created 395764 components and 1478008 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1470790 connections.
[INFO ODB-0133]     Created 2110 nets and 7182 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/runs/run_1/tmp/signoff/38-top.p.def
define_corners Typical
read_liberty -corner Typical /build/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[WARNING] Did not save OpenROAD database!
Writing netlist to '/project/openlane/runs/run_1/tmp/signoff/38-top.nl.v'…
Writing powered netlist to '/project/openlane/runs/run_1/tmp/signoff/38-top.pnl.v'…
