(S (NP (PRP We)) (VP (VBP report) (NP (NP (NNP FPGA) (NN implementation) (NNS results)) (PP (IN of) (NP (NP (JJ low) (NN precision) (NML (NNP CNN) (NN convolution)) (NNS layers)) (VP (VBN optimized) (PP (IN for) (NP (ADJP (JJ sparse) (CC and) (JJ constant)) (NNS parameters)))))))) (. .))
(S (NP (PRP We)) (VP (VBP describe) (NP (NP (NNS techniques)) (SBAR (WHNP (WDT that)) (S (VP (VBZ amortizes) (NP (ADJP (NP (UCP (NP (NP (DT the) (NN cost)) (PP (IN of) (NP (JJ common) (NN factor) (NN multiplication)))) (CC and) (ADVP (RB automatically))) (NN leverage)) (JJ dense)) (ADJP (NN hand) (VBN tuned)) (NNP LUT) (NNS structures))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP apply) (NP (DT this) (NN method)) (S (VP (TO to) (VP (VB corner) (NP (NP (NN case) (JJ residual) (NNS blocks)) (PP (IN of) (NP (NNP Resnet)))) (PP (IN on) (NP (DT a) (JJ sparse) (NN Resnet50) (NN model))) (S (VP (TO to) (VP (VB assess) (NP (ADJP (JJ achievable)) (NN utilization) (CC and) (NN frequency))))))))) (CC and) (VP (VBP demonstrate) (NP (NP (DT an) (JJ effective) (NN performance)) (PP (IN of) (NP (CD 131) (CC and) (CD 23))))) (NP (NP (NN TOP)) (PP (SYM /) (NP (NN chip)))) (PP (IN for) (NP (DT the) (NN corner) (NN case))) (VP (VBZ blocks))) (. .))
(S (NP (NP (DT The) (VBN projected) (NN performance)) (PP (IN on) (NP (NP (DT a) (JJ multichip) (JJ persistent) (NN implementation)) (PP (IN of) (NP (DT all) (NN Resnet50) (NN convolution) (NNS layers)))))) (VP (VBZ is) (NP (NP (NN 10k) (NML (NN im) (HYPH /) (NN s) (HYPH /) (NN chip))) (PP (IN at) (NP (NN batch) (NN size) (CD 2))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (ADJP (ADJP (NP (CD 1.37) (SYM x)) (JJR higher)) (PP (IN than) (NP (NP (NN V100) (NN GPU) (JJ upper)) (VP (VBN bound) (PP (IN at) (NP (DT the) (JJ same) (NN batch) (NN size))) (PP (IN after) (S (VP (VBG normalizing) (PP (IN for) (NP (NN sparsity))))))))))) (. .))
