#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar  8 17:27:42 2022
# Process ID: 30176
# Current directory: /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/adder_tree_large/xsim_script.tcl}
# Log file: /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/xsim.log
# Journal file: /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/adder_tree_large/xsim_script.tcl
# xsim {adder_tree_large} -autoloadwcfg -tclbatch {adder_tree_large.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source adder_tree_large.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "1125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1225 ns : File "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/adder_tree_large.autotb.v" Line 321
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar  8 17:27:50 2022...
