<stg><name>nearest_neighbor</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="2">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="5">
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="3">
<condition id="31">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="49" op_0_bw="64">
<![CDATA[
:0  %max_difference_V_1 = alloca i49, align 8

]]></node>
<StgValue><ssdm name="max_difference_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i49* %input_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %nearest_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="49" op_1_bw="49">
<![CDATA[
:4  store i49 2000, i49* %max_difference_V_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.loopexit:0  %data = phi i11 [ 0, %0 ], [ %data_1, %.preheader ]

]]></node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i11 %data, -48

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2000, i64 2000, i64 2000)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:3  %data_1 = add i11 %data, 1

]]></node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %4, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %val_assign = phi i4 [ %possible_result, %.preheader.backedge ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul = phi i15 [ %next_mul, %.preheader.backedge ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:2  %next_mul = add i15 %phi_mul, 2000

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %exitcond = icmp eq i4 %val_assign, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5  %possible_result = add i4 %val_assign, 1

]]></node>
<StgValue><ssdm name="possible_result"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="15" op_0_bw="11">
<![CDATA[
:0  %tmp_trn_cast = zext i11 %data to i15

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %training_data_addr2 = add i15 %phi_mul, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="training_data_addr2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp = zext i15 %training_data_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %training_data_addr = getelementptr [20000 x i48]* @training_data, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="training_data_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="48" op_0_bw="15">
<![CDATA[
:5  %rhs_V = load i48* %training_data_addr, align 8

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:4  %lhs_V = call i49 @_ssdm_op_Read.ap_auto.i49P(i49* %input_V)

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="48" op_0_bw="15">
<![CDATA[
:5  %rhs_V = load i48* %training_data_addr, align 8

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="49" op_0_bw="48">
<![CDATA[
:6  %rhs_V_cast = zext i48 %rhs_V to i49

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:7  %r_V = xor i49 %rhs_V_cast, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="49" op_0_bw="49" op_1_bw="0">
<![CDATA[
:0  %p_i = phi i49 [ %r_V, %1 ], [ %diff_V_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="49" op_0_bw="49" op_1_bw="0">
<![CDATA[
:1  %p_1_i = phi i49 [ 0, %1 ], [ %counter_V_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="p_1_i"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %i_i = phi i6 [ 0, %1 ], [ %i, %_ifconv ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond_i = icmp eq i6 %i_i, -15

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %i = add i6 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i, label %find_difference.exit, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv:0  %tmp_7_i = icmp eq i49 %p_i, 0

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv:1  %tmp_8_i = add i49 %p_i, -1

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv:2  %diff_V_1 = and i49 %tmp_8_i, %p_i

]]></node>
<StgValue><ssdm name="diff_V_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv:3  %counter_V = add i49 %p_1_i, 1

]]></node>
<StgValue><ssdm name="counter_V"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="49" op_0_bw="1" op_1_bw="49" op_2_bw="49">
<![CDATA[
_ifconv:4  %counter_V_1 = select i1 %tmp_7_i, i49 %p_1_i, i49 %counter_V

]]></node>
<StgValue><ssdm name="counter_V_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:5  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="49" op_0_bw="49">
<![CDATA[
find_difference.exit:0  %max_difference_V_1_load = load i49* %max_difference_V_1, align 8

]]></node>
<StgValue><ssdm name="max_difference_V_1_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="49">
<![CDATA[
find_difference.exit:1  %difference_V = trunc i49 %p_1_i to i6

]]></node>
<StgValue><ssdm name="difference_V"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="49" op_0_bw="6">
<![CDATA[
find_difference.exit:2  %max_difference_V = zext i6 %difference_V to i49

]]></node>
<StgValue><ssdm name="max_difference_V"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="49" op_1_bw="49">
<![CDATA[
find_difference.exit:3  %tmp_4 = icmp ult i49 %max_difference_V, %max_difference_V_1_load

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
find_difference.exit:4  br i1 %tmp_4, label %3, label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i4P(i4* %nearest_V, i4 %val_assign)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="49" op_1_bw="49">
<![CDATA[
:1  store i49 %max_difference_V, i49* %max_difference_V_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="input_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V"/></StgValue>
</port>
<port id="66" name="nearest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="nearest_V"/></StgValue>
</port>
<port id="67" name="training_data" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="training_data"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="stg_68" to="max_difference_V_1" fromId="68" toId="6">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="input_V" to="stg_7" fromId="65" toId="7">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="70" toId="8">
</dataflow>
<dataflow id="74" from="nearest_V" to="stg_8" fromId="66" toId="8">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="75" toId="9">
</dataflow>
<dataflow id="78" from="str" to="stg_9" fromId="77" toId="9">
</dataflow>
<dataflow id="80" from="stg_79" to="stg_10" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="max_difference_V_1" to="stg_10" fromId="6" toId="10">
</dataflow>
<dataflow id="83" from="stg_82" to="data" fromId="82" toId="12">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="stg_11" to="data" fromId="11" toId="12">
</dataflow>
<dataflow id="85" from="data_1" to="data" fromId="15" toId="12">
<BackEdge/>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="stg_24" to="data" fromId="24" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="87" from="data" to="exitcond1" fromId="12" toId="13">
</dataflow>
<dataflow id="89" from="stg_88" to="exitcond1" fromId="88" toId="13">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="90" toId="14">
</dataflow>
<dataflow id="93" from="stg_92" to="empty" fromId="92" toId="14">
</dataflow>
<dataflow id="94" from="stg_92" to="empty" fromId="92" toId="14">
</dataflow>
<dataflow id="95" from="stg_92" to="empty" fromId="92" toId="14">
</dataflow>
<dataflow id="96" from="data" to="data_1" fromId="12" toId="15">
</dataflow>
<dataflow id="98" from="stg_97" to="data_1" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="exitcond1" to="stg_16" fromId="13" toId="16">
</dataflow>
<dataflow id="100" from="possible_result" to="val_assign" fromId="23" toId="18">
<BackEdge/>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="stg_56" to="val_assign" fromId="56" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="103" from="stg_102" to="val_assign" fromId="102" toId="18">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="stg_16" to="val_assign" fromId="16" toId="18">
</dataflow>
<dataflow id="105" from="next_mul" to="phi_mul" fromId="20" toId="19">
<BackEdge/>
<condition id="41">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="stg_56" to="phi_mul" fromId="56" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="108" from="stg_107" to="phi_mul" fromId="107" toId="19">
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="stg_16" to="phi_mul" fromId="16" toId="19">
</dataflow>
<dataflow id="110" from="phi_mul" to="next_mul" fromId="19" toId="20">
</dataflow>
<dataflow id="112" from="stg_111" to="next_mul" fromId="111" toId="20">
</dataflow>
<dataflow id="113" from="val_assign" to="exitcond" fromId="18" toId="21">
</dataflow>
<dataflow id="115" from="stg_114" to="exitcond" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="90" toId="22">
</dataflow>
<dataflow id="118" from="stg_117" to="empty_2" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="stg_117" to="empty_2" fromId="117" toId="22">
</dataflow>
<dataflow id="120" from="stg_117" to="empty_2" fromId="117" toId="22">
</dataflow>
<dataflow id="121" from="val_assign" to="possible_result" fromId="18" toId="23">
</dataflow>
<dataflow id="123" from="stg_122" to="possible_result" fromId="122" toId="23">
</dataflow>
<dataflow id="124" from="exitcond" to="stg_24" fromId="21" toId="24">
</dataflow>
<dataflow id="125" from="data" to="tmp_trn_cast" fromId="12" toId="25">
</dataflow>
<dataflow id="126" from="phi_mul" to="training_data_addr2" fromId="19" toId="26">
</dataflow>
<dataflow id="127" from="tmp_trn_cast" to="training_data_addr2" fromId="25" toId="26">
</dataflow>
<dataflow id="128" from="training_data_addr2" to="tmp" fromId="26" toId="27">
</dataflow>
<dataflow id="129" from="training_data" to="training_data_addr" fromId="67" toId="28">
</dataflow>
<dataflow id="131" from="stg_130" to="training_data_addr" fromId="130" toId="28">
</dataflow>
<dataflow id="132" from="tmp" to="training_data_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="133" from="training_data_addr" to="rhs_V" fromId="28" toId="29">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i49P" to="lhs_V" fromId="134" toId="30">
</dataflow>
<dataflow id="136" from="input_V" to="lhs_V" fromId="65" toId="30">
</dataflow>
<dataflow id="137" from="training_data_addr" to="rhs_V" fromId="28" toId="31">
</dataflow>
<dataflow id="138" from="rhs_V" to="rhs_V_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="139" from="rhs_V_cast" to="r_V" fromId="32" toId="33">
</dataflow>
<dataflow id="140" from="lhs_V" to="r_V" fromId="30" toId="33">
</dataflow>
<dataflow id="141" from="r_V" to="p_i" fromId="33" toId="35">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="stg_34" to="p_i" fromId="34" toId="35">
</dataflow>
<dataflow id="143" from="diff_V_1" to="p_i" fromId="44" toId="35">
<BackEdge/>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="stg_47" to="p_i" fromId="47" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="146" from="stg_145" to="p_1_i" fromId="145" toId="36">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="stg_34" to="p_1_i" fromId="34" toId="36">
</dataflow>
<dataflow id="148" from="counter_V_1" to="p_1_i" fromId="46" toId="36">
<BackEdge/>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="stg_47" to="p_1_i" fromId="47" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="151" from="stg_150" to="i_i" fromId="150" toId="37">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="stg_34" to="i_i" fromId="34" toId="37">
</dataflow>
<dataflow id="153" from="i" to="i_i" fromId="40" toId="37">
<BackEdge/>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="stg_47" to="i_i" fromId="47" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="155" from="i_i" to="exitcond_i" fromId="37" toId="38">
</dataflow>
<dataflow id="157" from="stg_156" to="exitcond_i" fromId="156" toId="38">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="90" toId="39">
</dataflow>
<dataflow id="160" from="stg_159" to="empty_3" fromId="159" toId="39">
</dataflow>
<dataflow id="161" from="stg_159" to="empty_3" fromId="159" toId="39">
</dataflow>
<dataflow id="162" from="stg_159" to="empty_3" fromId="159" toId="39">
</dataflow>
<dataflow id="163" from="i_i" to="i" fromId="37" toId="40">
</dataflow>
<dataflow id="165" from="stg_164" to="i" fromId="164" toId="40">
</dataflow>
<dataflow id="166" from="exitcond_i" to="stg_41" fromId="38" toId="41">
</dataflow>
<dataflow id="167" from="p_i" to="tmp_7_i" fromId="35" toId="42">
</dataflow>
<dataflow id="168" from="stg_145" to="tmp_7_i" fromId="145" toId="42">
</dataflow>
<dataflow id="169" from="p_i" to="tmp_8_i" fromId="35" toId="43">
</dataflow>
<dataflow id="171" from="stg_170" to="tmp_8_i" fromId="170" toId="43">
</dataflow>
<dataflow id="172" from="tmp_8_i" to="diff_V_1" fromId="43" toId="44">
</dataflow>
<dataflow id="173" from="p_i" to="diff_V_1" fromId="35" toId="44">
</dataflow>
<dataflow id="174" from="p_1_i" to="counter_V" fromId="36" toId="45">
</dataflow>
<dataflow id="176" from="stg_175" to="counter_V" fromId="175" toId="45">
</dataflow>
<dataflow id="177" from="tmp_7_i" to="counter_V_1" fromId="42" toId="46">
</dataflow>
<dataflow id="178" from="p_1_i" to="counter_V_1" fromId="36" toId="46">
</dataflow>
<dataflow id="179" from="counter_V" to="counter_V_1" fromId="45" toId="46">
</dataflow>
<dataflow id="180" from="max_difference_V_1" to="max_difference_V_1_load" fromId="6" toId="48">
</dataflow>
<dataflow id="181" from="p_1_i" to="difference_V" fromId="36" toId="49">
</dataflow>
<dataflow id="182" from="difference_V" to="max_difference_V" fromId="49" toId="50">
</dataflow>
<dataflow id="183" from="max_difference_V" to="tmp_4" fromId="50" toId="51">
</dataflow>
<dataflow id="184" from="max_difference_V_1_load" to="tmp_4" fromId="48" toId="51">
</dataflow>
<dataflow id="185" from="tmp_4" to="stg_52" fromId="51" toId="52">
</dataflow>
<dataflow id="187" from="_ssdm_op_Write.ap_auto.i4P" to="stg_53" fromId="186" toId="53">
</dataflow>
<dataflow id="188" from="nearest_V" to="stg_53" fromId="66" toId="53">
</dataflow>
<dataflow id="189" from="val_assign" to="stg_53" fromId="18" toId="53">
</dataflow>
<dataflow id="190" from="max_difference_V" to="stg_54" fromId="50" toId="54">
</dataflow>
<dataflow id="191" from="max_difference_V_1" to="stg_54" fromId="6" toId="54">
</dataflow>
<dataflow id="192" from="exitcond1" to="stg_2" fromId="13" toId="2">
</dataflow>
<dataflow id="193" from="exitcond" to="stg_3" fromId="21" toId="3">
</dataflow>
<dataflow id="194" from="exitcond_i" to="stg_5" fromId="38" toId="5">
</dataflow>
<dataflow id="195" from="tmp_4" to="stg_5" fromId="51" toId="5">
</dataflow>
</dataflows>


</stg>
