// Seed: 895361615
module module_0;
  always id_1 <= id_1;
  reg id_2;
  always
    if (id_2 << id_1)
      @(posedge id_1, id_2) begin
        begin
          $display(1'h0 - "", id_2 == 1);
        end
        $display(id_1, 1);
        id_1 <= id_1;
      end
    else begin
      id_1 = id_2;
      id_1 = 1;
      @(posedge id_2, posedge id_2) id_1 <= "" && 1;
      id_1 = id_1;
      id_3;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  module_0();
  assign id_2 = id_6;
endmodule
