// sim3
// Copyright (c) 2021, Joshua Scoggins
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
// ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#include "Core.h"
#ifdef ARDUINO
#include <Arduino.h>
#endif
void
Core::syncf() noexcept {
    if (ac_.getNoImpreciseFaults()) {

    } else {
        /// @todo wait until no imprecise faults can occur associated with any uncompleted instructions
    }
}

void
Core::cycle() noexcept {
    advanceIPBy = 4;
    auto instruction = loadInstruction(ip_.getOrdinal());
    executeInstruction(instruction);
    //executeInstruction(loadInstruction(ip_.getOrdinal()));
    if (advanceIPBy > 0)  {
        ip_.setOrdinal(ip_.getOrdinal() + advanceIPBy);
    }
}
template<typename T>
byte
compareGeneric(T src1, T src2) noexcept {
    if (src1 < src2) {
        return 0b100;
    } else if (src1 == src2) {
        return 0b010;
    } else {
        return 0b001;
    }
}
void
Core::cmpi(Integer src1, Integer src2) noexcept {
    ac_.setConditionCode(compareGeneric(src1, src2));
}
void
Core::cmpo(Ordinal src1, Ordinal src2) noexcept {
    ac_.setConditionCode(compareGeneric(src1, src2));
}

Register&
Core::getRegister(RegisterIndex targetIndex) {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getRegister(static_cast<uint8_t>(targetIndex));
    } else {
        static Register badRegister(-1);
        return badRegister;
    }
}

DoubleRegister&
Core::getDoubleRegister(RegisterIndex targetIndex) {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getDoubleRegister(static_cast<int>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getDoubleRegister(static_cast<int>(targetIndex));
    } else {
        static DoubleRegister badRegister(-1);
        return badRegister;
    }
}


TripleRegister&
Core::getTripleRegister(RegisterIndex targetIndex) {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getTripleRegister(static_cast<int>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getTripleRegister(static_cast<int>(targetIndex));
    } else {
        static TripleRegister badRegister(-1);
        return badRegister;
    }
}

QuadRegister&
Core::getQuadRegister(RegisterIndex targetIndex) {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getQuadRegister(static_cast<int>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getQuadRegister(static_cast<int>(targetIndex));
    } else {
        static QuadRegister badRegister(-1);
        return badRegister;
    }
}

const Register&
Core::getRegister(RegisterIndex targetIndex) const {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getRegister(static_cast<uint8_t>(targetIndex));
    } else if (isLiteral(targetIndex)) {
        return OrdinalLiterals[static_cast<uint8_t>(targetIndex) & 0b11111];
    } else {
        static Register badRegister(-1);
        return badRegister;
    }
}

const DoubleRegister&
Core::getDoubleRegister(RegisterIndex targetIndex) const {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getDoubleRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getDoubleRegister(static_cast<uint8_t>(targetIndex));
    } else if (isLiteral(targetIndex)) {
        /// @todo implement double register literal support, according to the docs it is allowed
        return LongOrdinalLiterals[static_cast<uint8_t>(targetIndex) & 0b11111];
    } else {
        static DoubleRegister badRegister(-1);
        return badRegister;
    }
}

const TripleRegister&
Core::getTripleRegister(RegisterIndex targetIndex) const {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getTripleRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getTripleRegister(static_cast<uint8_t>(targetIndex));
    } else if (isLiteral(targetIndex)) {
        return TripleOrdinalLiterals[static_cast<uint8_t>(targetIndex) & 0b11111];
    } else {
        static TripleRegister badRegister(-1);
        return badRegister;
    }
}

const QuadRegister&
Core::getQuadRegister(RegisterIndex targetIndex) const {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getQuadRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getQuadRegister(static_cast<uint8_t>(targetIndex));
    } else if (isLiteral(targetIndex)) {
        return QuadOrdinalLiterals[static_cast<uint8_t>(targetIndex) & 0b11111];
    } else {
        static QuadRegister badRegister(-1);
        return badRegister;
    }
}

Instruction
Core::loadInstruction(Address baseAddress) noexcept {
    // load words 64-bits at a time for simplicity, we increment by eight on double wide instructions and four on single wide
    auto targetAddress = baseAddress & ~(static_cast<Address>(0b11));
    auto theLong = loadLong(targetAddress);
    return Instruction(theLong);
}

void
Core::saveRegisterFrame(const RegisterFrame &theFrame, Address baseAddress) noexcept {
    for (int i = 0; i < 16; ++i, baseAddress += 4) {
        store(baseAddress, theFrame.getRegister(i).getOrdinal());
    }
}

void
Core::restoreRegisterFrame(RegisterFrame &theFrame, Address baseAddress) noexcept {
    for (auto& reg : theFrame.gprs) {
        reg.setOrdinal(load(baseAddress));
        baseAddress += 4;
    }
}

void
Core::generateFault(FaultType) {
    /// @todo implement this at some point
    // lookup fault information
    // setup fault data frame
    // call fault handler
    // probably should exit or something here
}
Ordinal
Core::computeMemoryAddress(const Instruction &instruction) noexcept {
    // assume we are looking at a correct style instruction :)
    if (instruction.isDoubleWide()) {
        // also make sure that we jump ahead by eight bytes instead of four
        advanceIPBy += 4;
    }
    switch (instruction.getMemFormatMode()) {
        case MEMFormatMode::MEMA_AbsoluteOffset:
            return instruction.getOffset();
        case MEMFormatMode::MEMA_RegisterIndirectWithOffset:
            return instruction.getOffset() + getSourceRegister(instruction.getABase()).getOrdinal();
        case MEMFormatMode::MEMB_RegisterIndirect:
            return getRegister(instruction.getABase()).getOrdinal();
        case MEMFormatMode::MEMB_RegisterIndirectWithIndex:
            return getSourceRegister(instruction.getABase()).getOrdinal() +
                   (getSourceRegister(instruction.getIndex()).getOrdinal() << instruction.getScale());
        case MEMFormatMode::MEMB_IPWithDisplacement:
            return static_cast<Ordinal>(ip_.getInteger() + instruction.getDisplacement() + 8);
        case MEMFormatMode::MEMB_AbsoluteDisplacement:
            return instruction.getDisplacement(); // this will return the optional displacement
        case MEMFormatMode::MEMB_RegisterIndirectWithDisplacement:
            return static_cast<Ordinal>(getRegister(instruction.getABase()).getInteger() + instruction.getDisplacement());
        case MEMFormatMode::MEMB_IndexWithDisplacement:
            return static_cast<Ordinal>((getRegister(instruction.getIndex()).getInteger() << instruction.getScale()) + instruction.getDisplacement());
        case MEMFormatMode::MEMB_RegisterIndirectWithIndexAndDisplacement:
            return static_cast<Ordinal>(
                    getRegister(instruction.getABase()).getInteger() +
                    (getRegister(instruction.getIndex()).getInteger() << instruction.getScale()) + instruction.getDisplacement());
        default:
            return -1;
    }
}
void
Core::lda(const Instruction &inst) noexcept {
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ENTERING ");
    Serial.println(__PRETTY_FUNCTION__);
    Serial.print("IP: 0x");
    Serial.println(ip_.getOrdinal(), HEX);
#endif
#endif
    // compute the effective address (memory address) and store it in destination
    auto& dest = getRegister(inst.getSrcDest(false));
    auto addr = computeMemoryAddress(inst);
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ADDR: 0x");
    Serial.println(addr, HEX);
#endif
#endif
    dest.setOrdinal(addr);
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("EXITING ");
    Serial.println(__PRETTY_FUNCTION__);
#endif
#endif
}
void
Core::cmpobx(const Instruction &instruction, uint8_t mask) noexcept {
    auto src1 = getSourceRegisterValue(instruction.getSrc1(), TreatAsOrdinal{});
    auto src2 = getSourceRegisterValue(instruction.getSrc2(), TreatAsOrdinal{});
    cmpo(src1, src2);
    if ((mask & ac_.getConditionCode()) != 0) {
        // while the docs show (displacement * 4), I am currently including the bottom two bits being forced to zero in displacement
        // in the future (the HX uses those two bits as "S2" so that will be a fun future change...).
        // I do not know why the Sx manual shows adding four while the hx manual does not
        // because of this, I'm going to drop the +4  from both paths and only disable automatic incrementation if we are successful
        advanceIPBy = 0;
        auto destination = ip_.getInteger() + instruction.getDisplacement();
        ip_.setInteger(destination);
    }
};
void
Core::executeInstruction(const Instruction &instruction) noexcept {
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ENTERING ");
    Serial.println(__PRETTY_FUNCTION__);
    Serial.print("IP: 0x");
    Serial.println(ip_.getOrdinal(), HEX);
#endif
#endif
    static constexpr Ordinal bitPositions[32] {
#define Z(base, offset) static_cast<Ordinal>(1) << static_cast<Ordinal>(base + offset)
#define X(base) Z(base, 0), Z(base, 1), Z(base, 2), Z(base, 3)
            X(0), X(4), X(8), X(12),
            X(16), X(20), X(24), X(28)
#undef X
#undef Z
    };
    static constexpr Ordinal reverseBitPositions[32] {
#define Z(base, offset) static_cast<Ordinal>(1) << static_cast<Ordinal>(base + offset)
#define X(base) Z(base, 3), Z(base, 2), Z(base, 1), Z(base, 0)
            X(28), X(24), X(20), X(16),
            X(12), X(8), X(4), X(0),
#undef X
#undef Z
    };
    auto condBranch = [this, &instruction](uint8_t mask) {
        if ((ac_.getConditionCode()& mask) != 0) {
            ipRelativeBranch(instruction.getDisplacement()) ;
        }
    };
    auto condFault = [this](uint8_t mask) {
        if ((ac_.getConditionCode()& mask) != 0) {
            generateFault(FaultType::Constraint_Range);
        }
    };
    auto testOp = [this, &instruction](byte code) {
        getRegister(instruction.getSrc1(true)).setOrdinal(ac_.conditionCodeIs(code) ? 1 : 0);
    };
    auto theOpcode = instruction.identifyOpcode();
    switch (theOpcode) {
        // CTRL Format opcodes
        case Opcode::b:
            ipRelativeBranch(instruction.getDisplacement()) ;
            break;
        case Opcode::bal:
            setDestination(RegisterIndex::Global14, ip_.getOrdinal() + 4, TreatAsOrdinal{});
            ipRelativeBranch(instruction.getDisplacement()) ;
            break;
        case Opcode::bno:
            if (ac_.getConditionCode() == 0) {
                ipRelativeBranch(instruction.getDisplacement()) ;
            }
            break;
            // branch instruction opcodes are 0x100-0x170, we shift right by four and then mask the lowest three bits to get the mask
            // intel encoded the mask directly into the encoding :)
        case Opcode::bg:
        case Opcode::be:
        case Opcode::bge:
        case Opcode::bl:
        case Opcode::bne:
        case Opcode::ble:
        case Opcode::bo:
            condBranch((static_cast<uint8_t>(theOpcode) >> 4) & 0b111);
            break;
        case Opcode::faultno:
            if (ac_.getConditionCode() == 0) {
                generateFault(FaultType::Constraint_Range);
            }
            break;
            // like with the branch instructions, intel stashed the mask directly into the opcode itself
            // so do the same thing (except for 0b000 because that has a special meaning)
        case Opcode::faultg:
        case Opcode::faulte:
        case Opcode::faultge:
        case Opcode::faultl:
        case Opcode::faultne:
        case Opcode::faultle:
        case Opcode::faulto:
            condFault((static_cast<uint8_t>(theOpcode) >> 4) & 0b111);
            break;
            // COBR Format
            // just like with fault and branch, test has the mask embedded in the opcode, so extract it out
        case Opcode::testno:
        case Opcode::testg:
        case Opcode::teste:
        case Opcode::testge:
        case Opcode::testl:
        case Opcode::testne:
        case Opcode::testle:
        case Opcode::testo:
            testOp((static_cast<uint8_t>(theOpcode) >> 4) & 0b111);
            break;
        case Opcode::bbc:
            // branch if bit is clear
            [this, &instruction]() {
                auto targetRegister = instruction.getSrc1();
                auto& bpReg = getSourceRegister(targetRegister);
                auto bpOrd = bpReg.getOrdinal();
                auto masked = bpOrd & 0b11111;
                auto srcIndex = instruction.getSrc2();
                const auto& srcReg = getSourceRegister(srcIndex);
                auto src = srcReg.getOrdinal();
                auto bitpos = bitPositions[masked];
                if ((bitpos & src) == 0) {
                    // another lie in the i960Sx manual, when this bit is clear we assign 0b000 otherwise it is 0b010
                    ac_.setConditionCode(0b000);
                    // while the docs show (displacement * 4), I am currently including the bottom two bits being forced to zero in displacement
                    // in the future (the HX uses those two bits as "S2" so that will be a fun future change...)
                    auto displacement = instruction.getDisplacement();
                    ip_.setInteger(ip_.getInteger() + displacement);
                    advanceIPBy = 0;
                } else {
                    ac_.setConditionCode(0b010);
                }
            }();
            break;
        case Opcode::bbs:
            [this, &instruction]() {
                auto targetRegister = instruction.getSrc1();
                auto& bpReg = getSourceRegister(targetRegister);
                auto bpOrd = bpReg.getOrdinal();
                auto masked = bpOrd & 0b11111;
                auto srcIndex = instruction.getSrc2();
                const auto& srcReg = getSourceRegister(srcIndex);
                auto src = srcReg.getOrdinal();
                auto bitpos = bitPositions[masked];
                if ((bitpos & src) != 0) {
                    ac_.setConditionCode(0b010);
                    // while the docs show (displacement * 4), I am currently including the bottom two bits being forced to zero in displacement
                    // in the future (the HX uses those two bits as "S2" so that will be a fun future change...)
                    auto displacement = instruction.getDisplacement();
                    ip_.setInteger(ip_.getInteger() + displacement);
                    advanceIPBy = 0;
                } else {
                    ac_.setConditionCode(0b000);
                }
            }();
            break;
        case Opcode::cmpo:
            cmpo(getSourceRegisterValue(instruction.getSrc1(), TreatAsOrdinal{}),
                 getSourceRegisterValue(instruction.getSrc2(), TreatAsOrdinal{}));
            break;
        case Opcode::cmpi:
            cmpi(getSourceRegisterValue(instruction.getSrc1(), TreatAsInteger{}),
                 getSourceRegisterValue(instruction.getSrc2(), TreatAsInteger{}));
            break;
        case Opcode::cmpdeco:
            [this, &instruction]() {
                auto src2 = getSourceRegister(instruction.getSrc2()).getOrdinal();
                cmpo(getSourceRegister(instruction.getSrc1()).getOrdinal(), src2);
                getRegister(instruction.getSrcDest(false)).setOrdinal(src2 - 1);
            }();
            break;
        case Opcode::cmpdeci:
            [this, &instruction]() {
                auto src2 = getSourceRegister(instruction.getSrc2()).getInteger();
                cmpi(getSourceRegister(instruction.getSrc1()).getInteger(), src2);
                getRegister(instruction.getSrcDest(false)).setInteger(src2 - 1);
            }();
            break;
        case Opcode::cmpinco:
            [this, &instruction]() {
                auto src2 = getSourceRegister(instruction.getSrc2()).getOrdinal();
                cmpo(getSourceRegister(instruction.getSrc1()).getOrdinal(), src2);
                getRegister(instruction.getSrcDest(false)).setOrdinal(src2 + 1);
            }();
            break;
        case Opcode::cmpinci:
            [this, &instruction]() {
                auto src2 = getSourceRegister(instruction.getSrc2()).getInteger();
                cmpi(getSourceRegister(instruction.getSrc1()).getInteger(), src2);
                getRegister(instruction.getSrcDest(false)).setInteger(src2 + 1);
            }();
            break;
        case Opcode::cmpobg:
            cmpobx(instruction, 0b001);
            break;
        case Opcode::cmpobe:
            cmpobx(instruction, 0b010);
            break;
        case Opcode::cmpobge:
            cmpobx(instruction, 0b011);
            break;
        case Opcode::cmpobl:
            cmpobx(instruction, 0b100);
            break;
        case Opcode::cmpobne:
            cmpobx(instruction, 0b101);
            break;
        case Opcode::cmpoble:
            cmpobx(instruction, 0b110);
            break;
        case Opcode::cmpibno:
            cmpibx(instruction, 0b000);
            break;
        case Opcode::cmpibg:
            cmpibx(instruction, 0b001);
            break;
        case Opcode::cmpibe:
            cmpibx(instruction, 0b010);
            break;
        case Opcode::cmpibge:
            cmpibx(instruction, 0b011);
            break;
        case Opcode::cmpibl:
            cmpibx(instruction, 0b100);
            break;
        case Opcode::cmpibne:
            cmpibx(instruction, 0b101);
            break;
        case Opcode::cmpible:
            cmpibx(instruction, 0b110);
            break;
        case Opcode::cmpibo:
            cmpibx(instruction, 0b111);
            break;
        case Opcode::concmpi:
            [this, &instruction]() {
                if ((ac_.getConditionCode() & 0b100) == 0) {
                    auto src1 = getRegister(instruction.getSrc1()).getInteger();
                    auto src2 = getRegister(instruction.getSrc2()).getInteger();
                    ac_.setConditionCode((src1 <= src2) ? 0b010 : 0b001);
                }
            }();
            break;
        case Opcode::concmpo:
            [this, &instruction]() {
                if ((ac_.getConditionCode() & 0b100) == 0) {
                    auto src1 = getRegister(instruction.getSrc1()).getOrdinal();
                    auto src2 = getRegister(instruction.getSrc2()).getOrdinal();
                    ac_.setConditionCode((src1 <= src2) ? 0b010 : 0b001);
                }
            }();
            break;
            // MEM Format
        case Opcode::ldob:
            setDestination(instruction.getSrcDest(false),
                           loadByte(computeMemoryAddress(instruction)),
                           TreatAsOrdinal {});
            break;
        case Opcode::bx:
            [this, &instruction]() {
                auto memoryAddress = computeMemoryAddress(instruction);
                ip_.setOrdinal(memoryAddress);
                advanceIPBy = 0;
            }();
            break;
        case Opcode::balx:
            [this, &instruction]() {
                auto address = computeMemoryAddress(instruction);
                setDestination(instruction.getSrcDest(false), ip_.getOrdinal() + advanceIPBy, TreatAsOrdinal{});
                ip_.setOrdinal(address);
                advanceIPBy = 0;
            }();
            break;
        case Opcode::ldos:
            setDestination(instruction.getSrcDest(false),
                           loadShort(computeMemoryAddress(instruction)),
                           TreatAsOrdinal{});
            break;
        case Opcode::lda:
            lda(instruction);
            break;
        case Opcode::ld:
            setDestination(instruction.getSrcDest(false),
                           load(computeMemoryAddress(instruction)),
                           TreatAsOrdinal {});
            break;
        case Opcode::ldl:
            getDoubleRegister(instruction.getSrcDest(false)).setLongOrdinal( loadLong(computeMemoryAddress(instruction)) );
            break;
        case Opcode::ldt:
            load(computeMemoryAddress(instruction),
                 getTripleRegister(instruction.getSrcDest(false)));
            break;
        case Opcode::ldq:
            load(computeMemoryAddress(instruction),
                 getQuadRegister(instruction.getSrcDest(false)));
            break;
            // REG format
        case Opcode::addi:
            [this, &instruction]() {
                auto src1 = getSourceRegister(instruction.getSrc1()).getInteger();
                auto src2 = getSourceRegister(instruction.getSrc2()).getInteger();
                getRegister(instruction.getSrcDest(false)).setInteger(src2 + src1);
            }( );
            break;
        case Opcode::addo:
            [this, &instruction]() {
                auto src1 = getSourceRegister(instruction.getSrc1()).getOrdinal();
                auto src2 = getSourceRegister(instruction.getSrc2()).getOrdinal();
                auto destIndex = instruction.getSrcDest(false);
                auto& dest = getRegister(destIndex);
                auto result = src2 + src1;
                dest.setOrdinal(result);
            }();
            break;
        case Opcode::subi:
            [this, &instruction]() {
                getRegister(instruction.getSrcDest(false)).setInteger(
                        getSourceRegister(instruction.getSrc2()).getInteger() - getSourceRegister(instruction.getSrc1()).getInteger());
            }();
            break;
        case Opcode::subo:
            [this, &instruction]() {
                getRegister(instruction.getSrcDest(false)).setOrdinal(
                        getSourceRegister(instruction.getSrc2()).getOrdinal() - getSourceRegister(instruction.getSrc1()).getOrdinal());
            }();
            break;
        case Opcode::muli:
            [this, &instruction]() {
                getRegister(instruction.getSrcDest(false)).setInteger(
                        getSourceRegister(instruction.getSrc2()).getInteger() * getSourceRegister(instruction.getSrc1()).getInteger());
            }();
            break;
        case Opcode::mulo:
            [this, &instruction]() {
                getRegister(instruction.getSrcDest(false)).setOrdinal(
                        getSourceRegister(instruction.getSrc2()).getOrdinal() * getSourceRegister(instruction.getSrc1()).getOrdinal());
            }();
            break;
        case Opcode::divo:
            [this, &instruction]() {
                /// @todo check denominator and do proper handling
                getRegister(instruction.getSrcDest(false)).setOrdinal(
                        getSourceRegister(instruction.getSrc2()).getOrdinal() / getSourceRegister(instruction.getSrc1()).getOrdinal());
            }();
            break;
        case Opcode::divi:
            [this, &instruction]() {
                /// @todo check denominator and do proper handling
                getRegister(instruction.getSrcDest(false)).setInteger(
                        getSourceRegister(instruction.getSrc2()).getInteger() / getSourceRegister(instruction.getSrc1()).getInteger());
            }();
            break;
        case Opcode::notbit:
            [this, &instruction]() {
                auto bitpos = bitPositions[getSourceRegister(instruction.getSrc1()).getOrdinal() & 0b11111];
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                auto& dest = getRegister(instruction.getSrcDest(false));
                dest.setOrdinal(src ^ bitpos);
            }();
            break;
        case Opcode::logicalAnd:
            setDestination(instruction.getSrcDest(false),
                           getSourceRegisterValue(instruction.getSrc2(), TreatAsOrdinal{}) &
                           getSourceRegisterValue(instruction.getSrc1(), TreatAsOrdinal{}),
                           TreatAsOrdinal{});
            break;
        case Opcode::logicalOr:
            setDestination(instruction.getSrcDest(false),
                           getSourceRegisterValue(instruction.getSrc2(), TreatAsOrdinal{}) |
                           getSourceRegisterValue(instruction.getSrc1(), TreatAsOrdinal{}),
                           TreatAsOrdinal{});
            break;
        case Opcode::logicalXor:
            setDestination(instruction.getSrcDest(false),
                           getSourceRegisterValue(instruction.getSrc2(), TreatAsOrdinal{}) ^
                           getSourceRegisterValue(instruction.getSrc1(), TreatAsOrdinal{}),
                           TreatAsOrdinal{});
            break;
        case Opcode::logicalXnor: [this, &instruction]() { getRegister(instruction.getSrcDest(false)).setOrdinal(~(getSourceRegister(instruction.getSrc2()).getOrdinal() ^ getSourceRegister(instruction.getSrc1()).getOrdinal())); }(); break;
        case Opcode::logicalNor: [this, &instruction]() { getRegister(instruction.getSrcDest(false)).setOrdinal(~(getSourceRegister(instruction.getSrc2()).getOrdinal() | getSourceRegister(instruction.getSrc1()).getOrdinal())); }(); break;
        case Opcode::logicalNand: [this, &instruction]() { getRegister(instruction.getSrcDest(false)).setOrdinal(~(getSourceRegister(instruction.getSrc2()).getOrdinal() & getSourceRegister(instruction.getSrc1()).getOrdinal())); }(); break;
        case Opcode::logicalNot: [this, &instruction]() { getRegister(instruction.getSrcDest(false)).setOrdinal(~(getSourceRegister(instruction.getSrc1()).getOrdinal())); }(); break;
        case Opcode::andnot: [this, &instruction]() { getRegister(instruction.getSrcDest(false)).setOrdinal(getSourceRegister(instruction.getSrc2()).getOrdinal() & ~getSourceRegister(instruction.getSrc1()).getOrdinal()); }(); break;
        case Opcode::notand: [this, &instruction]() { getRegister(instruction.getSrcDest(false)).setOrdinal(~getSourceRegister(instruction.getSrc2()).getOrdinal() & getSourceRegister(instruction.getSrc1()).getOrdinal()); }(); break;
        case Opcode::ornot: [this, &instruction]() { getRegister(instruction.getSrcDest(false)).setOrdinal(getRegister(instruction.getSrc2()).getOrdinal() | ~getRegister(instruction.getSrc1()).getOrdinal()); }(); break;
        case Opcode::notor: [this, &instruction]() { getRegister(instruction.getSrcDest(false)).setOrdinal(~getRegister(instruction.getSrc2()).getOrdinal() | getRegister(instruction.getSrc1()).getOrdinal()); }(); break;
        case Opcode::remi:
            [this, &instruction]() {
                auto src2 = getSourceRegisterValue(instruction.getSrc2(), TreatAsInteger{});
                auto src1 = getSourceRegisterValue(instruction.getSrc1(), TreatAsInteger{});
                // taken from the i960Sx manual
                //dest.setInteger(src2 - ((src2 / src1) * src1));
                setDestination(instruction.getSrcDest(false), src2 % src1, TreatAsInteger{});
            }();
            break;
        case Opcode::remo:
            [this, &instruction]() {
                auto src2 = getSourceRegisterValue(instruction.getSrc2(), TreatAsOrdinal{});
                auto src1 = getSourceRegisterValue(instruction.getSrc1(), TreatAsOrdinal{});
                // taken from the i960Sx manual
                //auto result = src2 - ((src2 / src1) * src1);
                auto result = src2 % src1;
                setDestination(instruction.getSrcDest(false), result, TreatAsOrdinal{});
            }();
            break;
        case Opcode::rotate:
            [this, &instruction]() {
                auto rotateOperation = [](Ordinal src, Ordinal length)  {
                    return (src << length)  | (src >> ((-length) & 31u));
                };
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                auto len = getSourceRegister(instruction.getSrc1()).getOrdinal();
                dest.setOrdinal(rotateOperation(src, len));
            }();
            break;
        case Opcode::mov:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto srcValue = getSourceRegister(instruction.getSrc1()).getOrdinal();
                dest.setOrdinal(srcValue);
            }();
            break;
        case Opcode::movl:
            [this, &instruction]() {
                auto& dest = getDoubleRegister(instruction.getSrcDest(false));
                const auto& src = getSourceDoubleRegister(instruction.getSrc1());
                auto srcValue = src.getLongOrdinal();
                dest.setLongOrdinal(srcValue);
            }();
            break;
        case Opcode::movt:
            [this, &instruction]() {
                auto& dest = getTripleRegister(instruction.getSrcDest(false));
                const auto& src = getTripleRegister(instruction.getSrc1());
                dest.setOrdinal(src.getOrdinal(0), 0);
                dest.setOrdinal(src.getOrdinal(1), 1);
                dest.setOrdinal(src.getOrdinal(2), 2);
            }();
            break;
        case Opcode::movq:
            [this, &instruction]() {
                auto& dest = getQuadRegister(instruction.getSrcDest(false));
                const auto& src = getQuadRegister(instruction.getSrc1());
                dest.setOrdinal(src.getOrdinal(0), 0);
                dest.setOrdinal(src.getOrdinal(1), 1);
                dest.setOrdinal(src.getOrdinal(2), 2);
                dest.setOrdinal(src.getOrdinal(3), 3);
            }();
            break;
        case Opcode::alterbit:
            [this, &instruction]() {
                auto bitpos = bitPositions[getRegister(instruction.getSrc1()).getOrdinal() & 0b11111];
                auto src = getRegister(instruction.getSrc2()).getOrdinal();
                auto& dest = getRegister(instruction.getSrcDest(false));
                if (ac_.getConditionCode() & 0b010) {
                    dest.setOrdinal(src | bitpos);
                } else {
                    dest.setOrdinal(src & ~bitpos);
                }
            }();
            break;
        case Opcode::ediv:
            [this, &instruction]() {
                auto denomord = getRegister(instruction.getSrc1()).getOrdinal();
                if (denomord == 0) {
                    // raise an arithmetic zero divide fault
                    generateFault(FaultType::Arithmetic_ArithmeticZeroDivide);
                } else {
                    auto numerator = getDoubleRegister(instruction.getSrc2()).getLongOrdinal();
                    auto denominator = static_cast<LongOrdinal>(denomord);
                    auto& dest = getDoubleRegister(instruction.getSrcDest(false));
                    // taken from the manual
                    auto remainder = static_cast<Ordinal>(numerator - (numerator / denominator) * denominator);
                    auto quotient = static_cast<Ordinal>(numerator / denominator);
                    dest.setOrdinal(remainder, 0);
                    dest.setOrdinal(quotient, 1);
                }
            }();
            break;
        case Opcode::emul:
            [this, &instruction]() {
                auto src2 = static_cast<LongOrdinal>(getSourceRegister(instruction.getSrc2()).getOrdinal());
                auto src1 = static_cast<LongOrdinal>(getSourceRegister(instruction.getSrc1()).getOrdinal());
                auto& dest = getDoubleRegister(instruction.getSrcDest(false));
                // taken from the manual
                dest.setLongOrdinal(src2 * src1);
            }();
            break;
        case Opcode::extract:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto bitpos = getSourceRegister(instruction.getSrc1()).getOrdinal();
                auto len = getSourceRegister(instruction.getSrc2()).getOrdinal();
                // taken from the Hx manual as it isn't insane
                auto shiftAmount = bitpos > 32 ? 32 : bitpos;
                dest.setOrdinal((dest.getOrdinal() >> shiftAmount) & ~(0xFFFF'FFFF << len));
            }();
            break;
        case Opcode::flushreg:
            flushreg();
            break;
        case Opcode::fmark:
            [this]() {
                // Generates a breakpoint trace-event. This instruction causes a breakpoint trace-event to be generated, regardless of the
                // setting of the breakpoint trace mode flag (to be implemented), providing the trace-enable bit (bit 0) of the process
                // controls is set.

                // if pc.te == 1 then raiseFault(BreakpointTraceFault)
                /// @todo implement
                if (pc_.getTraceEnable()) {
                    generateFault(FaultType::Breakpoint_Trace); /// @todo raise trace breakpoint fault
                }
            }();
            break;
        case Opcode::mark:
            [this, &instruction]() {
                // Generates a breakpoint trace-event if the breakpoint trace mode has been enabled.
                // The breakpoint trace mode is enabled if the trace-enable bit (bit 0) of the process
                // controls and the breakpoint-trace mode bit (bit 7) of the trace controls have been zet
                if (pc_.getTraceEnable() && tc_.getBreakpointTraceMode()) {
                    generateFault(FaultType::Breakpoint_Trace); /// @todo raise trace breakpoint fault
                }
                // if pc.te == 1 && breakpoint_trace_flag then raise trace breakpoint fault
                /// @todo implement
            }();
            break;

        case Opcode::modac:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto mask = getSourceRegister(instruction.getSrc1()).getOrdinal();
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                dest.setOrdinal(ac_.modify(mask, src));
            }( );
            break;
        case Opcode::modi:
            [this, &instruction]() {
                auto denominator = getSourceRegister(instruction.getSrc1()) .getInteger();
                if (denominator == 0) {
                    generateFault(FaultType::Arithmetic_ArithmeticZeroDivide);
                } else {
                    auto numerator = getSourceRegister(instruction.getSrc2()).getInteger();
                    auto& dest = getRegister(instruction.getSrcDest(false));
                    auto result = numerator - ((numerator / denominator) * denominator);
                    if (((numerator * denominator) < 0) && (result != 0)) {
                        result += denominator;
                    }
                    dest.setInteger(result);
                }
            }();
            break;
        case Opcode::modify:
            [this, &instruction]() {
                // this is my encode operation but expanded out
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto mask = getRegister(instruction.getSrc1()).getOrdinal();
                auto src = getRegister(instruction.getSrc2()).getOrdinal();
                dest.setOrdinal((src & mask) | (dest.getOrdinal() & ~mask));
            }();
            break;
        case Opcode::call:
            call(instruction);
            break;
        case Opcode::callx:
            callx(instruction);
            break;
        case Opcode::shlo:
            shlo(instruction);
            break;
        case Opcode::shro:
            shro(instruction);
            break;
        case Opcode::shli:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto len = getSourceRegister(instruction.getSrc1()).getInteger();
                auto src = getSourceRegister(instruction.getSrc2()).getInteger();
                dest.setInteger(src << len);
            }();
            break;
        case Opcode::scanbyte:
            [this, &instruction]() {
                auto& src1 = getRegister(instruction.getSrc1());
                auto& src2 = getRegister(instruction.getSrc2());
                auto bytesEqual = [&src1, &src2](int which) constexpr { return src1.getByteOrdinal(which) == src2.getByteOrdinal(which); };
                ac_.setConditionCode((bytesEqual(0) || bytesEqual(1) || bytesEqual(2) || bytesEqual(3)) ? 0b010 : 0b000);
            }();
            break;
        case Opcode::scanbit:
            [this, &instruction]() {
                // perform a sanity check
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto src = getSourceRegister(instruction.getSrc1()).getOrdinal();
                dest.setOrdinal(0xFFFF'FFFF);
                ac_.setConditionCode(0);
                Ordinal index = 31;
                for (auto mask : reverseBitPositions) {
                    if ((src & mask) != 0) {
                        dest.setOrdinal(index);
                        ac_.setConditionCode(0b010);
                        return;
                    }
                    --index;
                }
            }();
            break;
        case Opcode::spanbit:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto src = getSourceRegister(instruction.getSrc1()).getOrdinal();
                dest.setOrdinal(0xFFFF'FFFF);
                ac_.setConditionCode(0);
                Ordinal index = 31;
                for (auto mask : reverseBitPositions) {
                    if ((src & mask) == 0) {
                        dest.setOrdinal(index);
                        ac_.setConditionCode(0b010);
                        return;
                    }
                    --index;
                }
            }();
            break;
        case Opcode::syncf:
            syncf();
            break;
        case Opcode::atadd:
            [this, &instruction]() {
                // adds the src (src2 internally) value to the value in memory location specified with the addr (src1 in this case) operand.
                // The initial value from memory is stored in dst (internally src/dst).
                syncf();
                auto addr = getSourceRegister(instruction.getSrc1()).getOrdinal() & 0xFFFF'FFFC; // force alignment to word boundary
                auto temp = atomicLoad(addr);
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                atomicStore(addr, temp + src);
                getRegister(instruction.getSrcDest(false)).setOrdinal(temp);
            }();
            break;
        case Opcode::atmod:
            [this, &instruction]() {
                // copies the src/dest value (logical version) into the memory location specifeid by src1.
                // The bits set in the mask (src2) operand select the bits to be modified in memory. The initial
                // value from memory is stored in src/dest
                syncf();
                auto addr = getSourceRegister(instruction.getSrc1()).getOrdinal() & 0xFFFF'FFFC; // force alignment to word boundary
                auto temp = atomicLoad(addr);
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto mask = getSourceRegister(instruction.getSrc2()).getOrdinal();
                atomicStore(addr, (dest.getOrdinal() & mask) | (temp & ~mask));
                dest.setOrdinal(temp);
            }();
            break;
        case Opcode::chkbit:
            [this, &instruction]() {
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                auto bitpos = bitPositions[getSourceRegister(instruction.getSrc1()).getOrdinal() & 0b11111];
                ac_.setConditionCode((src & bitpos) == 0 ? 0b000 : 0b010);
            }();
            break;
        case Opcode::addc:
            [this, &instruction]() {
                auto& src1 = getSourceRegister(instruction.getSrc1());
                auto& src2 = getSourceRegister(instruction.getSrc2());
                union {
                    LongOrdinal value = 0;
                    Ordinal halves[2];
                } result;
                result.value = static_cast<LongOrdinal>(src2.getOrdinal()) + static_cast<LongOrdinal>(src1.getOrdinal()) + (ac_.getCarryBit() ? 1 : 0);
                // the result will be larger than 32-bits so we have to keep that in mind
                auto& dest = getRegister(instruction.getSrcDest(false));
                dest.setOrdinal(result.halves[0]);
                // do computation here
                ac_.setConditionCode(0);
                if ((src2.getMostSignificantBit() == src1.getMostSignificantBit()) && (src2.getMostSignificantBit() != dest.getMostSignificantBit())) {
                    // set the overflow bit in ac
                    ac_.setOverflowBit(true);
                }
                ac_.setCarryBit(result.halves[1] != 0);

                // set the carry out bit
            }();
            break;
        case Opcode::subc:
            [this, &instruction]() {
                auto& src1 = getSourceRegister(instruction.getSrc1());
                auto& src2 = getSourceRegister(instruction.getSrc2());
                union {
                    LongOrdinal value = 0;
                    Ordinal halves[2];
                } result;
                result.value = static_cast<LongOrdinal>(src2.getOrdinal()) - static_cast<LongOrdinal>(src1.getOrdinal()) - 1 + (ac_.getCarryBit() ? 1 : 0);
                // the result will be larger than 32-bits so we have to keep that in mind
                auto& dest = getRegister(instruction.getSrcDest(false));
                dest.setOrdinal(result.halves[0]);
                // do computation here
                ac_.setConditionCode(0);
                if ((src2.getMostSignificantBit() == src1.getMostSignificantBit()) && (src2.getMostSignificantBit() != dest.getMostSignificantBit())) {
                    // set the overflow bit in ac
                    ac_.setOverflowBit(true);
                }
                ac_.setCarryBit(result.halves[1] != 0);
                // set the carry out bit
            }();
            break;
        case Opcode::ldib:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                dest.setInteger(loadByte(computeMemoryAddress(instruction)));
            }();
            break;
        case Opcode::ldis:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                dest.setInteger(loadShort(computeMemoryAddress(instruction)));
            }();
            break;
        case Opcode::st:
            [this, &instruction]() {
                auto addr = computeMemoryAddress(instruction);
                auto src = getSourceRegister(instruction.getSrcDest(true)).getOrdinal();
                store(addr, src);
            }();
            break;
        case Opcode::stob:
            [this, &instruction]() {
                auto addr = computeMemoryAddress(instruction);
                auto theIndex = instruction.getSrcDest(true);
                auto& srcReg = getSourceRegister(theIndex);
                auto src = srcReg.getByteOrdinal(0);
                storeByte(addr, src);
            }();
            break;
        case Opcode::stos:
            [this, &instruction]() {
                auto src = getSourceRegister(instruction.getSrcDest(true)).getShortOrdinal();
                auto addr = computeMemoryAddress(instruction);
                storeShort(addr, src);
            }();
            break;
        case Opcode::stl:
            [this, &instruction]() {
                auto src = getDoubleRegister(instruction.getSrcDest(true)).getLongOrdinal();
                auto address = computeMemoryAddress(instruction);
                storeLong(address, src);
            }();
            break;
        case Opcode::stt:
            [this, &instruction]() {
                auto& src = getTripleRegister(instruction.getSrcDest(true));
                auto address = computeMemoryAddress(instruction);
                store(address, src);
            }();
            break;
        case Opcode::stq:
            [this, &instruction]() {
                auto& src = getQuadRegister(instruction.getSrcDest(true));
                auto addr = computeMemoryAddress(instruction);
                store(addr, src);
            }();
            break;
        case Opcode::stib:
            [this, &instruction]() {
                auto src = static_cast<ByteInteger>(getSourceRegister(instruction.getSrcDest(true)).getInteger());
                auto address = computeMemoryAddress(instruction);
                storeByteInteger(address, src);
            }();
            break;
        case Opcode::stis:
            [this, &instruction]() {
                auto src = static_cast<ShortInteger>(getSourceRegister(instruction.getSrcDest(true)).getInteger());
                auto address = computeMemoryAddress(instruction);
                storeShortInteger(address, src);
            }();
            break;
        case Opcode::shri:
            [this, &instruction]() {
                /*
                 * if (src >= 0) {
                 *  if (len < 32) {
                 *      dest <- src/2^len
                 *  } else {
                 *      dest <- 0
                 *  }
                 * }else {
                 *  if (len < 32) {
                 *      dest <- (src - 2^len + 1)/2^len;
                 *  } else {
                 *      dest <- -1;
                 *   }
                 * }
                 *
                 */
                auto src = getSourceRegisterValue(instruction.getSrc2(), TreatAsInteger{});
                auto len = getSourceRegisterValue(instruction.getSrc1(), TreatAsInteger{});
                /// @todo perhaps implement the extra logic if necessary
                setDestination(instruction.getSrcDest(false), src >> len, TreatAsInteger{});
            }();
            break;
        case Opcode::shrdi:
            [this, &instruction]() {
                // according to the manual, equivalent to divi value, 2 so that is what we're going to do for correctness sake
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto src = getSourceRegister(instruction.getSrc2()).getInteger();
                auto len = getSourceRegister(instruction.getSrc1()).getInteger();
                if (len < 32) {
                    dest.setInteger(src / bitPositions[len]);
                } else {
                    dest.setInteger(0);
                }
            }();
            break;
        case Opcode::synld:
            [this, &instruction]() {
                // wait until another execution unit sets the condition codes to continue after requesting a load.
                // In the case of this emulator, it really doesn't mean anything but I can see this being a synld followed by a wait
                // for synchronization. It also allows access to internal memory mapped items.
                // So I'm not sure how to implement this yet, however I think at this point I'm just going to treat is as a special kind of load
                // with condition code assignments and forced alignments

                auto address = getSourceRegister(instruction.getSrc1()).getOrdinal() & 0xFFFF'FFFC; // force word alignment
                auto& dest = getRegister(instruction.getSrcDest(false));
                // load basically takes care of accessing different registers and such even memory mapped ones
                dest.setOrdinal(load(address));
                // there is a _fail_ condition where a bad access condition will result in 0b000
                /// @todo implement support for bad access conditions
                ac_.setConditionCode(0b010);
            }();
            break;
        case Opcode::synmov:
            [this, &instruction]() {
                // load from memory and then store to another address in a synchronous fashion
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal(); // source address
                auto addr = getSourceRegister(instruction.getSrc1()).getOrdinal() & 0xFFFF'FFFC; // align
                Register temp(load(src));
                synchronizedStore(addr, temp);
                /// @todo figure out how to support bad access conditions
                ac_.setConditionCode(0b010);
            }();
            break;
        case Opcode::synmovl:
            [this, &instruction]() {
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal(); // source address
                auto addr = getSourceRegister(instruction.getSrc1()).getOrdinal() & 0xFFFF'FFF8; // align
                DoubleRegister temp(loadLong(src));
                synchronizedStore(addr, temp);
                /// @todo figure out how to support bad access conditions
                ac_.setConditionCode(0b010);
            }();
            break;
        case Opcode::synmovq:
            [this, &instruction]() {
                auto src  = getSourceRegister(instruction.getSrc2()).getOrdinal(); // source address
                auto addr = getSourceRegister(instruction.getSrc1()).getOrdinal() & 0xFFFF'FFF0; // align
                QuadRegister temp = loadQuad(src);
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
                Serial.print("SRC ADDRESS: 0x");
                Serial.println(src, HEX);
                Serial.print("QUAD REGISTER CONTENTS: 0x");
                Serial.print(temp.getOrdinal(3), HEX);
                Serial.print(temp.getOrdinal(2), HEX);
                Serial.print(temp.getOrdinal(1), HEX);
                Serial.println(temp.getOrdinal(0), HEX);
#endif
#endif
                synchronizedStore(addr, temp);
                /// @todo figure out how to support bad access conditions
                ac_.setConditionCode(0b010);
            }();
            break;
        case Opcode::modpc:
            [this, &instruction]() {
                auto mask = getSourceRegister(instruction.getSrc1()).getOrdinal();
                auto& dest = getRegister(instruction.getSrcDest(false));
                if (mask != 0) {
                    if (!pc_.inSupervisorMode()) {
                        generateFault(FaultType::Type_Mismatch); /// @todo TYPE.MISMATCH
                    } else {
                        auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                        dest.setOrdinal(pc_.modify(mask, src));
                        ProcessControls tmp(dest.getOrdinal());
                        if (tmp.getPriority() > pc_.getPriority()) {
                            /// @todo check for pending interrupts
                        }
                    }
                } else {
                    dest.setOrdinal(pc_.getValue());
                }
            }( );
            break;
        case Opcode::modtc:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto mask = getSourceRegister(instruction.getSrc1()).getOrdinal();
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                dest.setOrdinal(tc_.modify(mask, src));
            }( );
            break;
        case Opcode::setbit:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto bitpos = bitPositions[getSourceRegister(instruction.getSrc1()).getOrdinal() & 0b11111];
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                dest.setOrdinal(src | bitpos);
            }();
            break;
        case Opcode::clrbit:
            [this, &instruction]() {
                auto& dest = getRegister(instruction.getSrcDest(false));
                auto bitpos = bitPositions[getSourceRegister(instruction.getSrc1()).getOrdinal() & 0b11111];
                auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                dest.setOrdinal(src & ~bitpos);
            }();
            break;
        case Opcode::calls:
            calls(instruction);
            break;
        case Opcode::ret:
            ret();
            break;
        default:
            generateFault(FaultType::Operation_InvalidOpcode);
            break;
    }
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("EXITING ");
    Serial.println(__PRETTY_FUNCTION__);
#endif
#endif
}
void
Core::run() {
    resetExecutionStatus();
    boot();
    while(continueToExecute()) {
        cycle();
    }
}
Ordinal
Core::getSystemProcedureTableBase() {
    return load(getSystemAddressTableBase() + 120);
}
Ordinal
Core::getFaultProcedureTableBase() {
    return load(getSystemAddressTableBase() + 152);

}
Ordinal
Core::getTraceTablePointer() {
    return load(getSystemAddressTableBase() + 168);
}
Ordinal
Core::getInterruptTableBase() {
    return load(getPRCBPtrBase() + 16);
}
Ordinal
Core::getFaultTableBase() {
    return load(getPRCBPtrBase() + 40);
}

Ordinal
Core::getInterruptStackPointer() {
    return load(getPRCBPtrBase() + 20);
}
/*
void
Core::clearLocalRegisters() noexcept {
    for (auto& reg : getLocals().gprs) {
        reg.setOrdinal(0);
    }
}
 */

void
Core::setDestination(RegisterIndex index, Ordinal value, TreatAsOrdinal) {
    getRegister(index).setOrdinal(value);
}
void
Core::setDestination(RegisterIndex index, Integer value, TreatAsInteger) {
    getRegister(index).setInteger(value);
}
Integer
Core::getSourceRegisterValue(RegisterIndex index, TreatAsInteger) const {
    return getSourceRegister(index).getInteger();
}
Ordinal
Core::getSourceRegisterValue(RegisterIndex index, TreatAsOrdinal) const {
    return getSourceRegister(index).getOrdinal();

}

Ordinal
Core::load(Address destination) {
    if ((destination & 0b11) == 0) {
        // phew, things are aligned
        return loadAligned(destination);
    } else {
        // have to do this short by short as we could span cache lines or other such nonsense
        // we want to get 16-bit quantities out because it could turn out that the lsb is still zero and thus we would still be able to do
        // partially fast loads
        auto lower = static_cast<Ordinal>(loadShort(destination + 0));
        auto upper = static_cast<Ordinal>(loadShort(destination + 2)) << 16;
        return lower | upper;
    }
}

ShortOrdinal
Core::loadShort(Address destination) noexcept {
    if ((destination & 0b1) == 0) {
        // okay, it is aligned to 2-byte boundaries, we can call the aligned version of this function
        return loadShortAligned(destination);
    } else {
        // bad news, we are looking at an unaligned load so do byte by byte instead and then compose it together
        auto lower = static_cast<ShortOrdinal>(loadByte(destination + 0));
        auto upper = static_cast<ShortOrdinal>(loadByte(destination + 1)) << 8;
        return lower | upper;
    }
}

void
Core::store(Address destination, Ordinal value) {
    if ((destination & 0b11) == 0b00) {
        storeAligned(destination, value);
    } else {
        // store the upper and lower halves in separate requests
        storeShort(destination + 0, value);
        storeShort(destination + 2, value >> 16);
    }
}
void
Core::storeShort(Address destination, ShortOrdinal value) {
    if ((destination & 1) == 0) {
        // yay! aligned
        storeShortAligned(destination, value);
    } else {
        // store the components into memory
        storeByte(destination + 0, value)  ;
        storeByte(destination + 1, value >> 8);
    }
}
void
Core::shro(const Instruction &inst) noexcept {
    auto& dest = getRegister(inst.getSrcDest(false));
    auto len = getSourceRegister(inst.getSrc1()).getOrdinal();
    /// @todo implement "speed" optimization by only getting src if we need it
    auto src = getSourceRegister(inst.getSrc2()).getOrdinal();
    if (len < 32) {
        dest.setOrdinal(src >> len);
    } else {
        dest.setOrdinal(0);
    }
}

void
Core::shlo(const Instruction &inst) noexcept {
    auto& dest = getRegister(inst.getSrcDest(false));
    auto len = getSourceRegister(inst.getSrc1()).getOrdinal();
    auto src = getSourceRegister(inst.getSrc2()).getOrdinal();
    if (len < 32) {
        dest.setOrdinal(src << len);
    } else {
        dest.setOrdinal(0);
    }
}



Core::Core(Ordinal salign) : ip_(0), ac_(0), pc_(0), tc_(0), salign_(salign), c_((salign * 16) - 1) {
}

void
Core::flushreg() noexcept {
    // clear all registers except the current one
    for (Ordinal curr = currentFrameIndex_ + 1; curr != currentFrameIndex_; curr = ((curr + 1) % NumRegisterFrames)) {
        frames[curr].relinquishOwnership([this](const RegisterFrame& frame, Address dest) noexcept {
            saveRegisterFrame(frame, dest);
        });
    }
}
void
Core::cmpibx(const Instruction &instruction, uint8_t mask) noexcept {
    auto src1 = getSourceRegisterValue(instruction.getSrc1(), TreatAsInteger{});
    auto src2 = getSourceRegisterValue(instruction.getSrc2(), TreatAsInteger{});
    cmpi(src1, src2);
    if ((mask & ac_.getConditionCode()) != 0) {
        // while the docs show (displacement * 4), I am currently including the bottom two bits being forced to zero in displacement
        // in the future (the HX uses those two bits as "S2" so that will be a fun future change...)

        // I do not know why the Sx manual shows adding four while the hx manual does not
        // because of this, I'm going to drop the +4  from both paths and only disable automatic incrementation if we are successful
        // this will fix an off by four problem I'm currently encountering
        advanceIPBy = 0;
        ip_.setInteger(ip_.getInteger() + instruction.getDisplacement());
    }
}

RegisterFrame&
Core::getLocals() noexcept {
    return frames[currentFrameIndex_].getUnderlyingFrame();
}
const RegisterFrame&
Core::getLocals() const noexcept {
    return frames[currentFrameIndex_].getUnderlyingFrame();
}
void
Core::call(const Instruction& instruction) noexcept {
    /// @todo implement
    // wait for any uncompleted instructions to finish
    auto spPos = getStackPointer().getOrdinal();
    auto temp = (spPos + c_) & ~c_; // round to next boundary
    auto fp = getFramePointer().getOrdinal();
    auto rip = ip_.getOrdinal() + advanceIPBy;
    getRIP().setOrdinal(rip);
    enterCall(temp);
    ip_.setInteger(ip_.getInteger() + instruction.getDisplacement());
    /// @todo expand pfp and fp to accurately model how this works
    getPFP().setOrdinal(fp);
    getFramePointer().setOrdinal(temp);
    getStackPointer().setOrdinal(temp + 64);
    advanceIPBy = 0; // we already know where we are going so do not jump ahead
}
void
Core::callx(const Instruction& instruction) noexcept {
// wait for any uncompleted instructions to finish
    auto temp = (getStackPointer().getOrdinal() + c_) & ~c_; // round to next boundary
    auto fp = getFramePointer().getOrdinal();
    auto memAddr = computeMemoryAddress(instruction);
    auto rip = ip_.getOrdinal() + advanceIPBy;
    getRIP().setOrdinal(rip); // we need to save the result correctly
/// @todo implement support for caching register frames
    enterCall(temp);
    ip_.setOrdinal(memAddr);
    getPFP().setOrdinal(fp);
    getFramePointer().setOrdinal(temp);
    getStackPointer().setOrdinal(temp + 64);
    advanceIPBy = 0; // we already know where we are going so do not jump ahead

}

void
Core::calls(const Instruction& instruction) noexcept {
    auto targ = getSourceRegister(instruction.getSrc1()).getOrdinal();
    if (targ > 259) {
        generateFault(FaultType::Protection_Length);
    } else {
        syncf();
        auto tempPE = load(getSystemProcedureTableBase() + 48 + (4 * targ));
        auto type = tempPE & 0b11;
        auto procedureAddress = tempPE & ~0b11;
        // read entry from system-procedure table, where sptbase is address of system-procedure table from IMI
        getRegister(RegisterIndex::RIP).setOrdinal(ip_.getOrdinal() + advanceIPBy);
        ip_.setOrdinal(procedureAddress);
        Ordinal temp = 0;
        Ordinal tempRRR = 0;
        if ((type == 0b00) || pc_.inSupervisorMode()) {
            temp = (getStackPointer().getOrdinal() + c_) & ~c_;
            tempRRR = 0;
        } else {
            temp = getSupervisorStackPointer();
            tempRRR = 0b010 | (pc_.getTraceEnable() ? 0b001 : 0);
            pc_.setExecutionMode(true);
            pc_.setTraceEnable(temp & 0b1);
        }
        enterCall(temp);
        /// @todo expand pfp and fp to accurately model how this works
        PreviousFramePointer pfp(getPFP());
        pfp.setAddress(getFramePointer().getOrdinal());
        pfp.setReturnType(tempRRR);
        getFramePointer().setOrdinal(temp);
        getStackPointer().setOrdinal(temp + 64);
        // we do not want to jump ahead on calls
        advanceIPBy = 0;
    }
}
void
Core::ret() noexcept {
    syncf();
    PreviousFramePointer pfp(getPFP());
    auto restoreStandardFrame = [this]() {
        exitCall();
        auto returnValue = getRIP().getOrdinal();
        ip_.setOrdinal(returnValue);
        advanceIPBy = 0; // we already computed ahead of time where we will return to
    };
    switch (pfp.getReturnType()) {
        case 0b000:
            restoreStandardFrame();
            break;
        case 0b001:
            [this, &restoreStandardFrame]() {
                auto& fp = getFramePointer();
                auto x = load(fp.getOrdinal() - 16);
                auto y = load(fp.getOrdinal() - 12);
                restoreStandardFrame();
                ac_.setValue(y);
                if (pc_.inSupervisorMode()) {
                    pc_.setValue(x);
                }
            }();
            break;
        case 0b010:
            [this, &restoreStandardFrame]() {
                if (pc_.inSupervisorMode()) {
                    pc_.setTraceEnable(false);
                    pc_.setExecutionMode(false);
                }
                restoreStandardFrame();
            }();
            break;
        case 0b011:
            [this, &restoreStandardFrame]() {
                if (pc_.inSupervisorMode())  {
                    pc_.setTraceEnable(true);
                    pc_.setExecutionMode(false);
                }
                restoreStandardFrame();
            }();
            break;
        case 0b111: // interrupt return
            [this,&restoreStandardFrame]() {
                auto& fp = getFramePointer();
                auto x = load(fp.getOrdinal() - 16);
                auto y = load(fp.getOrdinal() - 12);
                restoreStandardFrame();
                ac_.setValue(y);
                if (pc_.inSupervisorMode()) {
                    pc_.setValue(x);
                    /// @todo check_pending_interrupts
                }
            }();
            break;
        default:
            // undefined
            break;
    }
}
Ordinal
Core::properFramePointerAddress() const noexcept {
    // we have to remember that a given number of bits needs to be ignored when dealing with the frame pointer
    // we have to use the "c_" parameter for this
    return getFramePointer().getOrdinal() & (~c_);
}
Core::LocalRegisterPack&
Core::getNextPack() noexcept {
    return frames[(currentFrameIndex_ + 1) % NumRegisterFrames];
}
Core::LocalRegisterPack&
Core::getPreviousPack() noexcept {
    return frames[(currentFrameIndex_ - 1) % NumRegisterFrames];
}
void
Core::exitCall() noexcept {
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ENTERING ");
    Serial.println(__PRETTY_FUNCTION__);
    Serial.print("OLD FP: 0x");
    Serial.println(properFramePointerAddress(), HEX);
#endif
#endif
    getFramePointer().setOrdinal(getPFP().getOrdinal());
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("NEW FP: 0x");
    Serial.println(properFramePointerAddress(), HEX);
#endif
#endif
    // compute the new frame pointer address
    auto targetAddress = properFramePointerAddress();
    // okay we are done with the current frame so relinquish ownership
    frames[currentFrameIndex_].relinquishOwnership();
    getPreviousPack().restoreOwnership(targetAddress,
                          [this](const RegisterFrame& frame, Address targetAddress) noexcept { saveRegisterFrame(frame, targetAddress); },
                          [this](RegisterFrame& frame, Address targetAddress) noexcept { restoreRegisterFrame(frame, targetAddress); });
    // okay the restoration is complete so just decrement the address
    --currentFrameIndex_;
    currentFrameIndex_ %= NumRegisterFrames;
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("EXITING ");
    Serial.println(__PRETTY_FUNCTION__);
#endif
#endif
}
void
Core::enterCall(Address newFP) noexcept {
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ENTERING ");
    Serial.println(__PRETTY_FUNCTION__);
    Serial.print("OLD FP: 0x");
    Serial.println(properFramePointerAddress(), HEX);
    Serial.print("NEW FP: 0x");
    Serial.println(newFP, HEX);
#endif
#endif
    // this is much simpler than exiting, we just need to take control of the next register frame in the set
    getNextPack().takeOwnership(newFP, [this](const RegisterFrame& frame, Address address) noexcept { saveRegisterFrame(frame, address); });
    // then increment the frame index
    ++currentFrameIndex_;
    currentFrameIndex_ %= NumRegisterFrames;
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("EXITING ");
    Serial.println(__PRETTY_FUNCTION__);
#endif
#endif
}

Core::~Core() {
    // default impl
}
