INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/new/mod_m_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/imports/new/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/new/write_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/new/read_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/imports/new/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/test_uart/uart.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
