#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 25 23:13:11 2018
# Process ID: 14775
# Current directory: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/impl_1
# Command line: vivado -log labkit.vdi -applog -messageDb vivado.pb -mode batch -source labkit.tcl -notrace
# Log file: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/impl_1/labkit.vdi
# Journal file: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/bram_frame/bram_frame.dcp' for cell 'bram1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/bram_fft/bram_fft.dcp' for cell 'bram2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clockgen2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/xadc_demo/xadc_demo.dcp' for cell 'xadc_demo'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0.dcp' for cell 'fft_mag_i/axis_register_slice_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/fft_mag_c_addsub_0_0.dcp' for cell 'fft_mag_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0.dcp' for cell 'fft_mag_i/cordic_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0.dcp' for cell 'fft_mag_i/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_mult_gen_1_0/fft_mag_mult_gen_1_0.dcp' for cell 'fft_mag_i/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0.dcp' for cell 'fft_mag_i/xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_xlconcat_0_0/fft_mag_xlconcat_0_0.dcp' for cell 'fft_mag_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_xlconstant_0_0/fft_mag_xlconstant_0_0.dcp' for cell 'fft_mag_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_xlconstant_1_0/fft_mag_xlconstant_1_0.dcp' for cell 'fft_mag_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_xlconstant_2_0/fft_mag_xlconstant_2_0.dcp' for cell 'fft_mag_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_xlslice_0_0/fft_mag_xlslice_0_0.dcp' for cell 'fft_mag_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_xlslice_1_0/fft_mag_xlslice_1_0.dcp' for cell 'fft_mag_i/xlslice_1'
INFO: [Netlist 29-17] Analyzing 724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clockgen2/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clockgen2/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/impl_1/.Xil/Vivado-14775-eecs-digital-15/dcp_2/clk_wiz_0.edf:296]
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clockgen2/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clockgen2/inst'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clockgen2/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1830.676 ; gain = 471.457 ; free physical = 362 ; free virtual = 10344
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clockgen2/inst'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/xadc_demo/xadc_demo.xdc] for cell 'xadc_demo/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/xadc_demo/xadc_demo.xdc] for cell 'xadc_demo/inst'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc]
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/bram_frame/bram_frame.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/bram_fft/bram_fft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/ip/xadc_demo/xadc_demo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_mult_gen_1_0/fft_mag_mult_gen_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.676 ; gain = 850.910 ; free physical = 372 ; free virtual = 10339
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1894.707 ; gain = 64.023 ; free physical = 374 ; free virtual = 10341
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: bf6e6cb3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 22 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20518cff6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1894.707 ; gain = 0.000 ; free physical = 367 ; free virtual = 10334

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 578 cells.
Phase 2 Constant Propagation | Checksum: 156818ebe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1894.707 ; gain = 0.000 ; free physical = 365 ; free virtual = 10332

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3154 unconnected nets.
INFO: [Opt 31-11] Eliminated 511 unconnected cells.
Phase 3 Sweep | Checksum: 1952875fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.707 ; gain = 0.000 ; free physical = 365 ; free virtual = 10332

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1894.707 ; gain = 0.000 ; free physical = 365 ; free virtual = 10332
Ending Logic Optimization Task | Checksum: 1952875fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.707 ; gain = 0.000 ; free physical = 365 ; free virtual = 10332

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1e3bd440f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 224 ; free virtual = 10160
Ending Power Optimization Task | Checksum: 1e3bd440f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 307.164 ; free physical = 224 ; free virtual = 10160
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2201.871 ; gain = 371.188 ; free physical = 224 ; free virtual = 10160
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 218 ; free virtual = 10160
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/impl_1/labkit_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net CLK100MHZ_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): CLK100MHZ_IBUF_inst/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 216 ; free virtual = 10159
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: c8f1b443

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: c8f1b443

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.5 IOBufferPlacementChecker

Phase 1.1.1.3 ClockRegionPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.11 HdioRelatedChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.12 DisallowedInsts | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.3 ClockRegionPlacementChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: c8f1b443

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 215 ; free virtual = 10158
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[15] of IOStandard LVCMOS33
	SW[14] of IOStandard LVCMOS33
	SW[13] of IOStandard LVCMOS33
	SW[12] of IOStandard LVCMOS33
	SW[11] of IOStandard LVCMOS33
	SW[10] of IOStandard LVCMOS33
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: c8f1b443

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: c8f1b443

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: c8f1b443

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 5e0ed1f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 5e0ed1f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff56c34d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 10157

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 19ad452c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 213 ; free virtual = 10157

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 19ad452c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 213 ; free virtual = 10157
Phase 1.2.1 Place Init Design | Checksum: 18580470e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 211 ; free virtual = 10154
Phase 1.2 Build Placer Netlist Model | Checksum: 18580470e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 211 ; free virtual = 10154

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 18580470e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 211 ; free virtual = 10154
Phase 1 Placer Initialization | Checksum: 18580470e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 211 ; free virtual = 10154

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 174e5bc96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 207 ; free virtual = 10151

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 174e5bc96

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 207 ; free virtual = 10151

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 123b735bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 207 ; free virtual = 10150

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 135e13759

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 207 ; free virtual = 10150

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 135e13759

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 207 ; free virtual = 10150

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16bb06f89

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 207 ; free virtual = 10150

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16bb06f89

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 207 ; free virtual = 10150

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19610d8cd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 205 ; free virtual = 10149

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ef0dbc04

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 205 ; free virtual = 10149

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ef0dbc04

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 205 ; free virtual = 10149

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1ef0dbc04

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 205 ; free virtual = 10149
Phase 3 Detail Placement | Checksum: 1ef0dbc04

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 205 ; free virtual = 10149

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 167ec8a3a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.883. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1f7d16301

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145
Phase 4.1 Post Commit Optimization | Checksum: 1f7d16301

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1f7d16301

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1f7d16301

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1f7d16301

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1f7d16301

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1cc7031b3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc7031b3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145
Ending Placer Task | Checksum: 1768cb180

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 201 ; free virtual = 10145
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 171 ; free virtual = 10146
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 209 ; free virtual = 10149
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 209 ; free virtual = 10148
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 209 ; free virtual = 10148
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (SW[9], SW[8]); LVCMOS33 (SW[15], SW[14], SW[13], SW[12], SW[11], SW[10], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a204201c ConstDB: 0 ShapeSum: d4889164 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 46404eda

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 204 ; free virtual = 10097

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 46404eda

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 204 ; free virtual = 10097

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 46404eda

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 187 ; free virtual = 10081

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 46404eda

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 187 ; free virtual = 10081
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1da6a0ca1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 181 ; free virtual = 10072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.835  | TNS=0.000  | WHS=-0.266 | THS=-516.442|

Phase 2 Router Initialization | Checksum: 19917235d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 181 ; free virtual = 10072

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1060c7199

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 177 ; free virtual = 10068

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12c28bbd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.513  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21c7def86

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068
Phase 4 Rip-up And Reroute | Checksum: 21c7def86

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2237e7332

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.518  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2237e7332

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2237e7332

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068
Phase 5 Delay and Skew Optimization | Checksum: 2237e7332

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b01f24dd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.518  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 221160542

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068
Phase 6 Post Hold Fix | Checksum: 221160542

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10068

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.904905 %
  Global Horizontal Routing Utilization  = 1.34157 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f8981d0d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10067

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f8981d0d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10067

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1820646d4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10067

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.518  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1820646d4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10067
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10067

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 176 ; free virtual = 10067
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2201.871 ; gain = 0.000 ; free physical = 133 ; free virtual = 10067
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/impl_1/labkit_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Nov 25 23:14:20 2018...
