$date
	Thu Jul  4 15:46:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_d_latch $end
$var wire 1 ! out $end
$var reg 2 " t_in [1:0] $end
$scope module M1 $end
$var wire 1 # data $end
$var wire 1 $ enable $end
$var wire 1 ! out $end
$scope module sr_latch1 $end
$var wire 1 $ enable $end
$var wire 1 ! out $end
$var wire 1 % reset $end
$var wire 1 # set $end
$upscope $end
$upscope $end
$upscope $end
$scope module test_sr_latch $end
$var wire 1 & out $end
$var reg 3 ' t_in [2:0] $end
$scope module M1 $end
$var wire 1 ( enable $end
$var wire 1 & out $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
b0 '
x&
1%
0$
0#
b0 "
x!
$end
#1
0!
1(
1$
b1 '
b1 "
#2
1)
0(
0%
1#
0$
b10 '
b10 "
#3
1!
0&
1(
1$
b11 '
b11 "
#4
1*
0)
0(
1%
0#
0$
b100 '
b0 "
#5
1&
0!
1(
1$
b101 '
b1 "
#6
1)
0(
0%
1#
0$
b110 '
b10 "
#7
1!
0&
1(
1$
b111 '
b11 "
#8
1&
0*
0)
0(
1%
0#
0$
b0 '
b0 "
