{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4802, "design__instance__area": 33055.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00180785, "power__switching__total": 0.000810842, "power__leakage__total": 1.71748e-08, "power__total": 0.0026187, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.427483, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.441809, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.303723, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.26843, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.303723, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.84599, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 929, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 167, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 8, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6265564910911816, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.2264910545442596, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.626557, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.226491, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 671, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 167, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.04843037219450797, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.556542605531419, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.04843, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 45, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.427483, "clock__skew__worst_setup": 0.441809, "timing__hold__ws": 0.303723, "timing__setup__ws": 9.26843, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.303723, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.84599, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4802, "design__instance__area__stdcell": 33055.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.397505, "design__instance__utilization__stdcell": 0.397505, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 84, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2272, "flow__warnings__count": 0, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 212, "design__instance__count__class:tap_cell": 1188, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 83872.4, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 737, "design__instance__count__class:clock_buffer": 60, "design__instance__count__class:clock_inverter": 45, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 181, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 8, "design__instance__count__class:antenna_cell": 8}