library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 1
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic_vector (2 downto 0);
begin
  o <= n1584_o;
  -- vhdl_source/peres.vhdl:13:17
  n1575_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n1576_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n1577_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n1578_o <= n1576_o xor n1577_o;
  -- vhdl_source/peres.vhdl:15:17
  n1579_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n1580_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n1581_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n1582_o <= n1580_o and n1581_o;
  -- vhdl_source/peres.vhdl:15:21
  n1583_o <= n1579_o xor n1582_o;
  n1584_o <= n1575_o & n1578_o & n1583_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1125 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1133 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1141 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1149 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1157 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1165 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1173 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1181 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1193 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1201 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1209 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1217 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1225 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1233 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1241 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (1 downto 0);
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1253 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic_vector (1 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1264 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic_vector (1 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1275 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (1 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1286 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (1 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1297 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic_vector (1 downto 0);
  signal n1306_o : std_logic;
  signal n1307_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1308 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (1 downto 0);
  signal n1317_o : std_logic;
  signal n1318_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1319 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic_vector (1 downto 0);
  signal n1328_o : std_logic;
  signal n1329_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1330 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1341 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic_vector (1 downto 0);
  signal n1349_o : std_logic;
  signal n1350_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1351 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (1 downto 0);
  signal n1360_o : std_logic;
  signal n1361_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1362 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic_vector (1 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1373 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic_vector (1 downto 0);
  signal n1382_o : std_logic;
  signal n1383_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1384 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic_vector (1 downto 0);
  signal n1393_o : std_logic;
  signal n1394_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1395 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (1 downto 0);
  signal n1404_o : std_logic;
  signal n1405_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1406 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic_vector (1 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1417 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic_vector (1 downto 0);
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1428 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (1 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1439 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1447 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1455 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1463 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1471 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1479 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1487 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1499 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1507 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1515 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1523 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1531 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1539 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1547 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1555 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic_vector (8 downto 0);
  signal n1561_o : std_logic_vector (8 downto 0);
  signal n1562_o : std_logic_vector (8 downto 0);
  signal n1563_o : std_logic_vector (8 downto 0);
  signal n1564_o : std_logic_vector (8 downto 0);
  signal n1565_o : std_logic_vector (8 downto 0);
  signal n1566_o : std_logic_vector (8 downto 0);
  signal n1567_o : std_logic_vector (8 downto 0);
  signal n1568_o : std_logic_vector (8 downto 0);
  signal n1569_o : std_logic_vector (8 downto 0);
  signal n1570_o : std_logic_vector (8 downto 0);
  signal n1571_o : std_logic_vector (8 downto 0);
  signal n1572_o : std_logic_vector (8 downto 0);
  signal n1573_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1560_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1561_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1562_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1563_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1564_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1565_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1566_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1567_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1568_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1569_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1570_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1571_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1572_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1573_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1122_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1123_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1124_o <= n1122_o & n1123_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1125 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1124_o,
    o => gen1_n1_cnot1_j_o);
  n1128_o <= gen1_n1_cnot1_j_n1125 (1);
  n1129_o <= gen1_n1_cnot1_j_n1125 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1130_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1131_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1132_o <= n1130_o & n1131_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1133 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1132_o,
    o => gen1_n2_cnot1_j_o);
  n1136_o <= gen1_n2_cnot1_j_n1133 (1);
  n1137_o <= gen1_n2_cnot1_j_n1133 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1138_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1139_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1140_o <= n1138_o & n1139_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1141 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1140_o,
    o => gen1_n3_cnot1_j_o);
  n1144_o <= gen1_n3_cnot1_j_n1141 (1);
  n1145_o <= gen1_n3_cnot1_j_n1141 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1146_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1147_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1148_o <= n1146_o & n1147_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1149 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1148_o,
    o => gen1_n4_cnot1_j_o);
  n1152_o <= gen1_n4_cnot1_j_n1149 (1);
  n1153_o <= gen1_n4_cnot1_j_n1149 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1154_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1155_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1156_o <= n1154_o & n1155_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1157 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1156_o,
    o => gen1_n5_cnot1_j_o);
  n1160_o <= gen1_n5_cnot1_j_n1157 (1);
  n1161_o <= gen1_n5_cnot1_j_n1157 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1162_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1163_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1165 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1164_o,
    o => gen1_n6_cnot1_j_o);
  n1168_o <= gen1_n6_cnot1_j_n1165 (1);
  n1169_o <= gen1_n6_cnot1_j_n1165 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1170_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1171_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1172_o <= n1170_o & n1171_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1173 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1172_o,
    o => gen1_n7_cnot1_j_o);
  n1176_o <= gen1_n7_cnot1_j_n1173 (1);
  n1177_o <= gen1_n7_cnot1_j_n1173 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1178_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1179_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1180_o <= n1178_o & n1179_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1181 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1180_o,
    o => gen1_n8_cnot1_j_o);
  n1184_o <= gen1_n8_cnot1_j_n1181 (1);
  n1185_o <= gen1_n8_cnot1_j_n1181 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1186_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1187_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1188_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1189_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1190_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1191_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1192_o <= n1190_o & n1191_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1193 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1192_o,
    o => gen2_n8_cnot2_j_o);
  n1196_o <= gen2_n8_cnot2_j_n1193 (1);
  n1197_o <= gen2_n8_cnot2_j_n1193 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1198_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1199_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1200_o <= n1198_o & n1199_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1201 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1200_o,
    o => gen2_n7_cnot2_j_o);
  n1204_o <= gen2_n7_cnot2_j_n1201 (1);
  n1205_o <= gen2_n7_cnot2_j_n1201 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1206_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1207_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1208_o <= n1206_o & n1207_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1209 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1208_o,
    o => gen2_n6_cnot2_j_o);
  n1212_o <= gen2_n6_cnot2_j_n1209 (1);
  n1213_o <= gen2_n6_cnot2_j_n1209 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1214_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1215_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1216_o <= n1214_o & n1215_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1217 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1216_o,
    o => gen2_n5_cnot2_j_o);
  n1220_o <= gen2_n5_cnot2_j_n1217 (1);
  n1221_o <= gen2_n5_cnot2_j_n1217 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1222_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1223_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1224_o <= n1222_o & n1223_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1225 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1224_o,
    o => gen2_n4_cnot2_j_o);
  n1228_o <= gen2_n4_cnot2_j_n1225 (1);
  n1229_o <= gen2_n4_cnot2_j_n1225 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1230_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1231_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1232_o <= n1230_o & n1231_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1233 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1232_o,
    o => gen2_n3_cnot2_j_o);
  n1236_o <= gen2_n3_cnot2_j_n1233 (1);
  n1237_o <= gen2_n3_cnot2_j_n1233 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1238_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1239_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1240_o <= n1238_o & n1239_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1241 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1240_o,
    o => gen2_n2_cnot2_j_o);
  n1244_o <= gen2_n2_cnot2_j_n1241 (1);
  n1245_o <= gen2_n2_cnot2_j_n1241 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1246_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1247_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1248_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1249_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1250_o <= n1248_o & n1249_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1251_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1252_o <= n1250_o & n1251_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1253 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1252_o,
    o => gen3_n1_ccnot3_j_o);
  n1256_o <= gen3_n1_ccnot3_j_n1253 (2);
  n1257_o <= gen3_n1_ccnot3_j_n1253 (1);
  n1258_o <= gen3_n1_ccnot3_j_n1253 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1259_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1260_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1261_o <= n1259_o & n1260_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1262_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1263_o <= n1261_o & n1262_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1264 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1263_o,
    o => gen3_n2_ccnot3_j_o);
  n1267_o <= gen3_n2_ccnot3_j_n1264 (2);
  n1268_o <= gen3_n2_ccnot3_j_n1264 (1);
  n1269_o <= gen3_n2_ccnot3_j_n1264 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1270_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1271_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1272_o <= n1270_o & n1271_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1273_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1274_o <= n1272_o & n1273_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1275 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1274_o,
    o => gen3_n3_ccnot3_j_o);
  n1278_o <= gen3_n3_ccnot3_j_n1275 (2);
  n1279_o <= gen3_n3_ccnot3_j_n1275 (1);
  n1280_o <= gen3_n3_ccnot3_j_n1275 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1281_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1282_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1283_o <= n1281_o & n1282_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1284_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1285_o <= n1283_o & n1284_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1286 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1285_o,
    o => gen3_n4_ccnot3_j_o);
  n1289_o <= gen3_n4_ccnot3_j_n1286 (2);
  n1290_o <= gen3_n4_ccnot3_j_n1286 (1);
  n1291_o <= gen3_n4_ccnot3_j_n1286 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1292_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1293_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1294_o <= n1292_o & n1293_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1295_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1296_o <= n1294_o & n1295_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1297 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1296_o,
    o => gen3_n5_ccnot3_j_o);
  n1300_o <= gen3_n5_ccnot3_j_n1297 (2);
  n1301_o <= gen3_n5_ccnot3_j_n1297 (1);
  n1302_o <= gen3_n5_ccnot3_j_n1297 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1303_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1304_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1305_o <= n1303_o & n1304_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1306_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1307_o <= n1305_o & n1306_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1308 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1307_o,
    o => gen3_n6_ccnot3_j_o);
  n1311_o <= gen3_n6_ccnot3_j_n1308 (2);
  n1312_o <= gen3_n6_ccnot3_j_n1308 (1);
  n1313_o <= gen3_n6_ccnot3_j_n1308 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1314_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1315_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1316_o <= n1314_o & n1315_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1317_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1318_o <= n1316_o & n1317_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1319 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1318_o,
    o => gen3_n7_ccnot3_j_o);
  n1322_o <= gen3_n7_ccnot3_j_n1319 (2);
  n1323_o <= gen3_n7_ccnot3_j_n1319 (1);
  n1324_o <= gen3_n7_ccnot3_j_n1319 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1325_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1326_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1327_o <= n1325_o & n1326_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1328_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1329_o <= n1327_o & n1328_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1330 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1329_o,
    o => gen3_n8_ccnot3_j_o);
  n1333_o <= gen3_n8_ccnot3_j_n1330 (2);
  n1334_o <= gen3_n8_ccnot3_j_n1330 (1);
  n1335_o <= gen3_n8_ccnot3_j_n1330 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1336_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1337_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1338_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1339_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1340_o <= n1338_o & n1339_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1341 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1340_o,
    o => cnot_4_o);
  n1344_o <= cnot_4_n1341 (1);
  n1345_o <= cnot_4_n1341 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1346_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1347_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1348_o <= n1346_o & n1347_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1349_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1350_o <= n1348_o & n1349_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1351 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1350_o,
    o => gen4_n7_peres4_j_o);
  n1354_o <= gen4_n7_peres4_j_n1351 (2);
  n1355_o <= gen4_n7_peres4_j_n1351 (1);
  n1356_o <= gen4_n7_peres4_j_n1351 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1357_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1358_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1359_o <= n1357_o & n1358_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1360_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1361_o <= n1359_o & n1360_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1362 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1361_o,
    o => gen4_n6_peres4_j_o);
  n1365_o <= gen4_n6_peres4_j_n1362 (2);
  n1366_o <= gen4_n6_peres4_j_n1362 (1);
  n1367_o <= gen4_n6_peres4_j_n1362 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1368_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1369_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1370_o <= n1368_o & n1369_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1371_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1373 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1372_o,
    o => gen4_n5_peres4_j_o);
  n1376_o <= gen4_n5_peres4_j_n1373 (2);
  n1377_o <= gen4_n5_peres4_j_n1373 (1);
  n1378_o <= gen4_n5_peres4_j_n1373 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1379_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1380_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1381_o <= n1379_o & n1380_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1382_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1383_o <= n1381_o & n1382_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1384 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1383_o,
    o => gen4_n4_peres4_j_o);
  n1387_o <= gen4_n4_peres4_j_n1384 (2);
  n1388_o <= gen4_n4_peres4_j_n1384 (1);
  n1389_o <= gen4_n4_peres4_j_n1384 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1390_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1391_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1392_o <= n1390_o & n1391_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1393_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1395 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1394_o,
    o => gen4_n3_peres4_j_o);
  n1398_o <= gen4_n3_peres4_j_n1395 (2);
  n1399_o <= gen4_n3_peres4_j_n1395 (1);
  n1400_o <= gen4_n3_peres4_j_n1395 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1401_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1402_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1403_o <= n1401_o & n1402_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1404_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1405_o <= n1403_o & n1404_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1406 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1405_o,
    o => gen4_n2_peres4_j_o);
  n1409_o <= gen4_n2_peres4_j_n1406 (2);
  n1410_o <= gen4_n2_peres4_j_n1406 (1);
  n1411_o <= gen4_n2_peres4_j_n1406 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1412_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1413_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1414_o <= n1412_o & n1413_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1415_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1416_o <= n1414_o & n1415_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1417 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1416_o,
    o => gen4_n1_peres4_j_o);
  n1420_o <= gen4_n1_peres4_j_n1417 (2);
  n1421_o <= gen4_n1_peres4_j_n1417 (1);
  n1422_o <= gen4_n1_peres4_j_n1417 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1423_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1424_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1425_o <= n1423_o & n1424_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1426_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1427_o <= n1425_o & n1426_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1428 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1427_o,
    o => gen4_n0_peres4_j_o);
  n1431_o <= gen4_n0_peres4_j_n1428 (2);
  n1432_o <= gen4_n0_peres4_j_n1428 (1);
  n1433_o <= gen4_n0_peres4_j_n1428 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1434_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1435_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1436_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1437_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1438_o <= n1436_o & n1437_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1439 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1438_o,
    o => gen5_n1_cnot5_j_o);
  n1442_o <= gen5_n1_cnot5_j_n1439 (1);
  n1443_o <= gen5_n1_cnot5_j_n1439 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1444_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1445_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1446_o <= n1444_o & n1445_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1447 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1446_o,
    o => gen5_n2_cnot5_j_o);
  n1450_o <= gen5_n2_cnot5_j_n1447 (1);
  n1451_o <= gen5_n2_cnot5_j_n1447 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1452_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1453_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1454_o <= n1452_o & n1453_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1455 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1454_o,
    o => gen5_n3_cnot5_j_o);
  n1458_o <= gen5_n3_cnot5_j_n1455 (1);
  n1459_o <= gen5_n3_cnot5_j_n1455 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1460_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1461_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1462_o <= n1460_o & n1461_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1463 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1462_o,
    o => gen5_n4_cnot5_j_o);
  n1466_o <= gen5_n4_cnot5_j_n1463 (1);
  n1467_o <= gen5_n4_cnot5_j_n1463 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1468_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1469_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1471 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1470_o,
    o => gen5_n5_cnot5_j_o);
  n1474_o <= gen5_n5_cnot5_j_n1471 (1);
  n1475_o <= gen5_n5_cnot5_j_n1471 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1476_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1477_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1478_o <= n1476_o & n1477_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1479 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1478_o,
    o => gen5_n6_cnot5_j_o);
  n1482_o <= gen5_n6_cnot5_j_n1479 (1);
  n1483_o <= gen5_n6_cnot5_j_n1479 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1484_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1485_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1486_o <= n1484_o & n1485_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1487 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1486_o,
    o => gen5_n7_cnot5_j_o);
  n1490_o <= gen5_n7_cnot5_j_n1487 (1);
  n1491_o <= gen5_n7_cnot5_j_n1487 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1492_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1493_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1494_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1495_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1496_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1497_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1498_o <= n1496_o & n1497_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1499 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1498_o,
    o => gen6_n1_cnot1_j_o);
  n1502_o <= gen6_n1_cnot1_j_n1499 (1);
  n1503_o <= gen6_n1_cnot1_j_n1499 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1504_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1505_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1506_o <= n1504_o & n1505_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1507 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1506_o,
    o => gen6_n2_cnot1_j_o);
  n1510_o <= gen6_n2_cnot1_j_n1507 (1);
  n1511_o <= gen6_n2_cnot1_j_n1507 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1512_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1513_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1515 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1514_o,
    o => gen6_n3_cnot1_j_o);
  n1518_o <= gen6_n3_cnot1_j_n1515 (1);
  n1519_o <= gen6_n3_cnot1_j_n1515 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1520_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1521_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1522_o <= n1520_o & n1521_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1523 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1522_o,
    o => gen6_n4_cnot1_j_o);
  n1526_o <= gen6_n4_cnot1_j_n1523 (1);
  n1527_o <= gen6_n4_cnot1_j_n1523 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1528_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1529_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1531 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1530_o,
    o => gen6_n5_cnot1_j_o);
  n1534_o <= gen6_n5_cnot1_j_n1531 (1);
  n1535_o <= gen6_n5_cnot1_j_n1531 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1536_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1537_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1539 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1538_o,
    o => gen6_n6_cnot1_j_o);
  n1542_o <= gen6_n6_cnot1_j_n1539 (1);
  n1543_o <= gen6_n6_cnot1_j_n1539 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1544_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1545_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1547 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1546_o,
    o => gen6_n7_cnot1_j_o);
  n1550_o <= gen6_n7_cnot1_j_n1547 (1);
  n1551_o <= gen6_n7_cnot1_j_n1547 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1552_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1553_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1555 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1554_o,
    o => gen6_n8_cnot1_j_o);
  n1558_o <= gen6_n8_cnot1_j_n1555 (1);
  n1559_o <= gen6_n8_cnot1_j_n1555 (0);
  n1560_o <= n1184_o & n1176_o & n1168_o & n1160_o & n1152_o & n1144_o & n1136_o & n1128_o & n1186_o;
  n1561_o <= n1185_o & n1177_o & n1169_o & n1161_o & n1153_o & n1145_o & n1137_o & n1129_o & n1187_o;
  n1562_o <= n1189_o & n1196_o & n1204_o & n1212_o & n1220_o & n1228_o & n1236_o & n1244_o & n1188_o;
  n1563_o <= n1197_o & n1205_o & n1213_o & n1221_o & n1229_o & n1237_o & n1245_o & n1246_o;
  n1564_o <= n1335_o & n1324_o & n1313_o & n1302_o & n1291_o & n1280_o & n1269_o & n1258_o & n1247_o;
  n1565_o <= n1336_o & n1334_o & n1323_o & n1312_o & n1301_o & n1290_o & n1279_o & n1268_o & n1257_o;
  n1566_o <= n1337_o & n1333_o & n1322_o & n1311_o & n1300_o & n1289_o & n1278_o & n1267_o & n1256_o;
  n1567_o <= n1344_o & n1354_o & n1365_o & n1376_o & n1387_o & n1398_o & n1409_o & n1420_o & n1431_o;
  n1568_o <= n1356_o & n1367_o & n1378_o & n1389_o & n1400_o & n1411_o & n1422_o & n1433_o & n1434_o;
  n1569_o <= n1345_o & n1355_o & n1366_o & n1377_o & n1388_o & n1399_o & n1410_o & n1421_o & n1432_o;
  n1570_o <= n1491_o & n1483_o & n1475_o & n1467_o & n1459_o & n1451_o & n1443_o & n1435_o;
  n1571_o <= n1493_o & n1490_o & n1482_o & n1474_o & n1466_o & n1458_o & n1450_o & n1442_o & n1492_o;
  n1572_o <= n1558_o & n1550_o & n1542_o & n1534_o & n1526_o & n1518_o & n1510_o & n1502_o & n1494_o;
  n1573_o <= n1559_o & n1551_o & n1543_o & n1535_o & n1527_o & n1519_o & n1511_o & n1503_o & n1495_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1113_o : std_logic_vector (1 downto 0);
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic_vector (2 downto 0);
begin
  o <= n1119_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1113_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1114_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1115_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1116_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1117_o <= n1115_o and n1116_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1118_o <= n1114_o xor n1117_o;
  n1119_o <= n1113_o & n1118_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic_vector (6 downto 0);
begin
  o <= n1111_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1103_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1104_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1105_o <= not n1104_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1106_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1107_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1108_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1109_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1110_o <= i (0);
  n1111_o <= n1103_o & n1105_o & n1106_o & n1107_o & n1108_o & n1109_o & n1110_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1046 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1054 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1062 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1070 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1078 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1086 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1094 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic;
  signal n1100_o : std_logic_vector (6 downto 0);
  signal n1101_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n1099_o;
  o <= n1100_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1101_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1043_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1044_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1045_o <= n1043_o & n1044_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1046 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1045_o,
    o => gen1_n0_cnot0_o);
  n1049_o <= gen1_n0_cnot0_n1046 (1);
  n1050_o <= gen1_n0_cnot0_n1046 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1051_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1052_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1053_o <= n1051_o & n1052_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1054 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1053_o,
    o => gen1_n1_cnot0_o);
  n1057_o <= gen1_n1_cnot0_n1054 (1);
  n1058_o <= gen1_n1_cnot0_n1054 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1059_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1060_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1061_o <= n1059_o & n1060_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1062 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1061_o,
    o => gen1_n2_cnot0_o);
  n1065_o <= gen1_n2_cnot0_n1062 (1);
  n1066_o <= gen1_n2_cnot0_n1062 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1067_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1068_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1069_o <= n1067_o & n1068_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1070 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1069_o,
    o => gen1_n3_cnot0_o);
  n1073_o <= gen1_n3_cnot0_n1070 (1);
  n1074_o <= gen1_n3_cnot0_n1070 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1075_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1076_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1077_o <= n1075_o & n1076_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1078 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1077_o,
    o => gen1_n4_cnot0_o);
  n1081_o <= gen1_n4_cnot0_n1078 (1);
  n1082_o <= gen1_n4_cnot0_n1078 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1083_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1084_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1085_o <= n1083_o & n1084_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1086 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1085_o,
    o => gen1_n5_cnot0_o);
  n1089_o <= gen1_n5_cnot0_n1086 (1);
  n1090_o <= gen1_n5_cnot0_n1086 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1091_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1092_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1093_o <= n1091_o & n1092_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1094 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1093_o,
    o => gen1_n6_cnot0_o);
  n1097_o <= gen1_n6_cnot0_n1094 (1);
  n1098_o <= gen1_n6_cnot0_n1094 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1099_o <= ctrl_prop (7);
  n1100_o <= n1098_o & n1090_o & n1082_o & n1074_o & n1066_o & n1058_o & n1050_o;
  n1101_o <= n1097_o & n1089_o & n1081_o & n1073_o & n1065_o & n1057_o & n1049_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n697_o : std_logic;
  signal n698_o : std_logic;
  signal n699_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n700 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal n706_o : std_logic;
  signal n707_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n708 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n716 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n719_o : std_logic;
  signal n720_o : std_logic;
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n724 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n727_o : std_logic;
  signal n728_o : std_logic;
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal n731_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n732 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic;
  signal n739_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n740 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal n749_o : std_logic;
  signal n750_o : std_logic;
  signal n751_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n752 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n760 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n768 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n771_o : std_logic;
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n776 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n784 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic_vector (1 downto 0);
  signal n790_o : std_logic;
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic_vector (1 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n796 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic;
  signal n804_o : std_logic_vector (1 downto 0);
  signal n805_o : std_logic;
  signal n806_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n807 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (1 downto 0);
  signal n816_o : std_logic;
  signal n817_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n818 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic_vector (1 downto 0);
  signal n827_o : std_logic;
  signal n828_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n829 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic_vector (1 downto 0);
  signal n838_o : std_logic;
  signal n839_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n840 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic;
  signal n848_o : std_logic_vector (1 downto 0);
  signal n849_o : std_logic;
  signal n850_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n851 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic;
  signal n860_o : std_logic;
  signal n861_o : std_logic_vector (1 downto 0);
  signal cnot_4_n862 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic_vector (1 downto 0);
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n872 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal n880_o : std_logic_vector (1 downto 0);
  signal n881_o : std_logic;
  signal n882_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n883 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic_vector (1 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n894 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic_vector (1 downto 0);
  signal n903_o : std_logic;
  signal n904_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n905 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (1 downto 0);
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n916 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal n924_o : std_logic_vector (1 downto 0);
  signal n925_o : std_logic;
  signal n926_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n927 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic_vector (1 downto 0);
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n938 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n946 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n954 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n962 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal n969_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n970 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic;
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n982 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n990 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n998 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1006 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1014 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1022 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic_vector (6 downto 0);
  signal n1028_o : std_logic_vector (6 downto 0);
  signal n1029_o : std_logic_vector (6 downto 0);
  signal n1030_o : std_logic_vector (6 downto 0);
  signal n1031_o : std_logic_vector (6 downto 0);
  signal n1032_o : std_logic_vector (6 downto 0);
  signal n1033_o : std_logic_vector (6 downto 0);
  signal n1034_o : std_logic_vector (6 downto 0);
  signal n1035_o : std_logic_vector (6 downto 0);
  signal n1036_o : std_logic_vector (6 downto 0);
  signal n1037_o : std_logic_vector (6 downto 0);
  signal n1038_o : std_logic_vector (6 downto 0);
  signal n1039_o : std_logic_vector (6 downto 0);
  signal n1040_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1027_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1028_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1029_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1030_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1031_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1032_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1033_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1034_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1035_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1036_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1037_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1038_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1039_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1040_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n697_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n698_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n699_o <= n697_o & n698_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n700 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n699_o,
    o => gen1_n1_cnot1_j_o);
  n703_o <= gen1_n1_cnot1_j_n700 (1);
  n704_o <= gen1_n1_cnot1_j_n700 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n705_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n706_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n707_o <= n705_o & n706_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n708 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n707_o,
    o => gen1_n2_cnot1_j_o);
  n711_o <= gen1_n2_cnot1_j_n708 (1);
  n712_o <= gen1_n2_cnot1_j_n708 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n713_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n714_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n715_o <= n713_o & n714_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n716 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n715_o,
    o => gen1_n3_cnot1_j_o);
  n719_o <= gen1_n3_cnot1_j_n716 (1);
  n720_o <= gen1_n3_cnot1_j_n716 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n721_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n722_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n723_o <= n721_o & n722_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n724 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n723_o,
    o => gen1_n4_cnot1_j_o);
  n727_o <= gen1_n4_cnot1_j_n724 (1);
  n728_o <= gen1_n4_cnot1_j_n724 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n729_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n730_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n731_o <= n729_o & n730_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n732 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n731_o,
    o => gen1_n5_cnot1_j_o);
  n735_o <= gen1_n5_cnot1_j_n732 (1);
  n736_o <= gen1_n5_cnot1_j_n732 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n737_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n738_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n739_o <= n737_o & n738_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n740 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n739_o,
    o => gen1_n6_cnot1_j_o);
  n743_o <= gen1_n6_cnot1_j_n740 (1);
  n744_o <= gen1_n6_cnot1_j_n740 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n745_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n746_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n747_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n748_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n749_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n750_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n751_o <= n749_o & n750_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n752 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n751_o,
    o => gen2_n6_cnot2_j_o);
  n755_o <= gen2_n6_cnot2_j_n752 (1);
  n756_o <= gen2_n6_cnot2_j_n752 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n757_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n758_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n759_o <= n757_o & n758_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n760 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n759_o,
    o => gen2_n5_cnot2_j_o);
  n763_o <= gen2_n5_cnot2_j_n760 (1);
  n764_o <= gen2_n5_cnot2_j_n760 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n765_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n766_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n767_o <= n765_o & n766_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n768 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n767_o,
    o => gen2_n4_cnot2_j_o);
  n771_o <= gen2_n4_cnot2_j_n768 (1);
  n772_o <= gen2_n4_cnot2_j_n768 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n773_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n774_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n775_o <= n773_o & n774_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n776 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n775_o,
    o => gen2_n3_cnot2_j_o);
  n779_o <= gen2_n3_cnot2_j_n776 (1);
  n780_o <= gen2_n3_cnot2_j_n776 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n781_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n782_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n783_o <= n781_o & n782_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n784 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n783_o,
    o => gen2_n2_cnot2_j_o);
  n787_o <= gen2_n2_cnot2_j_n784 (1);
  n788_o <= gen2_n2_cnot2_j_n784 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n789_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n790_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n791_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n792_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n793_o <= n791_o & n792_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n794_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n795_o <= n793_o & n794_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n796 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n795_o,
    o => gen3_n1_ccnot3_j_o);
  n799_o <= gen3_n1_ccnot3_j_n796 (2);
  n800_o <= gen3_n1_ccnot3_j_n796 (1);
  n801_o <= gen3_n1_ccnot3_j_n796 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n802_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n803_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n804_o <= n802_o & n803_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n805_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n806_o <= n804_o & n805_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n807 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n806_o,
    o => gen3_n2_ccnot3_j_o);
  n810_o <= gen3_n2_ccnot3_j_n807 (2);
  n811_o <= gen3_n2_ccnot3_j_n807 (1);
  n812_o <= gen3_n2_ccnot3_j_n807 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n813_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n814_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n815_o <= n813_o & n814_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n816_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n817_o <= n815_o & n816_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n818 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n817_o,
    o => gen3_n3_ccnot3_j_o);
  n821_o <= gen3_n3_ccnot3_j_n818 (2);
  n822_o <= gen3_n3_ccnot3_j_n818 (1);
  n823_o <= gen3_n3_ccnot3_j_n818 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n824_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n825_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n826_o <= n824_o & n825_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n827_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n828_o <= n826_o & n827_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n829 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n828_o,
    o => gen3_n4_ccnot3_j_o);
  n832_o <= gen3_n4_ccnot3_j_n829 (2);
  n833_o <= gen3_n4_ccnot3_j_n829 (1);
  n834_o <= gen3_n4_ccnot3_j_n829 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n835_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n836_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n837_o <= n835_o & n836_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n838_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n839_o <= n837_o & n838_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n840 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n839_o,
    o => gen3_n5_ccnot3_j_o);
  n843_o <= gen3_n5_ccnot3_j_n840 (2);
  n844_o <= gen3_n5_ccnot3_j_n840 (1);
  n845_o <= gen3_n5_ccnot3_j_n840 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n846_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n847_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n848_o <= n846_o & n847_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n849_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n850_o <= n848_o & n849_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n851 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n850_o,
    o => gen3_n6_ccnot3_j_o);
  n854_o <= gen3_n6_ccnot3_j_n851 (2);
  n855_o <= gen3_n6_ccnot3_j_n851 (1);
  n856_o <= gen3_n6_ccnot3_j_n851 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n857_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n858_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n859_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n860_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n861_o <= n859_o & n860_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n862 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n861_o,
    o => cnot_4_o);
  n865_o <= cnot_4_n862 (1);
  n866_o <= cnot_4_n862 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n867_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n868_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n869_o <= n867_o & n868_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n870_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n871_o <= n869_o & n870_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n872 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n871_o,
    o => gen4_n5_peres4_j_o);
  n875_o <= gen4_n5_peres4_j_n872 (2);
  n876_o <= gen4_n5_peres4_j_n872 (1);
  n877_o <= gen4_n5_peres4_j_n872 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n878_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n879_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n880_o <= n878_o & n879_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n881_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n882_o <= n880_o & n881_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n883 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n882_o,
    o => gen4_n4_peres4_j_o);
  n886_o <= gen4_n4_peres4_j_n883 (2);
  n887_o <= gen4_n4_peres4_j_n883 (1);
  n888_o <= gen4_n4_peres4_j_n883 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n889_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n890_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n891_o <= n889_o & n890_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n892_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n893_o <= n891_o & n892_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n894 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n893_o,
    o => gen4_n3_peres4_j_o);
  n897_o <= gen4_n3_peres4_j_n894 (2);
  n898_o <= gen4_n3_peres4_j_n894 (1);
  n899_o <= gen4_n3_peres4_j_n894 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n900_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n901_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n902_o <= n900_o & n901_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n903_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n904_o <= n902_o & n903_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n905 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n904_o,
    o => gen4_n2_peres4_j_o);
  n908_o <= gen4_n2_peres4_j_n905 (2);
  n909_o <= gen4_n2_peres4_j_n905 (1);
  n910_o <= gen4_n2_peres4_j_n905 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n911_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n912_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n913_o <= n911_o & n912_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n914_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n915_o <= n913_o & n914_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n916 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n915_o,
    o => gen4_n1_peres4_j_o);
  n919_o <= gen4_n1_peres4_j_n916 (2);
  n920_o <= gen4_n1_peres4_j_n916 (1);
  n921_o <= gen4_n1_peres4_j_n916 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n922_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n923_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n924_o <= n922_o & n923_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n925_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n926_o <= n924_o & n925_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n927 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n926_o,
    o => gen4_n0_peres4_j_o);
  n930_o <= gen4_n0_peres4_j_n927 (2);
  n931_o <= gen4_n0_peres4_j_n927 (1);
  n932_o <= gen4_n0_peres4_j_n927 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n933_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n934_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n935_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n936_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n937_o <= n935_o & n936_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n938 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n937_o,
    o => gen5_n1_cnot5_j_o);
  n941_o <= gen5_n1_cnot5_j_n938 (1);
  n942_o <= gen5_n1_cnot5_j_n938 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n943_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n944_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n945_o <= n943_o & n944_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n946 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n945_o,
    o => gen5_n2_cnot5_j_o);
  n949_o <= gen5_n2_cnot5_j_n946 (1);
  n950_o <= gen5_n2_cnot5_j_n946 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n951_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n952_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n953_o <= n951_o & n952_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n954 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n953_o,
    o => gen5_n3_cnot5_j_o);
  n957_o <= gen5_n3_cnot5_j_n954 (1);
  n958_o <= gen5_n3_cnot5_j_n954 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n959_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n960_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n961_o <= n959_o & n960_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n962 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n961_o,
    o => gen5_n4_cnot5_j_o);
  n965_o <= gen5_n4_cnot5_j_n962 (1);
  n966_o <= gen5_n4_cnot5_j_n962 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n967_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n968_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n969_o <= n967_o & n968_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n970 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n969_o,
    o => gen5_n5_cnot5_j_o);
  n973_o <= gen5_n5_cnot5_j_n970 (1);
  n974_o <= gen5_n5_cnot5_j_n970 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n975_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n976_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n977_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n978_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n979_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n980_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n981_o <= n979_o & n980_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n982 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n981_o,
    o => gen6_n1_cnot1_j_o);
  n985_o <= gen6_n1_cnot1_j_n982 (1);
  n986_o <= gen6_n1_cnot1_j_n982 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n987_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n988_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n989_o <= n987_o & n988_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n990 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n989_o,
    o => gen6_n2_cnot1_j_o);
  n993_o <= gen6_n2_cnot1_j_n990 (1);
  n994_o <= gen6_n2_cnot1_j_n990 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n995_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n996_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n998 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n997_o,
    o => gen6_n3_cnot1_j_o);
  n1001_o <= gen6_n3_cnot1_j_n998 (1);
  n1002_o <= gen6_n3_cnot1_j_n998 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1003_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1004_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1005_o <= n1003_o & n1004_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1006 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1005_o,
    o => gen6_n4_cnot1_j_o);
  n1009_o <= gen6_n4_cnot1_j_n1006 (1);
  n1010_o <= gen6_n4_cnot1_j_n1006 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1011_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1012_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1013_o <= n1011_o & n1012_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1014 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1013_o,
    o => gen6_n5_cnot1_j_o);
  n1017_o <= gen6_n5_cnot1_j_n1014 (1);
  n1018_o <= gen6_n5_cnot1_j_n1014 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1019_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1020_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1021_o <= n1019_o & n1020_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1022 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1021_o,
    o => gen6_n6_cnot1_j_o);
  n1025_o <= gen6_n6_cnot1_j_n1022 (1);
  n1026_o <= gen6_n6_cnot1_j_n1022 (0);
  n1027_o <= n743_o & n735_o & n727_o & n719_o & n711_o & n703_o & n745_o;
  n1028_o <= n744_o & n736_o & n728_o & n720_o & n712_o & n704_o & n746_o;
  n1029_o <= n748_o & n755_o & n763_o & n771_o & n779_o & n787_o & n747_o;
  n1030_o <= n756_o & n764_o & n772_o & n780_o & n788_o & n789_o;
  n1031_o <= n856_o & n845_o & n834_o & n823_o & n812_o & n801_o & n790_o;
  n1032_o <= n857_o & n855_o & n844_o & n833_o & n822_o & n811_o & n800_o;
  n1033_o <= n858_o & n854_o & n843_o & n832_o & n821_o & n810_o & n799_o;
  n1034_o <= n865_o & n875_o & n886_o & n897_o & n908_o & n919_o & n930_o;
  n1035_o <= n877_o & n888_o & n899_o & n910_o & n921_o & n932_o & n933_o;
  n1036_o <= n866_o & n876_o & n887_o & n898_o & n909_o & n920_o & n931_o;
  n1037_o <= n974_o & n966_o & n958_o & n950_o & n942_o & n934_o;
  n1038_o <= n976_o & n973_o & n965_o & n957_o & n949_o & n941_o & n975_o;
  n1039_o <= n1025_o & n1017_o & n1009_o & n1001_o & n993_o & n985_o & n977_o;
  n1040_o <= n1026_o & n1018_o & n1010_o & n1002_o & n994_o & n986_o & n978_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n683 : std_logic;
  signal cnotr_n684 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n689 : std_logic_vector (8 downto 0);
  signal add_n690 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n683;
  a_out <= add_n689;
  s <= add_n690;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n684; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n683 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n684 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n689 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n690 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic_vector (1 downto 0);
  signal cnota_n308 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic_vector (1 downto 0);
  signal cnotb_n315 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic_vector (1 downto 0);
  signal n321_o : std_logic;
  signal n322_o : std_logic_vector (2 downto 0);
  signal ccnotc_n323 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic_vector (1 downto 0);
  signal n332_o : std_logic;
  signal n333_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n334 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n344 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic_vector (1 downto 0);
  signal n354_o : std_logic;
  signal n355_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n356 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n366 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic_vector (1 downto 0);
  signal n376_o : std_logic;
  signal n377_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n378 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n388 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic_vector (1 downto 0);
  signal n398_o : std_logic;
  signal n399_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n400 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n410 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n417_o : std_logic;
  signal n418_o : std_logic;
  signal n419_o : std_logic_vector (1 downto 0);
  signal n420_o : std_logic;
  signal n421_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n422 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal n428_o : std_logic;
  signal n429_o : std_logic;
  signal n430_o : std_logic;
  signal n431_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n432 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic_vector (1 downto 0);
  signal n442_o : std_logic;
  signal n443_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n444 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n454 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n457_o : std_logic;
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n461_o : std_logic;
  signal n462_o : std_logic;
  signal n463_o : std_logic_vector (1 downto 0);
  signal n464_o : std_logic;
  signal n465_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n466 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n469_o : std_logic;
  signal n470_o : std_logic;
  signal n471_o : std_logic;
  signal n472_o : std_logic;
  signal n473_o : std_logic;
  signal n474_o : std_logic;
  signal n475_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n476 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic_vector (1 downto 0);
  signal n486_o : std_logic;
  signal n487_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n488 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n498 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n501_o : std_logic;
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n505_o : std_logic;
  signal n506_o : std_logic;
  signal n507_o : std_logic_vector (1 downto 0);
  signal n508_o : std_logic;
  signal n509_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n510 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n513_o : std_logic;
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal n518_o : std_logic;
  signal n519_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n520 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic;
  signal n529_o : std_logic_vector (1 downto 0);
  signal n530_o : std_logic;
  signal n531_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n532 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic;
  signal n539_o : std_logic;
  signal n540_o : std_logic;
  signal n541_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n542 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n549_o : std_logic;
  signal n550_o : std_logic;
  signal n551_o : std_logic_vector (1 downto 0);
  signal n552_o : std_logic;
  signal n553_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n554 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n557_o : std_logic;
  signal n558_o : std_logic;
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal n561_o : std_logic;
  signal n562_o : std_logic;
  signal n563_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n564 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic;
  signal n571_o : std_logic;
  signal n572_o : std_logic;
  signal n573_o : std_logic_vector (1 downto 0);
  signal n574_o : std_logic;
  signal n575_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n576 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n586 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n589_o : std_logic;
  signal n590_o : std_logic;
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (1 downto 0);
  signal n596_o : std_logic;
  signal n597_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n598 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n608 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic_vector (1 downto 0);
  signal n618_o : std_logic;
  signal n619_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n620 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic;
  signal n628_o : std_logic;
  signal n629_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n630 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal n639_o : std_logic_vector (1 downto 0);
  signal cnoteb_n640 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic_vector (1 downto 0);
  signal cnotea_n647 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n650_o : std_logic;
  signal n651_o : std_logic;
  signal n652_o : std_logic_vector (8 downto 0);
  signal n653_o : std_logic_vector (8 downto 0);
  signal n654_o : std_logic_vector (8 downto 0);
  signal n655_o : std_logic_vector (7 downto 0);
  signal n656_o : std_logic_vector (7 downto 0);
  signal n657_o : std_logic_vector (7 downto 0);
  signal n658_o : std_logic_vector (7 downto 0);
  signal n659_o : std_logic_vector (3 downto 0);
  signal n660_o : std_logic_vector (3 downto 0);
  signal n661_o : std_logic_vector (3 downto 0);
  signal n662_o : std_logic_vector (3 downto 0);
  signal n663_o : std_logic_vector (3 downto 0);
  signal n664_o : std_logic_vector (3 downto 0);
  signal n665_o : std_logic_vector (3 downto 0);
  signal n666_o : std_logic_vector (3 downto 0);
  signal n667_o : std_logic_vector (3 downto 0);
  signal n668_o : std_logic_vector (3 downto 0);
  signal n669_o : std_logic_vector (3 downto 0);
  signal n670_o : std_logic_vector (3 downto 0);
  signal n671_o : std_logic_vector (3 downto 0);
  signal n672_o : std_logic_vector (3 downto 0);
  signal n673_o : std_logic_vector (3 downto 0);
  signal n674_o : std_logic_vector (3 downto 0);
  signal n675_o : std_logic_vector (3 downto 0);
  signal n676_o : std_logic_vector (3 downto 0);
  signal n677_o : std_logic_vector (3 downto 0);
  signal n678_o : std_logic_vector (3 downto 0);
  signal n679_o : std_logic_vector (3 downto 0);
begin
  a_out <= n652_o;
  b_out <= n653_o;
  s <= n654_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n655_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n656_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n657_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n658_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n311_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n318_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n312_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n644_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n305_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n306_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n307_o <= n305_o & n306_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n308 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n307_o,
    o => cnota_o);
  n311_o <= cnota_n308 (1);
  n312_o <= cnota_n308 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n313_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n314_o <= n313_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n315 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n314_o,
    o => cnotb_o);
  n318_o <= cnotb_n315 (1);
  n319_o <= cnotb_n315 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n320_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n321_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n322_o <= n320_o & n321_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n323 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n322_o,
    o => ccnotc_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n326_o <= ccnotc_n323 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n327_o <= ccnotc_n323 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n328_o <= ccnotc_n323 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n659_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n660_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n661_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n329_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n330_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n331_o <= n329_o & n330_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n332_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n333_o <= n331_o & n332_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n334 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n333_o,
    o => gen1_n1_ccnot1_o);
  n337_o <= gen1_n1_ccnot1_n334 (2);
  n338_o <= gen1_n1_ccnot1_n334 (1);
  n339_o <= gen1_n1_ccnot1_n334 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n340_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n341_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n342_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n343_o <= n341_o & n342_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n344 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n343_o,
    o => gen1_n1_cnot1_o);
  n347_o <= gen1_n1_cnot1_n344 (1);
  n348_o <= gen1_n1_cnot1_n344 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n349_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n350_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n351_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n352_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n353_o <= n351_o & n352_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n354_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n355_o <= n353_o & n354_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n356 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n355_o,
    o => gen1_n1_ccnot2_o);
  n359_o <= gen1_n1_ccnot2_n356 (2);
  n360_o <= gen1_n1_ccnot2_n356 (1);
  n361_o <= gen1_n1_ccnot2_n356 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n362_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n363_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n364_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n365_o <= n363_o & n364_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n366 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n365_o,
    o => gen1_n1_cnot2_o);
  n369_o <= gen1_n1_cnot2_n366 (1);
  n370_o <= gen1_n1_cnot2_n366 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n371_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n372_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n662_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n663_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n664_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n373_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n374_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n375_o <= n373_o & n374_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n376_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n377_o <= n375_o & n376_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n378 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n377_o,
    o => gen1_n2_ccnot1_o);
  n381_o <= gen1_n2_ccnot1_n378 (2);
  n382_o <= gen1_n2_ccnot1_n378 (1);
  n383_o <= gen1_n2_ccnot1_n378 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n384_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n385_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n386_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n387_o <= n385_o & n386_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n388 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n387_o,
    o => gen1_n2_cnot1_o);
  n391_o <= gen1_n2_cnot1_n388 (1);
  n392_o <= gen1_n2_cnot1_n388 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n393_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n394_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n395_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n396_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n397_o <= n395_o & n396_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n398_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n399_o <= n397_o & n398_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n400 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n399_o,
    o => gen1_n2_ccnot2_o);
  n403_o <= gen1_n2_ccnot2_n400 (2);
  n404_o <= gen1_n2_ccnot2_n400 (1);
  n405_o <= gen1_n2_ccnot2_n400 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n406_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n407_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n408_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n409_o <= n407_o & n408_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n410 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n409_o,
    o => gen1_n2_cnot2_o);
  n413_o <= gen1_n2_cnot2_n410 (1);
  n414_o <= gen1_n2_cnot2_n410 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n415_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n416_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n665_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n666_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n667_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n417_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n418_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n419_o <= n417_o & n418_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n420_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n421_o <= n419_o & n420_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n422 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n421_o,
    o => gen1_n3_ccnot1_o);
  n425_o <= gen1_n3_ccnot1_n422 (2);
  n426_o <= gen1_n3_ccnot1_n422 (1);
  n427_o <= gen1_n3_ccnot1_n422 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n428_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n429_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n430_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n431_o <= n429_o & n430_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n432 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n431_o,
    o => gen1_n3_cnot1_o);
  n435_o <= gen1_n3_cnot1_n432 (1);
  n436_o <= gen1_n3_cnot1_n432 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n437_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n438_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n439_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n440_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n441_o <= n439_o & n440_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n442_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n443_o <= n441_o & n442_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n444 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n443_o,
    o => gen1_n3_ccnot2_o);
  n447_o <= gen1_n3_ccnot2_n444 (2);
  n448_o <= gen1_n3_ccnot2_n444 (1);
  n449_o <= gen1_n3_ccnot2_n444 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n450_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n451_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n452_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n453_o <= n451_o & n452_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n454 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n453_o,
    o => gen1_n3_cnot2_o);
  n457_o <= gen1_n3_cnot2_n454 (1);
  n458_o <= gen1_n3_cnot2_n454 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n459_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n460_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n668_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n669_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n670_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n461_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n462_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n463_o <= n461_o & n462_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n464_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n465_o <= n463_o & n464_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n466 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n465_o,
    o => gen1_n4_ccnot1_o);
  n469_o <= gen1_n4_ccnot1_n466 (2);
  n470_o <= gen1_n4_ccnot1_n466 (1);
  n471_o <= gen1_n4_ccnot1_n466 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n472_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n473_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n474_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n475_o <= n473_o & n474_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n476 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n475_o,
    o => gen1_n4_cnot1_o);
  n479_o <= gen1_n4_cnot1_n476 (1);
  n480_o <= gen1_n4_cnot1_n476 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n481_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n482_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n483_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n484_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n485_o <= n483_o & n484_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n486_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n487_o <= n485_o & n486_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n488 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n487_o,
    o => gen1_n4_ccnot2_o);
  n491_o <= gen1_n4_ccnot2_n488 (2);
  n492_o <= gen1_n4_ccnot2_n488 (1);
  n493_o <= gen1_n4_ccnot2_n488 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n494_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n495_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n496_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n497_o <= n495_o & n496_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n498 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n497_o,
    o => gen1_n4_cnot2_o);
  n501_o <= gen1_n4_cnot2_n498 (1);
  n502_o <= gen1_n4_cnot2_n498 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n503_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n504_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n671_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n672_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n673_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n505_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n506_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n507_o <= n505_o & n506_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n508_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n509_o <= n507_o & n508_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n510 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n509_o,
    o => gen1_n5_ccnot1_o);
  n513_o <= gen1_n5_ccnot1_n510 (2);
  n514_o <= gen1_n5_ccnot1_n510 (1);
  n515_o <= gen1_n5_ccnot1_n510 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n516_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n517_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n518_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n519_o <= n517_o & n518_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n520 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n519_o,
    o => gen1_n5_cnot1_o);
  n523_o <= gen1_n5_cnot1_n520 (1);
  n524_o <= gen1_n5_cnot1_n520 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n525_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n526_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n527_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n528_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n529_o <= n527_o & n528_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n530_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n531_o <= n529_o & n530_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n532 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n531_o,
    o => gen1_n5_ccnot2_o);
  n535_o <= gen1_n5_ccnot2_n532 (2);
  n536_o <= gen1_n5_ccnot2_n532 (1);
  n537_o <= gen1_n5_ccnot2_n532 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n538_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n539_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n540_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n541_o <= n539_o & n540_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n542 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n541_o,
    o => gen1_n5_cnot2_o);
  n545_o <= gen1_n5_cnot2_n542 (1);
  n546_o <= gen1_n5_cnot2_n542 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n547_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n548_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n674_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n675_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n676_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n549_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n550_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n551_o <= n549_o & n550_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n552_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n553_o <= n551_o & n552_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n554 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n553_o,
    o => gen1_n6_ccnot1_o);
  n557_o <= gen1_n6_ccnot1_n554 (2);
  n558_o <= gen1_n6_ccnot1_n554 (1);
  n559_o <= gen1_n6_ccnot1_n554 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n560_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n561_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n562_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n563_o <= n561_o & n562_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n564 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n563_o,
    o => gen1_n6_cnot1_o);
  n567_o <= gen1_n6_cnot1_n564 (1);
  n568_o <= gen1_n6_cnot1_n564 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n569_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n570_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n571_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n572_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n573_o <= n571_o & n572_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n574_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n575_o <= n573_o & n574_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n576 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n575_o,
    o => gen1_n6_ccnot2_o);
  n579_o <= gen1_n6_ccnot2_n576 (2);
  n580_o <= gen1_n6_ccnot2_n576 (1);
  n581_o <= gen1_n6_ccnot2_n576 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n582_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n583_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n584_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n585_o <= n583_o & n584_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n586 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n585_o,
    o => gen1_n6_cnot2_o);
  n589_o <= gen1_n6_cnot2_n586 (1);
  n590_o <= gen1_n6_cnot2_n586 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n591_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n592_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n677_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n678_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n679_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n593_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n594_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n595_o <= n593_o & n594_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n596_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n597_o <= n595_o & n596_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n598 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n597_o,
    o => gen1_n7_ccnot1_o);
  n601_o <= gen1_n7_ccnot1_n598 (2);
  n602_o <= gen1_n7_ccnot1_n598 (1);
  n603_o <= gen1_n7_ccnot1_n598 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n604_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n605_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n606_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n607_o <= n605_o & n606_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n608 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n607_o,
    o => gen1_n7_cnot1_o);
  n611_o <= gen1_n7_cnot1_n608 (1);
  n612_o <= gen1_n7_cnot1_n608 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n613_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n614_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n615_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n616_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n617_o <= n615_o & n616_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n618_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n619_o <= n617_o & n618_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n620 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n619_o,
    o => gen1_n7_ccnot2_o);
  n623_o <= gen1_n7_ccnot2_n620 (2);
  n624_o <= gen1_n7_ccnot2_n620 (1);
  n625_o <= gen1_n7_ccnot2_n620 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n626_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n627_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n628_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n629_o <= n627_o & n628_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n630 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n629_o,
    o => gen1_n7_cnot2_o);
  n633_o <= gen1_n7_cnot2_n630 (1);
  n634_o <= gen1_n7_cnot2_n630 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n635_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n636_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n637_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n638_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n639_o <= n637_o & n638_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n640 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n639_o,
    o => cnoteb_o);
  n643_o <= cnoteb_n640 (1);
  n644_o <= cnoteb_n640 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n645_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n646_o <= n645_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n647 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n646_o,
    o => cnotea_o);
  n650_o <= cnotea_n647 (1);
  n651_o <= cnotea_n647 (0);
  n652_o <= n650_o & a_s;
  n653_o <= n643_o & b_s;
  n654_o <= n651_o & s_s;
  n655_o <= n633_o & n589_o & n545_o & n501_o & n457_o & n413_o & n369_o & n326_o;
  n656_o <= n635_o & n591_o & n547_o & n503_o & n459_o & n415_o & n371_o & n327_o;
  n657_o <= n634_o & n590_o & n546_o & n502_o & n458_o & n414_o & n370_o & n319_o;
  n658_o <= n636_o & n592_o & n548_o & n504_o & n460_o & n416_o & n372_o & n328_o;
  n659_o <= n339_o & n338_o & n337_o & n340_o;
  n660_o <= n350_o & n348_o & n347_o & n349_o;
  n661_o <= n361_o & n360_o & n362_o & n359_o;
  n662_o <= n383_o & n382_o & n381_o & n384_o;
  n663_o <= n394_o & n392_o & n391_o & n393_o;
  n664_o <= n405_o & n404_o & n406_o & n403_o;
  n665_o <= n427_o & n426_o & n425_o & n428_o;
  n666_o <= n438_o & n436_o & n435_o & n437_o;
  n667_o <= n449_o & n448_o & n450_o & n447_o;
  n668_o <= n471_o & n470_o & n469_o & n472_o;
  n669_o <= n482_o & n480_o & n479_o & n481_o;
  n670_o <= n493_o & n492_o & n494_o & n491_o;
  n671_o <= n515_o & n514_o & n513_o & n516_o;
  n672_o <= n526_o & n524_o & n523_o & n525_o;
  n673_o <= n537_o & n536_o & n538_o & n535_o;
  n674_o <= n559_o & n558_o & n557_o & n560_o;
  n675_o <= n570_o & n568_o & n567_o & n569_o;
  n676_o <= n581_o & n580_o & n582_o & n579_o;
  n677_o <= n603_o & n602_o & n601_o & n604_o;
  n678_o <= n614_o & n612_o & n611_o & n613_o;
  n679_o <= n625_o & n624_o & n626_o & n623_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n228_o : std_logic_vector (8 downto 0);
  signal add1_n229 : std_logic_vector (8 downto 0);
  signal add1_n230 : std_logic_vector (8 downto 0);
  signal add1_n231 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n238_o : std_logic;
  signal addsub_n239 : std_logic;
  signal addsub_n240 : std_logic_vector (8 downto 0);
  signal addsub_n241 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n248_o : std_logic;
  signal cnotr1_n249 : std_logic;
  signal cnotr1_n250 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n255_o : std_logic;
  signal cnotr2_n256 : std_logic;
  signal cnotr2_n257 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n262_o : std_logic;
  signal n263_o : std_logic_vector (5 downto 0);
  signal n264_o : std_logic_vector (6 downto 0);
  signal add2_n265 : std_logic_vector (6 downto 0);
  signal add2_n266 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal cnotr6_n276 : std_logic;
  signal cnotr6_n277 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n282_o : std_logic;
  signal n283_o : std_logic_vector (5 downto 0);
  signal cnotr7_n284 : std_logic;
  signal cnotr7_n285 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n290_o : std_logic;
  signal alut1_n291 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n294 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n297_o : std_logic_vector (9 downto 0);
  signal n298_o : std_logic_vector (6 downto 0);
  signal n299_o : std_logic_vector (5 downto 0);
begin
  g <= n297_o;
  a_out <= add2_n266;
  c_out <= n298_o;
  x_out <= add1_n231;
  y_out <= addsub_n241;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n229; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n250; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n230; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n257; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n299_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n291; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n277; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n265; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n294; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n264_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n228_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n229 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n230 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n231 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n228_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n238_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n239 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n240 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n241 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n238_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n248_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n249 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n250 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n248_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n255_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n256 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n257 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n255_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n262_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n263_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n264_o <= n262_o & n263_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n265 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n266 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n271_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n272_o <= not n271_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n273_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n274_o <= not n273_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n275_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n276 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n277 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n275_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n282_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n283_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n284 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n285 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n282_o,
    i => n283_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n290_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n291 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n294 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n297_o <= addsub_n240 & cnotr7_n284;
  n298_o <= cnotr7_n285 & n290_o;
  n299_o <= n274_o & addsub_n239 & cnotr6_n276 & n272_o & cnotr2_n256 & cnotr1_n249;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic;
  signal n222_o : std_logic_vector (1 downto 0);
begin
  o <= n222_o;
  -- vhdl_source/cnot.vhdl:24:17
  n218_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n219_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n220_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n221_o <= n219_o xor n220_o;
  n222_o <= n218_o & n221_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n142_o : std_logic;
  signal n143_o : std_logic;
  signal n144_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n145 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic;
  signal n152_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n153 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n161 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n169 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n172_o : std_logic;
  signal n173_o : std_logic;
  signal n174_o : std_logic;
  signal n175_o : std_logic;
  signal n176_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n177 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n185 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n193 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n196_o : std_logic;
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n201 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n209 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal n215_o : std_logic_vector (8 downto 0);
  signal n216_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n214_o;
  o <= n215_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n216_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n142_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n143_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n144_o <= n142_o & n143_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n145 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n144_o,
    o => gen1_n0_cnot0_o);
  n148_o <= gen1_n0_cnot0_n145 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n149_o <= gen1_n0_cnot0_n145 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n150_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n151_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n152_o <= n150_o & n151_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n153 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n152_o,
    o => gen1_n1_cnot0_o);
  n156_o <= gen1_n1_cnot0_n153 (1);
  n157_o <= gen1_n1_cnot0_n153 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n158_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n159_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n160_o <= n158_o & n159_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n161 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n160_o,
    o => gen1_n2_cnot0_o);
  n164_o <= gen1_n2_cnot0_n161 (1);
  n165_o <= gen1_n2_cnot0_n161 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n166_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n167_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n168_o <= n166_o & n167_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n169 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n168_o,
    o => gen1_n3_cnot0_o);
  n172_o <= gen1_n3_cnot0_n169 (1);
  n173_o <= gen1_n3_cnot0_n169 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n174_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n175_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n176_o <= n174_o & n175_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n177 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n176_o,
    o => gen1_n4_cnot0_o);
  n180_o <= gen1_n4_cnot0_n177 (1);
  n181_o <= gen1_n4_cnot0_n177 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n182_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n183_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n184_o <= n182_o & n183_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n185 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n184_o,
    o => gen1_n5_cnot0_o);
  n188_o <= gen1_n5_cnot0_n185 (1);
  n189_o <= gen1_n5_cnot0_n185 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n190_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n191_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n192_o <= n190_o & n191_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n193 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n192_o,
    o => gen1_n6_cnot0_o);
  n196_o <= gen1_n6_cnot0_n193 (1);
  n197_o <= gen1_n6_cnot0_n193 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n198_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n199_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n200_o <= n198_o & n199_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n201 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n200_o,
    o => gen1_n7_cnot0_o);
  n204_o <= gen1_n7_cnot0_n201 (1);
  n205_o <= gen1_n7_cnot0_n201 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n206_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n207_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n208_o <= n206_o & n207_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n209 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n208_o,
    o => gen1_n8_cnot0_o);
  n212_o <= gen1_n8_cnot0_n209 (1);
  n213_o <= gen1_n8_cnot0_n209 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n214_o <= ctrl_prop (9);
  n215_o <= n213_o & n205_o & n197_o & n189_o & n181_o & n173_o & n165_o & n157_o & n149_o;
  n216_o <= n212_o & n204_o & n196_o & n188_o & n180_o & n172_o & n164_o & n156_o & n148_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n89_o : std_logic;
  signal n90_o : std_logic;
  signal n91_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n92 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n95_o : std_logic;
  signal n96_o : std_logic;
  signal n97_o : std_logic;
  signal n98_o : std_logic;
  signal n99_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n100 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n103_o : std_logic;
  signal n104_o : std_logic;
  signal n105_o : std_logic;
  signal n106_o : std_logic;
  signal n107_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n108 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n111_o : std_logic;
  signal n112_o : std_logic;
  signal n113_o : std_logic;
  signal n114_o : std_logic;
  signal n115_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n116 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n119_o : std_logic;
  signal n120_o : std_logic;
  signal n121_o : std_logic;
  signal n122_o : std_logic;
  signal n123_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n124 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n127_o : std_logic;
  signal n128_o : std_logic;
  signal n129_o : std_logic;
  signal n130_o : std_logic;
  signal n131_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n132 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic_vector (5 downto 0);
  signal n139_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n137_o;
  o <= n138_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n139_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n89_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n90_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n91_o <= n89_o & n90_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n92 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n91_o,
    o => gen1_n0_cnot0_o);
  n95_o <= gen1_n0_cnot0_n92 (1);
  n96_o <= gen1_n0_cnot0_n92 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n97_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n98_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n99_o <= n97_o & n98_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n100 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n99_o,
    o => gen1_n1_cnot0_o);
  n103_o <= gen1_n1_cnot0_n100 (1);
  n104_o <= gen1_n1_cnot0_n100 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n105_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n106_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n107_o <= n105_o & n106_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n108 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n107_o,
    o => gen1_n2_cnot0_o);
  n111_o <= gen1_n2_cnot0_n108 (1);
  n112_o <= gen1_n2_cnot0_n108 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n113_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n114_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n115_o <= n113_o & n114_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n116 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n115_o,
    o => gen1_n3_cnot0_o);
  n119_o <= gen1_n3_cnot0_n116 (1);
  n120_o <= gen1_n3_cnot0_n116 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n121_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n122_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n123_o <= n121_o & n122_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n124 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n123_o,
    o => gen1_n4_cnot0_o);
  n127_o <= gen1_n4_cnot0_n124 (1);
  n128_o <= gen1_n4_cnot0_n124 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n129_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n130_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n131_o <= n129_o & n130_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n132 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n131_o,
    o => gen1_n5_cnot0_o);
  n135_o <= gen1_n5_cnot0_n132 (1);
  n136_o <= gen1_n5_cnot0_n132 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n137_o <= ctrl_prop (6);
  n138_o <= n136_o & n128_o & n120_o & n112_o & n104_o & n96_o;
  n139_o <= n135_o & n127_o & n119_o & n111_o & n103_o & n95_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_1 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_1;

architecture rtl of init_lookup_8_1 is
  signal n75_o : std_logic;
  signal n76_o : std_logic;
  signal n77_o : std_logic;
  signal n78_o : std_logic;
  signal n79_o : std_logic;
  signal n80_o : std_logic;
  signal n81_o : std_logic;
  signal n82_o : std_logic;
  signal n83_o : std_logic;
  signal n84_o : std_logic;
  signal n85_o : std_logic;
  signal n86_o : std_logic_vector (7 downto 0);
begin
  o <= n86_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n75_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n76_o <= not n75_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n77_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:51:49
  n78_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:44
  n79_o <= not n78_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n80_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:53:45
  n81_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:53:45
  n82_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:53:45
  n83_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:49
  n84_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n85_o <= not n84_o;
  n86_o <= n76_o & n77_o & n79_o & n80_o & n81_o & n82_o & n83_o & n85_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (10 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (10 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (13 downto 0);
  signal as : std_logic_vector (13 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (17 downto 0);
  signal ys : std_logic_vector (17 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n63_o : std_logic_vector (10 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  constant n66_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n68_o : std_logic_vector (3 downto 0);
  signal n69_o : std_logic_vector (13 downto 0);
  signal n70_o : std_logic_vector (13 downto 0);
  signal n71_o : std_logic_vector (6 downto 0);
  signal n72_o : std_logic_vector (17 downto 0);
  signal n73_o : std_logic_vector (17 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n63_o;
  wrap_A_OUT <= n65_o;
  wrap_C_OUT <= n66_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n68_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n69_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n70_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n71_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n72_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n73_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_1 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  n63_o <= gen1_n0_stagex_n47 & 'Z';
  n65_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n68_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n69_o <= gen1_n0_stagex_n49 & wrap_C;
  n70_o <= gen1_n0_stagex_n48 & n41_o;
  n71_o <= n18_o & cnotr1_n13;
  n72_o <= gen1_n0_stagex_n50 & n9_o & init_n6;
  n73_o <= gen1_n0_stagex_n51 & wrap_Y;
end rtl;
