# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do semafor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/IP {D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:54 on Feb 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/IP" D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:20:55 on Feb 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL {D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:55 on Feb 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL" D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:20:55 on Feb 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec {D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:55 on Feb 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec" D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 22:20:55 on Feb 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec_tb 
# Start time: 22:20:55 on Feb 05,2022
# Loading sv_std.std
# Loading work.dec_tb
# Loading work.dec
# Loading work.periodram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv(20): Variable '/dec_tb/my_sem/divisor', driven via a port connection, is multiply driven. See D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv(159).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv
# 
# add wave -noupdate -divider {all}
# add wave *
# add wave -noupdate -divider {dut}
# add wave sim:/my_sem/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: dec_tb.my_sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/dec_tb.sv(62)
#    Time: 15170 ns  Iteration: 1  Instance: /dec_tb
# Break in Module dec_tb at D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/dec_tb.sv line 62
do semafor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/IP {D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:24 on Feb 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/IP" D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:40:24 on Feb 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL {D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:25 on Feb 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL" D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:40:25 on Feb 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec {D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:25 on Feb 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec" D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 22:40:25 on Feb 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec_tb
# End time: 22:40:35 on Feb 05,2022, Elapsed time: 0:19:40
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec_tb 
# Start time: 22:40:35 on Feb 05,2022
# Loading sv_std.std
# Loading work.dec_tb
# Loading work.dec
# Loading work.periodram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv(20): Variable '/dec_tb/my_sem/divisor', driven via a port connection, is multiply driven. See D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv(159).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/HDL/dec.sv
# 
# add wave -noupdate -divider {all}
# add wave *
# add wave -noupdate -divider {dut}
# add wave sim:/my_sem/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: dec_tb.my_sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/dec_tb.sv(62)
#    Time: 13170 ns  Iteration: 1  Instance: /dec_tb
# Break in Module dec_tb at D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/TestBench/dec/dec_tb.sv line 62
# End time: 22:42:19 on Feb 05,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 1
