<stg><name>countStubLayers</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %onlySeed_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %onlySeed)

]]></Node>
<StgValue><ssdm name="onlySeed_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %stubs_size_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %stubs_size_read)

]]></Node>
<StgValue><ssdm name="stubs_size_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="64">
<![CDATA[
:2  %foundLayers = alloca [30 x i1], align 16

]]></Node>
<StgValue><ssdm name="foundLayers"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i5 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst:1  %indvarinc = add i5 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
meminst:2  %tmp = zext i5 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %foundLayers_addr = getelementptr [30 x i1]* %foundLayers, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="foundLayers_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
meminst:4  store i1 false, i1* %foundLayers_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst:5  %tmp_s = icmp eq i5 %invdar, -3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_foundLayers_s) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_s, label %1, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:0  %nLayers = alloca i32

]]></Node>
<StgValue><ssdm name="nLayers"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %onlySeed_not = xor i1 %onlySeed_read, true

]]></Node>
<StgValue><ssdm name="onlySeed_not"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 0, i32* %nLayers

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2:0  %p_begin_0_rec = phi i32 [ 0, %1 ], [ %p_rec, %._crit_edge2.backedge ]

]]></Node>
<StgValue><ssdm name="p_begin_0_rec"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge2:1  %p_begin_0_rec_cast = zext i32 %p_begin_0_rec to i64

]]></Node>
<StgValue><ssdm name="p_begin_0_rec_cast"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:2  %stubs_data_layerId_1 = getelementptr [10 x i32]* %stubs_data_layerId_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="stubs_data_layerId_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:3  %stubs_data_psModule = getelementptr [10 x i1]* %stubs_data_psModule_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="stubs_data_psModule"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:4  %stubs_data_barrel_s_41 = getelementptr [10 x i1]* %stubs_data_barrel_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="stubs_data_barrel_s_41"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:5  %tmp_138 = icmp eq i32 %p_begin_0_rec, %stubs_size_read_1

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:6  %p_rec = add i32 %p_begin_0_rec, 1

]]></Node>
<StgValue><ssdm name="p_rec"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:7  br i1 %tmp_138, label %4, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
:0  %layerId = load i32* %stubs_data_layerId_1, align 4

]]></Node>
<StgValue><ssdm name="layerId"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4">
<![CDATA[
:1  %stubs_data_psModule_1 = load i1* %stubs_data_psModule, align 1

]]></Node>
<StgValue><ssdm name="stubs_data_psModule_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4">
<![CDATA[
:2  %stubs_data_barrel_1 = load i1* %stubs_data_barrel_s_41, align 1

]]></Node>
<StgValue><ssdm name="stubs_data_barrel_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
:0  %nLayers_load_1 = load i32* %nLayers

]]></Node>
<StgValue><ssdm name="nLayers_load_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %nLayers_load_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
:0  %layerId = load i32* %stubs_data_layerId_1, align 4

]]></Node>
<StgValue><ssdm name="layerId"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4">
<![CDATA[
:1  %stubs_data_psModule_1 = load i1* %stubs_data_psModule, align 1

]]></Node>
<StgValue><ssdm name="stubs_data_psModule_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4">
<![CDATA[
:2  %stubs_data_barrel_1 = load i1* %stubs_data_barrel_s_41, align 1

]]></Node>
<StgValue><ssdm name="stubs_data_barrel_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_not_i = icmp ugt i32 %layerId, 19

]]></Node>
<StgValue><ssdm name="tmp_not_i"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %brmerge_i = or i1 %stubs_data_psModule_1, %tmp_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_111_not_i = icmp ult i32 %layerId, 21

]]></Node>
<StgValue><ssdm name="tmp_111_not_i"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %stub_psModule_read_s = xor i1 %stubs_data_psModule_1, true

]]></Node>
<StgValue><ssdm name="stub_psModule_read_s"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %brmerge3_i = or i1 %tmp_111_not_i, %stub_psModule_read_s

]]></Node>
<StgValue><ssdm name="brmerge3_i"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = add i32 %layerId, 10

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_93_i = add i32 %layerId, -10

]]></Node>
<StgValue><ssdm name="tmp_93_i"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %sel_tmp_i = and i1 %brmerge_i, %brmerge3_i

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %sel_tmp1_i = or i1 %stubs_data_barrel_1, %sel_tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %sel_tmp2_i = select i1 %sel_tmp1_i, i32 %layerId, i32 %tmp_93_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %sel_tmp5_demorgan_i = or i1 %stubs_data_barrel_1, %brmerge_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_demorgan_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_0_i = select i1 %sel_tmp5_demorgan_i, i32 %sel_tmp2_i, i32 %tmp_i

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %brmerge = or i1 %stubs_data_psModule_1, %onlySeed_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %brmerge, label %._crit_edge, label %._crit_edge2.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:0  %tmp_139 = zext i32 %p_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1  %foundLayers_addr_1 = getelementptr inbounds [30 x i1]* %foundLayers, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="foundLayers_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge:2  %foundLayers_load = load i1* %foundLayers_addr_1, align 1

]]></Node>
<StgValue><ssdm name="foundLayers_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge:2  %foundLayers_load = load i1* %foundLayers_addr_1, align 1

]]></Node>
<StgValue><ssdm name="foundLayers_load"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %foundLayers_load, label %._crit_edge2.backedge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="foundLayers_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
:0  %nLayers_load = load i32* %nLayers

]]></Node>
<StgValue><ssdm name="nLayers_load"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="foundLayers_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:1  store i1 true, i1* %foundLayers_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="foundLayers_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %nLayers_1 = add i32 %nLayers_load, 1

]]></Node>
<StgValue><ssdm name="nLayers_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="foundLayers_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %nLayers_1, i32* %nLayers

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="foundLayers_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge2.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2.backedge:0  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
