#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Feb  7 20:08:02 2024
# Process ID: 4122
# Current directory: /home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_logic_inv_0_synth_1
# Command line: vivado -log system_logic_inv_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_logic_inv_0.tcl
# Log file: /home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_logic_inv_0_synth_1/system_logic_inv_0.vds
# Journal file: /home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_logic_inv_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3792.876 MHz, CPU Physical cores: 16, Host memory: 16723 MB
#-----------------------------------------------------------
source system_logic_inv_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.180 ; gain = 60.508 ; free physical = 9412 ; free virtual = 15125
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_logic_inv_0
Command: synth_design -top system_logic_inv_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4222
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.230 ; gain = 370.801 ; free physical = 2975 ; free virtual = 8726
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2953.777; parent = 1954.172; children = 999.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_logic_inv_0' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_logic_inv_0/synth/system_logic_inv_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_inv_0' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_logic_inv_0/synth/system_logic_inv_0.v:53]
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2020.137 ; gain = 442.707 ; free physical = 2395 ; free virtual = 8149
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.746; parent = 2020.141; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2037.949 ; gain = 460.520 ; free physical = 2587 ; free virtual = 8341
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3037.559; parent = 2037.953; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2037.949 ; gain = 460.520 ; free physical = 2771 ; free virtual = 8525
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3037.559; parent = 2037.953; children = 999.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.949 ; gain = 0.000 ; free physical = 2963 ; free virtual = 8719
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.855 ; gain = 0.000 ; free physical = 3309 ; free virtual = 9085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2113.855 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9074
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 3041 ; free virtual = 8819
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 3035 ; free virtual = 8813
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 3022 ; free virtual = 8799
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 3204 ; free virtual = 8985
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 3288 ; free virtual = 9091
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.482; parent = 1032.955; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2716 ; free virtual = 8538
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.451; parent = 1099.932; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2715 ; free virtual = 8537
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.547; parent = 1100.027; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2728 ; free virtual = 8550
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.847; parent = 1100.327; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2317 ; free virtual = 8142
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.847; parent = 1100.327; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2316 ; free virtual = 8141
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.847; parent = 1100.327; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2314 ; free virtual = 8139
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.847; parent = 1100.327; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2304 ; free virtual = 8129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.847; parent = 1100.327; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2303 ; free virtual = 8128
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.847; parent = 1100.327; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2301 ; free virtual = 8127
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.847; parent = 1100.327; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2300 ; free virtual = 8125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1229.847; parent = 1100.327; children = 161.786
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.449; parent = 2081.844; children = 999.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 2113.855 ; gain = 460.520 ; free physical = 2347 ; free virtual = 8172
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2113.855 ; gain = 536.426 ; free physical = 2346 ; free virtual = 8171
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.855 ; gain = 0.000 ; free physical = 2452 ; free virtual = 8279
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.855 ; gain = 0.000 ; free physical = 2485 ; free virtual = 8312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7b726506
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2113.855 ; gain = 781.676 ; free physical = 2676 ; free virtual = 8504
INFO: [Common 17-1381] The checkpoint '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_logic_inv_0_synth_1/system_logic_inv_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_logic_inv_0, cache-ID = e961ec9b698009a7
INFO: [Common 17-1381] The checkpoint '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_logic_inv_0_synth_1/system_logic_inv_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_logic_inv_0_utilization_synth.rpt -pb system_logic_inv_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 20:09:17 2024...
