<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ClkDividerTest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clk50mhz.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="clk50mhz.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clk50mhz.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clk50mhz.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="clk50mhz.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clk50mhz.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clk50mhz.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clk50mhz.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clk50mhz.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clk50mhz.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clk50mhz.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clk50mhz.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clk50mhz.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk50mhz.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clk50mhz.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk50mhz.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clk50mhz.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clk50mhz.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clk50mhz.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clk50mhz.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clk50mhz.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clk50mhz.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clk50mhz.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk50mhz_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clk50mhz_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clk50mhz_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clk50mhz_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clk50mhz_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clk50mhz_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk50mhz_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk50mhz_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clk50mhz_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clk50mhz_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk50mhz_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk50mhz_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clk50mhz_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clk50mhz_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk50mhz_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1510436754" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1510436754">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1510436754" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2549863980755492221" xil_pn:start_ts="1510436754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510436754" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-612195866111936622" xil_pn:start_ts="1510436754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510436754" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1510436754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510436754" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7342178109206709381" xil_pn:start_ts="1510436754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510436754" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1510436754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510436754" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1331022248964887708" xil_pn:start_ts="1510436754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510621610" xil_pn:in_ck="4751259719400466" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7634552956314905567" xil_pn:start_ts="1510621604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clk50mhz.lso"/>
      <outfile xil_pn:name="clk50mhz.ngc"/>
      <outfile xil_pn:name="clk50mhz.ngr"/>
      <outfile xil_pn:name="clk50mhz.prj"/>
      <outfile xil_pn:name="clk50mhz.stx"/>
      <outfile xil_pn:name="clk50mhz.syr"/>
      <outfile xil_pn:name="clk50mhz.xst"/>
      <outfile xil_pn:name="clk50mhz_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1510436762" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893503726881712" xil_pn:start_ts="1510436762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510621614" xil_pn:in_ck="5174121834427102260" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8229362005565829555" xil_pn:start_ts="1510621610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clk50mhz.bld"/>
      <outfile xil_pn:name="clk50mhz.ngd"/>
      <outfile xil_pn:name="clk50mhz_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1510621620" xil_pn:in_ck="5174121834427102261" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1510621614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clk50mhz.pcf"/>
      <outfile xil_pn:name="clk50mhz_map.map"/>
      <outfile xil_pn:name="clk50mhz_map.mrp"/>
      <outfile xil_pn:name="clk50mhz_map.ncd"/>
      <outfile xil_pn:name="clk50mhz_map.ngm"/>
      <outfile xil_pn:name="clk50mhz_map.xrpt"/>
      <outfile xil_pn:name="clk50mhz_summary.xml"/>
      <outfile xil_pn:name="clk50mhz_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510621629" xil_pn:in_ck="-6761926961206094386" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1510621620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clk50mhz.ncd"/>
      <outfile xil_pn:name="clk50mhz.pad"/>
      <outfile xil_pn:name="clk50mhz.par"/>
      <outfile xil_pn:name="clk50mhz.ptwx"/>
      <outfile xil_pn:name="clk50mhz.unroutes"/>
      <outfile xil_pn:name="clk50mhz.xpi"/>
      <outfile xil_pn:name="clk50mhz_pad.csv"/>
      <outfile xil_pn:name="clk50mhz_pad.txt"/>
      <outfile xil_pn:name="clk50mhz_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1510621645" xil_pn:in_ck="5174121834427102129" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1510621636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="clk50mhz.bgn"/>
      <outfile xil_pn:name="clk50mhz.bit"/>
      <outfile xil_pn:name="clk50mhz.drc"/>
      <outfile xil_pn:name="clk50mhz.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510612763" xil_pn:in_ck="5174121834427089275" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1510612758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1510621629" xil_pn:in_ck="5174121834427102129" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1510621626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clk50mhz.twr"/>
      <outfile xil_pn:name="clk50mhz.twx"/>
    </transform>
  </transforms>

</generated_project>
