// Seed: 1630096472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output uwire id_2,
    input wire id_3
    , id_24,
    input supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    output uwire id_9,
    output tri id_10,
    output supply0 id_11
    , id_25,
    output tri0 id_12,
    input tri id_13,
    output wand id_14,
    input wire id_15,
    input uwire id_16,
    output supply1 id_17,
    input supply0 id_18,
    input wor id_19,
    input wand id_20,
    output supply1 id_21,
    input uwire id_22
);
  wire id_26, id_27;
  module_0(
      id_26, id_27, id_26, id_25, id_27, id_27, id_25, id_25, id_25, id_27, id_27, id_27
  );
endmodule
