INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/project_seg7/project_seg7.srcs/sim_1/new/seg7_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg7_tb'
