Command: /home/EDA/eda14/04-lab4_logic_simulation2/vcs_lab/lab04/sim/vtb/sequential_detector/./simv -l sim.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP1; Runtime version O-2018.09-SP1;  Mar 15 09:03 2022
VCD+ Writer O-2018.09-SP1 Copyright (c) 1991-2018 by Synopsys Inc.
$finish called from file "./sequential_detector_tb.v", line 59.
$finish at simulation time                34000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 340000 ps
CPU Time:      0.380 seconds;       Data structure size:   0.0Mb
Tue Mar 15 09:03:07 2022
