Massimo Alioto, Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.5, p.751-762, May 2011[doi>10.1109/TVLSI.2010.2040094]
Hari Ananthan , Kaushik Roy, A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147020]
A. N. Bhoj and N. K. Jha. 2011. Design of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology. In Proceedings of the IEEE International Symposium on Quality Electronic Design. 1--8.
Sourindra Chaudhuri , Niraj K. Jha, 3D vs. 2D analysis of FinFET logic gates under process variations, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.435-436, October 09-12, 2011[doi>10.1109/ICCD.2011.6081437]
M. H. Chiang, K. Kim, C. Tretz, and C. T. Chuang. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electron. Device Lett. 52, 10 (2005), 2339--2342.
Jung Hwan Choi , Jayathi Murthy , Kaushik Roy, The effect of process variation on device temperature in FinFET circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
J.-P. Colinge, FinFETs and Other Multi-Gate Transistors, Springer Publishing Company, Incorporated, 2007
Jie Gu , John Keane , Sachin Sapatnekar , Chris H. Kim, Statistical leakage estimation of double gate FinFET devices considering the width quantization property, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.206-209, February 2008[doi>10.1109/TVLSI.2007.909809]
H. R. Khan, D. Mamaluy, and D. Vasileska. 2008. 3D NEGF quantum transport simulator for modeling ballistic transport in nano FinFETs. Physics: Conf. Series 107, 1 (2008).
A. Kumar, B. A. Minch, and S. Tiwari. 2004. Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs. In Proceedings of the IEEE International SOI Conference.
P. Mishra, A. N. Bhoj, and N. K. Jha. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the IEEE International Symposium on Quality Electronic Design.
Prateek Mishra , Anish Muttreja , Niraj K. Jha, Low-power FinFET circuit synthesis using multiple supply and threshold voltages, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-23, July 2009[doi>10.1145/1543438.1543440]
A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the IEEE International Conference on Computer Design. 560--567.
E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C. T. Chuang, K. Bernstein, and R. Puri. 2004. Turning silicon on its edge. IEEE Circuits Devices Mag. 20, 1 (2004), 20--31.
J. Ouyang and Y. Xie. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211--214.
M. Rostami , K. Mohanram, Dual-Independent-Gate FinFETs for Low Power Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.3, p.337-349, March 2011[doi>10.1109/TCAD.2010.2097310]
X. Shao and Z. Yu. 2005. Nanoscale FinFET simulation: A quasi-3D quantum mechanical model using NEGF. Solid-State Electron. 49, 8 (2005), 1435--1445.
Amith Singhee , Rob A. Rutenbar, From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.685-692, March 26-28, 2007[doi>10.1109/ISQED.2007.79]
Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]
Synopsys. 2011. Sentaurus TCAD Manual. (2011). http://www.synopsys.com.
S. A. Tawfik and V. Kursun. 2007. High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175--178.
S. Xiong and J. Bokor. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Trans. Electron. Devices 50 (2003), 2255--2261.
