HelpInfo,C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\hdl\Timestamp.vhd'.||sb.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd'.||sb.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'.||sb.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd'.||sb.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.||sb.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd'.||sb.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'.||sb.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd'.||sb.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd'.||sb.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd'.||sb.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd'.||sb.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'.||sb.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'.||sb.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'.||sb.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd'.||sb.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd'.||sb.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd'.||sb.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/79||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||sb.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/93||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.sb.rtl.||sb.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/94||sb.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.stamp.architecture_stamp.||sb.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/95||STAMP.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/33
Implementation;Synthesis||CD231||@N: Using onehot encoding for type component_state_t. For example, enumeration fsm_idle is mapped to "100000".||sb.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/96||STAMP.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/74
Implementation;Synthesis||CD233||@N: Using sequential encoding for type spi_request_for_t.||sb.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/97||STAMP.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/77
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/98||STAMP.vhd(428);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/428
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.logic.||sb.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/99||spi_master.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/30
Implementation;Synthesis||CD233||@N: Using sequential encoding for type machine.||sb.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/100||spi_master.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/53
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 1 of slave_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/103||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb.rtl.||sb.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/127||sb_sb.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\sb_sb.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||sb.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/128||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_mss.rtl.||sb.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/130||sb_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb_MSS\sb_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||sb.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/131||sb_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_fabosc_0_osc.def_arch.||sb.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/136||sb_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||sb.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/137||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||sb.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/139||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||sb.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/141||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||sb.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/145||sb_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||sb.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/146||sb_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||sb.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/147||sb_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||sb.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/148||sb_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||sb.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/150||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/151||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/152||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/153||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/154||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/155||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/156||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/157||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/158||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/159||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/160||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/161||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/162||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/163||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/164||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/165||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/168||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/169||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/170||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/171||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/172||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/173||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/174||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/175||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/176||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/177||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/178||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/179||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/180||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/181||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/182||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/183||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/184||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/185||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/186||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/187||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/188||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/189||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/190||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/191||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/192||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/193||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||sb.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/194||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||sb.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/195||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/196||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||sb.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/197||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||sb.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/198||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||sb.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/200||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/201||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/202||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||sb.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/203||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||sb.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/204||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_ccc_0_fccc.def_arch.||sb.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/211||sb_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||sb.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/212||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||sb.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/214||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||sb.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/216||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing work.memorysynchronizer.arch.||sb.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/224||MemorySynchronizer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/47
Implementation;Synthesis||CD231||@N: Using onehot encoding for type memorysyncstate_t. For example, enumeration start is mapped to "1000000".||sb.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/225||MemorySynchronizer.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/140
Implementation;Synthesis||CD233||@N: Using sequential encoding for type apbstatetype.||sb.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/226||MemorySynchronizer.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/142
Implementation;Synthesis||CD273||@W:Comparison (/=) of different length arrays is always true!||sb.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/227||MemorySynchronizer.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/348
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/228||MemorySynchronizer.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/593
Implementation;Synthesis||CD630||@N: Synthesizing work.timestamp.behaviour.||sb.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/229||Timestamp.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/28
Implementation;Synthesis||CL111||@W:All reachable assignments to SynchStatusReg(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/236||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL111||@W:All reachable assignments to SynchStatusReg(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/237||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL111||@W:All reachable assignments to getTime are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/238||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL111||@W:All reachable assignments to PSLVERR are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/239||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/240||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg2(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/241||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of SynchStatusReg2(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/242||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of SynchStatusReg2(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/243||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||sb.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/245||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input getTime is unused.||sb.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/251||Timestamp.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/33
Implementation;Synthesis||CL189||@N: Register bit end_one_counter(2) is always 0.||sb.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/254||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit resynceventpulldowncounter(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/255||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit resynceventpulldowncounter(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/256||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit resynctimercounter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/257||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/258||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/259||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/260||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/261||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/262||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/263||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/264||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/265||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL279||@W:Pruning register bits 21 to 14 of SynchStatusReg(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/266||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of resynctimercounter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/267||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of resynceventpulldowncounter(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/268||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of end_one_counter(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/269||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register APBState.||sb.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/270||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register MemorySyncState.||sb.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/276||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||sb.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/291||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||sb.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/292||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||sb.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/293||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||sb.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/294||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||sb.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/295||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||sb.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/296||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||sb.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/297||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||sb.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/298||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||sb.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/299||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||sb.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/300||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||sb.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/301||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||sb.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/302||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||sb.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/303||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||sb.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/304||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||sb.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/305||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||sb.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/306||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||sb.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/307||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||sb.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/308||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||sb.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/309||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||sb.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/310||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||sb.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/311||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||sb.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/312||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||sb.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/313||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||sb.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/314||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||sb.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/315||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||sb.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/316||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||sb.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/317||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||sb.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/318||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||sb.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/319||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||sb.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/320||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/323||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/324||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/325||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/326||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||sb.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/327||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||sb.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/334||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||sb.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/341||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||sb.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/348||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||sb.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/355||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||sb.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/365||coreresetp.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||sb.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/366||coreresetp.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||sb.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/367||coreresetp.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||sb.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/368||coreresetp.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||sb.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/369||coreresetp.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||sb.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/370||coreresetp.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||sb.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/371||coreresetp.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/157
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||sb.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/372||coreresetp.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||sb.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/373||coreresetp.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||sb.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/374||coreresetp.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||sb.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/375||coreresetp.vhd(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/161
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||sb.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/376||coreresetp.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||sb.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/377||coreresetp.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/163
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||sb.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/378||coreresetp.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||sb.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/379||coreresetp.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||sb.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/380||coreresetp.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||sb.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/381||coreresetp.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/167
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||sb.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/382||coreresetp.vhd(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/168
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||sb.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/383||coreresetp.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/174
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||sb.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/384||coreresetp.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/175
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||sb.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/385||coreresetp.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||sb.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/386||coreresetp.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||sb.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/387||coreresetp.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||sb.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/388||coreresetp.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/179
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||sb.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/389||coreresetp.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/180
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||sb.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/390||coreresetp.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/181
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||sb.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/391||coreresetp.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||sb.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/392||coreresetp.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/183
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||sb.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/393||coreresetp.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/184
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||sb.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/394||coreresetp.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/185
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||sb.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/395||coreresetp.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/186
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||sb.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/396||coreresetp.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/190
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||sb.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/397||coreresetp.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sb.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/400||sb_sb_FABOSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of last_bit_rx(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/407||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/410||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/411||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/412||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/413||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/414||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of delay_counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/415||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 12 of async_prescaler_count(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/416||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/417||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of delay_counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/418||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/419||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay_counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/420||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register component_state.||sb.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/421||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/430||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay_counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/431||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||BN132||@W:Removing sequential instance MemorySynchronizer_0.TimeStampGen.timestamp[31:0] because it is equivalent to instance MemorySynchronizer_0.TimeStampGen.counter[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/564||timestamp.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/46
Implementation;Synthesis||BN132||@W:Removing sequential instance sb_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance sb_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/565||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/566||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/567||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/568||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/569||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_1.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/570||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_2.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/571||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_3.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/572||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_4.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/573||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_5.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/574||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_6.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/575||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||sb.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/576||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/577||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/578||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/579||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/580||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||sb.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/581||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/582||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/583||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/584||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/585||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||sb.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/586||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/587||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/588||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/589||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/590||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/591||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/592||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/593||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/594||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/595||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/596||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/597||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/598||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SynchronizerInterrupt (in view: work.MemorySynchronizer(arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/599||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||BN362||@N: Removing sequential instance ADCResync (in view: work.MemorySynchronizer(arch)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||sb.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/600||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||BN115||@N: Removing instance CORERESETP_0 (in view: work.sb_sb(rtl)) of type view:work.CoreResetP(rtl) because it does not drive other instances.||sb.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/601||sb_sb.vhd(716);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\sb_sb.vhd'/linenumber/716
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/602||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/603||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/604||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/605||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/606||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/607||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/608||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/609||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/610||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/611||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/612||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/613||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/614||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/615||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/616||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/617||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/618||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/619||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/620||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/621||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/622||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/623||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/624||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/625||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/626||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/627||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/628||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/629||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/630||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/631||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/632||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/633||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/634||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/635||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/636||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/637||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/638||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/639||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/640||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/641||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/642||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/643||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/644||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/645||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/646||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/647||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/648||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_HPMS_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/649||coreresetp.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/608
Implementation;Synthesis||BN362||@N: Removing sequential instance mss_ready_select (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/650||coreresetp.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/593
Implementation;Synthesis||BN362||@N: Removing sequential instance mss_ready_state (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/651||coreresetp.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/593
Implementation;Synthesis||BN362||@N: Removing sequential instance FIC_2_APB_M_PRESET_N_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/652||coreresetp.vhd(577);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/577
Implementation;Synthesis||BN362||@N: Removing sequential instance RESET_N_M2F_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/653||coreresetp.vhd(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance FIC_2_APB_M_PRESET_N_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/654||coreresetp.vhd(577);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/577
Implementation;Synthesis||BN362||@N: Removing sequential instance RESET_N_M2F_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/655||coreresetp.vhd(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance POWER_ON_RESET_N_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/656||coreresetp.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/553
Implementation;Synthesis||BN362||@N: Removing sequential instance POWER_ON_RESET_N_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/657||coreresetp.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/553
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist sb ||sb.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/658||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 2784 sequential elements including MemorySynchronizer_0.TimeStampGen.counter[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sb.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/688||timestamp.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/46
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sb.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/690||null;null
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||sb.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/817||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||sb.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/818||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 7 bits.||sb.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/819||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO231||@N: Found counter in view:work.MemorySynchronizer(arch) instance TimeStampGen.counter[31:0] ||sb.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/836||timestamp.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/46
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un120_in_enable (in view: work.MemorySynchronizer(arch))||sb.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/837||null;null
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un112_in_enable (in view: work.MemorySynchronizer(arch))||sb.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/838||memorysynchronizer.vhd(400);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/400
Implementation;Synthesis||MO231||@N: Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] ||sb.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/847||stamp.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||MO231||@N: Found counter in view:work.STAMP(architecture_stamp) instance status_async_cycles[5:0] ||sb.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/848||stamp.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master(logic) instance clk_toggles[5:0] ||sb.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/849||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master(logic) instance count[31:0] ||sb.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/850||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[3] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/851||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[2] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/852||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[1] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/853||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[0] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/854||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_1.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/869||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_2.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/870||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_3.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/871||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_4.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/872||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_5.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/873||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_6.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/874||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[1] (in view: work.sb(rtl)) with 6 loads 1 time to improve timing.||sb.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/902||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[0] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/903||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[2] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/904||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[3] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/905||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[4] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/906||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[5] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/907||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[6] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/908||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[7] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/909||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[8] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/910||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[9] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/911||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[10] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/912||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[11] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/913||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[12] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/914||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[13] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/915||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[14] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/916||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[15] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/917||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[16] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/918||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[17] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/919||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_arst on CLKINT  MemorySynchronizer_0.un120_in_enable_0_I_1_1618 ||sb.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/931||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1034||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_0 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1036||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_1 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1038||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_2 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1040||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_3 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1042||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_4 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1044||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net sb_sb_0.CCC_0.GL0_net.||sb.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1058||null;null
Implementation;Place and Route;RootName:sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 4 Info(s)||sb_layout_log.log;liberoaction://open_report/file/sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:sb
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||sb_generateBitstream.log;liberoaction://open_report/file/sb_generateBitstream.log||(null);(null)
