#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Jul 18 23:43:03 2022
# Process ID: 3396
# Current directory: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA_verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7428 C:\Users\denzz\Desktop\DERS\CORG\Project II\CorgProjectFPGA\SingleCycle_16bit_Risc_FPGA_verilog\SingleCycle_16bit_Risc_FPGA.xpr
# Log file: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA_verilog/vivado.log
# Journal file: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA_verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA_verilog/SingleCycle_16bit_Risc_FPGA.xpr}
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
