
---------- Begin Simulation Statistics ----------
final_tick                               1646035845500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173772                       # Simulator instruction rate (inst/s)
host_mem_usage                                4596820                       # Number of bytes of host memory used
host_op_rate                                   336176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11797.08                       # Real time elapsed on the host
host_tick_rate                               32767239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3965900578                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.386558                       # Number of seconds simulated
sim_ticks                                386557793500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1051222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2102362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          143                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11331986                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    217379833                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    101344613                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124642497                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     23297884                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     242739625                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12291015                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      7557113                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1018359970                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      587777982                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11332972                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020294                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    126486949                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    387351951                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177502                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    717034726                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.668180                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.980850                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    258864141     36.10%     36.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    104158333     14.53%     50.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     64040497      8.93%     59.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     78728769     10.98%     70.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32929834      4.59%     75.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23443446      3.27%     78.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14759589      2.06%     80.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13623168      1.90%     82.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    126486949     17.64%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    717034726                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247180                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843534                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446740                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783847      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449029     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644765      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526781      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177502                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320231                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.773116                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.773116                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    187645659                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2462250758                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      189017860                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       365960663                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11344902                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     18668953                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         260054335                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              944144                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121775514                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              189487                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         242739625                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       192684458                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           555832481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3246446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          311                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1326738378                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         2247                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        11053                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22689804                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.313976                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    205447039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113635628                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.716093                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    772638039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.272760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.542824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      359863664     46.58%     46.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       28989031      3.75%     50.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25652711      3.32%     53.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34022433      4.40%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20260565      2.62%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       33340441      4.32%     64.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24140078      3.12%     68.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17240507      2.23%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      229128609     29.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    772638039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       588425349                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      342159378                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                477548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     14226935                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      201799847                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.758005                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          382392033                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121722143                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95497885                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    279119174                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       105135                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       922821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132446512                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2300609953                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    260669890                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     28844433                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2132256371                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       720918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17232789                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11344902                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18216458                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       182203                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28130886                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       159320                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        29445                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        81492                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     44672428                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     19573018                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        29445                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     12607251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1619684                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2525318369                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2121625362                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.619378                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1564126312                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.744254                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2126453383                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2643067712                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1438354736                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.293468                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.293468                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      9979537      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1523589633     70.50%     70.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1231936      0.06%     71.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5963839      0.28%     71.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55224775      2.56%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          682      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25050697      1.16%     75.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       693400      0.03%     75.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5256794      0.24%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14776028      0.68%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54269698      2.51%     78.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49781677      2.30%     80.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924967      0.09%     80.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23646344      1.09%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    195028064      9.02%     90.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    111518462      5.16%     96.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70267374      3.25%     99.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12896899      0.60%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2161100806                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     394651555                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    787692706                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385414227                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    513465893                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25752749                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011916                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      21870838     84.93%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     84.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         9861      0.04%     84.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp          946      0.00%     84.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       165737      0.64%     85.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       130944      0.51%     86.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       342861      1.33%     87.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     87.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     87.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt      1001543      3.89%     91.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        15426      0.06%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1408968      5.47%     96.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       213577      0.83%     97.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       207979      0.81%     98.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       384068      1.49%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1782222463                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4336641873                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1736211135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2174587060                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2300357172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2161100806                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       252781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    387432422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3742181                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       252003                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    538448133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    772638039                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.797042                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.494900                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    234342873     30.33%     30.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     63339031      8.20%     38.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     85030432     11.01%     49.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87503007     11.33%     60.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85349678     11.05%     71.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75660969      9.79%     81.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     71318318      9.23%     90.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43171423      5.59%     96.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     26922308      3.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    772638039                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.795314                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         192686716                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                2677                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18438795                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4773072                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    279119174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132446512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     849870087                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              773115587                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     136655469                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497260                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8400542                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      199366270                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11560287                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2419024                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5895222047                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2410337070                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2693124209                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       372842296                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     27335214                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11344902                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     52321164                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      547626895                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    693948139                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3053368486                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       107936                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        31301                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50227754                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        32284                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2891035955                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4656956675                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 69808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          204                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1918488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5013                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3648017                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5013                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1377193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        48354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2587298                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          48354                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             900563                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       303907                       # Transaction distribution
system.membus.trans_dist::CleanEvict           747250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               64                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150578                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150578                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        900563                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3153503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3153503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3153503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     86723072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     86723072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86723072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1051205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1051205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1051205                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3577405000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5559471500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1646035845500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1646035845500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1518357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       407809                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          972552                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          189108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         189108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211100                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1518357                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1223434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4343145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5566579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     52199680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    110196608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              162396288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          381999                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21178304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2300561                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047566                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2295344     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5217      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2300561                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2631996500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2077218599                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         611721000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       404865                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       114435                       # number of demand (read+write) hits
system.l2.demand_hits::total                   519300                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       404865                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       114435                       # number of overall hits
system.l2.overall_hits::total                  519300                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2946                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1207208                       # number of demand (read+write) misses
system.l2.demand_misses::total                1210154                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2946                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1207208                       # number of overall misses
system.l2.overall_misses::total               1210154                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    275433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 104277535000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     104552968000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    275433000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 104277535000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    104552968000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       407811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1321643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1729454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       407811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1321643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1729454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.007224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.913415                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.699732                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.007224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.913415                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.699732                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 93493.890020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86379.095400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86396.415663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 93493.890020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86379.095400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86396.415663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330902                       # number of writebacks
system.l2.writebacks::total                    330902                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1207205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1210151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1207205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1210151                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    245973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  92205312500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92451285500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    245973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  92205312500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92451285500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.007224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.913412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.699730                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.007224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.913412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.699730                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83493.890020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76379.167167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76396.487298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83493.890020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76379.167167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76396.487298                       # average overall mshr miss latency
system.l2.replacements                         333667                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       400179                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           400179                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       400179                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       400179                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       407808                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           407808                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       407808                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       407808                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       876456                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        876456                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        22084                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                22084                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       167024                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             167024                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       189108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           189108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.883220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       167024                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        167024                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2757217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2757217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.883220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.883220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16507.912037                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16507.912037                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        47384                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47384                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14901209000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14901209000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       211100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.775538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.775538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91018.648147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91018.648147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13264049000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13264049000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.775538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.775538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81018.648147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81018.648147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       404865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        67051                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             471916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1043492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1046438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    275433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  89376326000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  89651759000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       407811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1110543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1518354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.007224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.939623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.689192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93493.890020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85651.184676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85673.263968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1043489                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1046435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    245973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  78941263500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  79187236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.007224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.939621                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.689190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83493.890020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75651.265610                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75673.344737                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4082.158618                       # Cycle average of tags in use
system.l2.tags.total_refs                     1438456                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    812076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.771332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4082.158618                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996621                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29991627                       # Number of tag accesses
system.l2.tags.data_accesses                 29991627                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          303                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       158707                       # number of demand (read+write) hits
system.l3.demand_hits::total                   159010                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          303                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       158707                       # number of overall hits
system.l3.overall_hits::total                  159010                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2643                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1048498                       # number of demand (read+write) misses
system.l3.demand_misses::total                1051141                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2643                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1048498                       # number of overall misses
system.l3.overall_misses::total               1051141                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    224350500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  82955466000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      83179816500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    224350500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  82955466000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     83179816500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2946                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1207205                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1210151                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2946                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1207205                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1210151                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.897149                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.868534                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.868603                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.897149                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.868534                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.868603                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 84884.790011                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79118.382677                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79132.881792                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 84884.790011                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79118.382677                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79132.881792                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              303907                       # number of writebacks
system.l3.writebacks::total                    303907                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2643                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1048498                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1051141                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2643                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1048498                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1051141                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    197920500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  72470486000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  72668406500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    197920500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  72470486000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  72668406500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.897149                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.868534                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.868603                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.897149                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.868534                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.868603                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74884.790011                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69118.382677                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69132.881792                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74884.790011                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69118.382677                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69132.881792                       # average overall mshr miss latency
system.l3.replacements                        1095208                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330902                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330902                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330902                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330902                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         4296                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4296                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       166960                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               166960                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           64                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 64                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        29500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       167024                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           167024                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000383                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000383                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data   460.937500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total   460.937500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           64                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            64                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1237000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1237000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000383                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19328.125000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19328.125000                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13138                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13138                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       150578                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              150578                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12112080000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12112080000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163716                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163716                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.919751                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.919751                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80437.248469                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80437.248469                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       150578                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         150578                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10606300000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10606300000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.919751                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.919751                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70437.248469                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70437.248469                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          303                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       145569                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             145872                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2643                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       897920                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           900563                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    224350500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  70843386000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  71067736500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2946                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1043489                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1046435                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.897149                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.860498                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.860601                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84884.790011                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78897.213560                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 78914.786084                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2643                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       897920                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       900563                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    197920500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  61864186000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  62062106500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.897149                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.860498                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.860601                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74884.790011                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68897.213560                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 68914.786084                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2911539                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1127976                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.581207                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     584.102272                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         2.972300                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      3300.300520                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1027.790287                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   116.956812                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 27735.877808                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.017825                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000091                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.100717                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.031366                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003569                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.846432                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32381                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42491976                       # Number of tag accesses
system.l3.tags.data_accesses                 42491976                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1046435                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       634809                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1670522                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          167024                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         167024                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163716                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163716                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1046435                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3964473                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     98627392                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1095208                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19450048                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2472383                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.019558                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.138474                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2424029     98.04%     98.04% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  48354      1.96%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2472383                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1624551000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1898738500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       169152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67103872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67273024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       169152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        169152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19450048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19450048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1048498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1051141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       303907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             303907                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       437585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    173593375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174030960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       437585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           437585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50316016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50316016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50316016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       437585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    173593375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            224346976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    303907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1048366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030444420500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17815                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17815                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2480898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1051141                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     303907                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1051141                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   303907                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    132                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18869                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9792315000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5255045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29498733750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9317.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28067.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   860221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  217851                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1051141                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               303907                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  781574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  206886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       276825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.242691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.049906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.200254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       128859     46.55%     46.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        45868     16.57%     63.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18690      6.75%     69.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16614      6.00%     75.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11413      4.12%     79.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5060      1.83%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4728      1.71%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5612      2.03%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39981     14.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       276825                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.995566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.752396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    723.220958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        17804     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17815                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.058041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.027707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8421     47.27%     47.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              203      1.14%     48.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8954     50.26%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              214      1.20%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17815                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67264576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19448896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67273024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19450048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       174.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  386585861000                       # Total gap between requests
system.mem_ctrls.avgGap                     285293.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       169152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67095424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19448896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 437585.279211295943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 173571520.554532527924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50313035.533197700977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1048498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       303907                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     89043750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29409690000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9161085284250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33690.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28049.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30144370.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            979829340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            520787850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3747471840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          793152900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30514417440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88536622560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      73881036960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       198973318890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.731102                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 191072185000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12907960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 182577648500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            996708300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            529763025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3756732420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          793147680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30514417440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      87170072640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75031815840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       198792657345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.263742                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 194072098000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12907960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 179577749250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1384118451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69181843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    192242180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1645542474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1384118451                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69181843                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    192242180                       # number of overall hits
system.cpu.icache.overall_hits::total      1645542474                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       442273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         446794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4419                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          102                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       442273                       # number of overall misses
system.cpu.icache.overall_misses::total        446794                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1362500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   5834300496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5835662996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1362500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   5834300496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5835662996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    192684453                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1645989268                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    192684453                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1645989268                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.002295                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.002295                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13357.843137                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13191.627108                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13061.193740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13357.843137                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13191.627108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13061.193740                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2882                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                65                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.338462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       411818                       # number of writebacks
system.cpu.icache.writebacks::total            411818                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        34459                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        34459                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        34459                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        34459                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          102                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       407814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       407916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          102                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       407814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       407916                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1260500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   5140164496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5141424996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1260500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   5140164496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5141424996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.002116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000248                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.002116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12357.843137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12604.188419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12604.126820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12357.843137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12604.188419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12604.126820                       # average overall mshr miss latency
system.cpu.icache.replacements                 411818                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1384118451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69181843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    192242180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1645542474                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       442273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        446794                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   5834300496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5835662996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    192684453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1645989268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.002295                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13357.843137                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13191.627108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13061.193740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        34459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        34459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          102                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       407814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       407916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1260500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   5140164496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5141424996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.002116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12357.843137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12604.188419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12604.126820                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984148                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1645954809                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            412335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3991.790192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.915887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.167789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    93.900472                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.183399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6584369407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6584369407                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    397985668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19917207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    337062270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        754965145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    397985668                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19917207                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    337062270                       # number of overall hits
system.cpu.dcache.overall_hits::total       754965145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       482661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        19326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6843944                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7345931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       482661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        19326                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6843944                       # number of overall misses
system.cpu.dcache.overall_misses::total       7345931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    829614000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 479121421566                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 479951035566                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    829614000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 479121421566                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 479951035566                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    343906214                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    762311076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    343906214                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    762311076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009636                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42927.351754                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70006.625064                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65335.630782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42927.351754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70006.625064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65335.630782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8497490                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            207533                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              74                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.945247                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    96.581081                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       623340                       # number of writebacks
system.cpu.dcache.writebacks::total            623340                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5334897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5334897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5334897                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5334897                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        19326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1509047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1528373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        19326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1509047                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1528373                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    810288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 112389310066                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 113199598066                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    810288000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 112389310066                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 113199598066                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41927.351754                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74477.011031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74065.426480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41927.351754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74477.011031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74065.426480                       # average overall mshr miss latency
system.cpu.dcache.replacements                1791915                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222401914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11108457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    224540081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       458050452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       267234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        11302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6443736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6722272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    310460000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 458094450500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 458404910500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    230983817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    464772724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27469.474429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71091.436784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68191.961066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5333192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5333192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        11302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1110544                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1121846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    299158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  91762635000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  92061793000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26469.474429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 82628.545109                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82062.772430                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175583754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8808750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112522189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      296914693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       400208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       623659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    519154000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  21026971066                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21546125066                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64700.149551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 52540.106809                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34547.926136                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1705                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1705                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       398503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       406527                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    511130000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20626675066                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21137805066                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63700.149551                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 51760.400966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51996.066844                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           757001664                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1792427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            422.333330                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   373.333636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.360366                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   116.301540                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.227151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3051036731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3051036731                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646035845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538804500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 476497041000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
