- Define control signals in control component X
- Sign Extend logic X
- In CPU Module:
    - Implement control Module
    - Implement sign extend Module
    - Port map control block
    - Port map sign extend block
    