module module_0 (
    input logic [id_1 : id_1] id_2,
    input id_3,
    output logic id_4,
    input logic [(  id_2  ) : id_3] id_5
);
  logic [id_2 : id_4] id_6 (
      .id_3(id_5[id_4 : 1'b0]),
      .id_5(id_4),
      .id_5(id_1),
      .id_2(id_7)
  );
endmodule
