Timing Violation Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Thu Mar 12 20:01:42 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.551
  Slack (ns):              1.345
  Arrival (ns):           11.527
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/wr_ack[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.494
  Slack (ns):              1.407
  Arrival (ns):           11.465
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_select_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.470
  Slack (ns):              1.426
  Arrival (ns):           11.446
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.439
  Slack (ns):              1.446
  Arrival (ns):           11.426
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[47]:D
  Delay (ns):              7.432
  Slack (ns):              1.455
  Arrival (ns):           10.692
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 6
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              7.432
  Slack (ns):              1.456
  Arrival (ns):           10.692
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 7
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[48]:D
  Delay (ns):              7.433
  Slack (ns):              1.462
  Arrival (ns):           10.693
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_select_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.434
  Slack (ns):              1.463
  Arrival (ns):           11.409
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[47]:D
  Delay (ns):              7.397
  Slack (ns):              1.469
  Arrival (ns):           10.678
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              7.397
  Slack (ns):              1.470
  Arrival (ns):           10.678
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/rw_queued_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.409
  Slack (ns):              1.472
  Arrival (ns):           11.400
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[48]:D
  Delay (ns):              7.398
  Slack (ns):              1.476
  Arrival (ns):           10.679
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.405
  Slack (ns):              1.477
  Arrival (ns):           11.395
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 14
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[48]:D
  Delay (ns):              7.416
  Slack (ns):              1.479
  Arrival (ns):           10.676
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 15
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.411
  Slack (ns):              1.480
  Arrival (ns):           10.671
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/wr_ack_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.420
  Slack (ns):              1.481
  Arrival (ns):           11.391
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.420
  Slack (ns):              1.481
  Arrival (ns):           11.391
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 18
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[50]:D
  Delay (ns):              7.406
  Slack (ns):              1.488
  Arrival (ns):           10.666
  Required (ns):          12.154
  Operating Conditions: slow_lv_lt

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[50]:D
  Delay (ns):              7.406
  Slack (ns):              1.489
  Arrival (ns):           10.666
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 20
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[48]:D
  Delay (ns):              7.381
  Slack (ns):              1.493
  Arrival (ns):           10.662
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 21
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.376
  Slack (ns):              1.494
  Arrival (ns):           10.657
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.395
  Slack (ns):              1.496
  Arrival (ns):           10.655
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[49]:D
  Delay (ns):              7.395
  Slack (ns):              1.500
  Arrival (ns):           10.655
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[49]:D
  Delay (ns):              7.394
  Slack (ns):              1.501
  Arrival (ns):           10.654
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/rw_queued_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.380
  Slack (ns):              1.501
  Arrival (ns):           11.371
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[50]:D
  Delay (ns):              7.371
  Slack (ns):              1.502
  Arrival (ns):           10.652
  Required (ns):          12.154
  Operating Conditions: slow_lv_lt

Path 27
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[50]:D
  Delay (ns):              7.371
  Slack (ns):              1.503
  Arrival (ns):           10.652
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[53]:D
  Delay (ns):              7.394
  Slack (ns):              1.505
  Arrival (ns):           10.654
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 29
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[47]:D
  Delay (ns):              7.358
  Slack (ns):              1.508
  Arrival (ns):           10.639
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 30
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              7.358
  Slack (ns):              1.509
  Arrival (ns):           10.639
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.360
  Slack (ns):              1.510
  Arrival (ns):           10.641
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[49]:D
  Delay (ns):              7.360
  Slack (ns):              1.514
  Arrival (ns):           10.641
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[48]:D
  Delay (ns):              7.359
  Slack (ns):              1.515
  Arrival (ns):           10.640
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 34
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[49]:D
  Delay (ns):              7.359
  Slack (ns):              1.515
  Arrival (ns):           10.640
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.379
  Slack (ns):              1.516
  Arrival (ns):           10.639
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              7.379
  Slack (ns):              1.516
  Arrival (ns):           10.639
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[53]:D
  Delay (ns):              7.359
  Slack (ns):              1.519
  Arrival (ns):           10.640
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 38
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.388
  Slack (ns):              1.519
  Arrival (ns):           10.648
  Required (ns):          12.167
  Operating Conditions: slow_lv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/qm_load_sel[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.368
  Slack (ns):              1.519
  Arrival (ns):           11.353
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/wr_ack_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.381
  Slack (ns):              1.520
  Arrival (ns):           11.352
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 41
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[53]:D
  Delay (ns):              7.377
  Slack (ns):              1.522
  Arrival (ns):           10.637
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 42
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              7.344
  Slack (ns):              1.530
  Arrival (ns):           10.625
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.344
  Slack (ns):              1.530
  Arrival (ns):           10.625
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 44
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[48]:D
  Delay (ns):              7.342
  Slack (ns):              1.532
  Arrival (ns):           10.623
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 45
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.337
  Slack (ns):              1.533
  Arrival (ns):           10.618
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.353
  Slack (ns):              1.533
  Arrival (ns):           10.634
  Required (ns):          12.167
  Operating Conditions: slow_lv_lt

Path 47
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[58]:D
  Delay (ns):              7.372
  Slack (ns):              1.535
  Arrival (ns):           10.632
  Required (ns):          12.167
  Operating Conditions: slow_lv_lt

Path 48
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[53]:D
  Delay (ns):              7.342
  Slack (ns):              1.536
  Arrival (ns):           10.623
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 49
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[47]:D
  Delay (ns):              7.330
  Slack (ns):              1.536
  Arrival (ns):           10.611
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 50
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[47]:D
  Delay (ns):              7.331
  Slack (ns):              1.536
  Arrival (ns):           10.611
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              7.330
  Slack (ns):              1.537
  Arrival (ns):           10.611
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              7.331
  Slack (ns):              1.537
  Arrival (ns):           10.611
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 53
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[47]:D
  Delay (ns):              7.347
  Slack (ns):              1.540
  Arrival (ns):           10.607
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[47]:D
  Delay (ns):              7.326
  Slack (ns):              1.540
  Arrival (ns):           10.607
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 55
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              7.347
  Slack (ns):              1.541
  Arrival (ns):           10.607
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 56
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[50]:D
  Delay (ns):              7.332
  Slack (ns):              1.541
  Arrival (ns):           10.613
  Required (ns):          12.154
  Operating Conditions: slow_lv_lt

Path 57
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              7.326
  Slack (ns):              1.541
  Arrival (ns):           10.607
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 58
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[50]:D
  Delay (ns):              7.332
  Slack (ns):              1.542
  Arrival (ns):           10.613
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 59
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[48]:D
  Delay (ns):              7.331
  Slack (ns):              1.543
  Arrival (ns):           10.612
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[48]:D
  Delay (ns):              7.332
  Slack (ns):              1.543
  Arrival (ns):           10.612
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[47]:D
  Delay (ns):              7.341
  Slack (ns):              1.546
  Arrival (ns):           10.601
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 62
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[48]:D
  Delay (ns):              7.348
  Slack (ns):              1.547
  Arrival (ns):           10.608
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[48]:D
  Delay (ns):              7.327
  Slack (ns):              1.547
  Arrival (ns):           10.608
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 64
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[58]:D
  Delay (ns):              7.337
  Slack (ns):              1.549
  Arrival (ns):           10.618
  Required (ns):          12.167
  Operating Conditions: slow_lv_lt

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.321
  Slack (ns):              1.549
  Arrival (ns):           10.602
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[56]:D
  Delay (ns):              7.358
  Slack (ns):              1.549
  Arrival (ns):           10.618
  Required (ns):          12.167
  Operating Conditions: slow_lv_lt

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[56]:D
  Delay (ns):              7.357
  Slack (ns):              1.550
  Arrival (ns):           10.617
  Required (ns):          12.167
  Operating Conditions: slow_lv_lt

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[49]:D
  Delay (ns):              7.321
  Slack (ns):              1.553
  Arrival (ns):           10.602
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 69
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[49]:D
  Delay (ns):              7.320
  Slack (ns):              1.554
  Arrival (ns):           10.601
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[54]:D
  Delay (ns):              7.344
  Slack (ns):              1.555
  Arrival (ns):           10.604
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 71
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              7.344
  Slack (ns):              1.555
  Arrival (ns):           10.604
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 72
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[48]:D
  Delay (ns):              7.340
  Slack (ns):              1.555
  Arrival (ns):           10.600
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[55]:D
  Delay (ns):              7.351
  Slack (ns):              1.555
  Arrival (ns):           10.611
  Required (ns):          12.166
  Operating Conditions: slow_lv_lt

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[55]:D
  Delay (ns):              7.350
  Slack (ns):              1.556
  Arrival (ns):           10.610
  Required (ns):          12.166
  Operating Conditions: slow_lv_lt

Path 75
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[53]:D
  Delay (ns):              7.320
  Slack (ns):              1.558
  Arrival (ns):           10.601
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 76
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[48]:D
  Delay (ns):              7.314
  Slack (ns):              1.560
  Arrival (ns):           10.595
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 77
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[48]:D
  Delay (ns):              7.315
  Slack (ns):              1.560
  Arrival (ns):           10.595
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 78
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[47]:D
  Delay (ns):              7.306
  Slack (ns):              1.560
  Arrival (ns):           10.587
  Required (ns):          12.147
  Operating Conditions: slow_lv_lt

Path 79
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.310
  Slack (ns):              1.561
  Arrival (ns):           10.590
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 80
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.309
  Slack (ns):              1.561
  Arrival (ns):           10.590
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[56]:D
  Delay (ns):              7.323
  Slack (ns):              1.563
  Arrival (ns):           10.604
  Required (ns):          12.167
  Operating Conditions: slow_lv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/qm_load_sel[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.325
  Slack (ns):              1.563
  Arrival (ns):           11.309
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 83
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[56]:D
  Delay (ns):              7.322
  Slack (ns):              1.564
  Arrival (ns):           10.603
  Required (ns):          12.167
  Operating Conditions: slow_lv_lt

Path 84
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[48]:D
  Delay (ns):              7.310
  Slack (ns):              1.564
  Arrival (ns):           10.591
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 85
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[48]:D
  Delay (ns):              7.331
  Slack (ns):              1.564
  Arrival (ns):           10.591
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 86
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.326
  Slack (ns):              1.565
  Arrival (ns):           10.586
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 87
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.305
  Slack (ns):              1.565
  Arrival (ns):           10.586
  Required (ns):          12.151
  Operating Conditions: slow_lv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/wr_ack_tmr2[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_count_tmr3[5]:D
  Delay (ns):              4.333
  Slack (ns):              1.568
  Arrival (ns):           11.304
  Required (ns):          12.872
  Operating Conditions: slow_lv_ht

Path 89
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.324
  Slack (ns):              1.568
  Arrival (ns):           10.584
  Required (ns):          12.152
  Operating Conditions: slow_lv_lt

Path 90
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[48]:D
  Delay (ns):              7.358
  Slack (ns):              1.569
  Arrival (ns):           10.627
  Required (ns):          12.196
  Operating Conditions: slow_lv_lt

Path 91
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[48]:D
  Delay (ns):              7.305
  Slack (ns):              1.569
  Arrival (ns):           10.586
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 92
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              7.309
  Slack (ns):              1.569
  Arrival (ns):           10.590
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 93
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[54]:D
  Delay (ns):              7.309
  Slack (ns):              1.569
  Arrival (ns):           10.590
  Required (ns):          12.159
  Operating Conditions: slow_lv_lt

Path 94
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[55]:D
  Delay (ns):              7.316
  Slack (ns):              1.569
  Arrival (ns):           10.597
  Required (ns):          12.166
  Operating Conditions: slow_lv_lt

Path 95
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              7.305
  Slack (ns):              1.569
  Arrival (ns):           10.586
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.305
  Slack (ns):              1.569
  Arrival (ns):           10.586
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 97
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[50]:D
  Delay (ns):              7.305
  Slack (ns):              1.569
  Arrival (ns):           10.585
  Required (ns):          12.154
  Operating Conditions: slow_lv_lt

Path 98
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[50]:D
  Delay (ns):              7.304
  Slack (ns):              1.569
  Arrival (ns):           10.585
  Required (ns):          12.154
  Operating Conditions: slow_lv_lt

Path 99
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[50]:D
  Delay (ns):              7.304
  Slack (ns):              1.570
  Arrival (ns):           10.585
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

Path 100
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[50]:D
  Delay (ns):              7.305
  Slack (ns):              1.570
  Arrival (ns):           10.585
  Required (ns):          12.155
  Operating Conditions: slow_lv_lt

