#PART	DEC-11-HR2B-D
#TITLE	KA11 Processor Manual
1	Chapter 1	Block Diagrams
2	1.1	Basic Block Diagram
3	1.1.1	Data Sections
3	1.1.2	Control Section
3	1.1.3	The Unibus
3	1.1.4	Summary Description
2	1.2	Bit-Slice Block Diagram
3	1.2.1	Control Signals
3	1.2.2	Structure of the Data Flow
4	1.2.2.1	Latches
4	1.2.2.2	Adders
4	1.2.2.3	Output Gating
3	1.2.3	Registers and Bus Interface
4	1.2.3.1	Registers
4	1.2.3.2	Bus Interface
2	1.3	Module Block Diagram
3	1.3.1	Module Distribution
3	1.3.2	Processor Structure
3	1.3.3	Control Section
4	1.3.3.1	Machine State Storage
4	1.3.3.2	Machine State Selection
4	1.3.3.3	Control Signal Generation
1	Chapter 2	The Instruction Set
2	2.1	Purpose
2	2.2	Scope
2	2.3	ISP Notation
2	2.4	PDP-11 Data Structure
2	2.5	Address Modes
2	2.6	Instruction Execution Process
1	Chapter 3	Machine State Flow Charts
2	3.1	Purpose of the Flow Charts
2	3.2	KA11 Flow Chart System
3	3.2.1	Signal Names
3	3.2.2	Symbols
4	3.2.2.1	System Clock (SCLK)
4	3.2.2.2	Major State Entry and Exit
4	3.2.2.3	Major Operation
4	3.2.2.4	Delays
4	3.2.2.5	Time States
4	3.2.2.6	Signal Block
4	3.2.2.7	Parallel Operation Connector
4	3.2.2.8	Arrows
4	3.2.2.9	Page Interconnection
4	3.2.2.10	Pulse
3	3.2.3	Signal Statements
3	3.2.4	Comments
3	3.2.5	Time State Sequence
4	3.2.5.1	Time State Sequence -- Without Bus Operation
4	3.2.5.1	Time State Sequence -- With Bus Operation
3	3.2.6	Composite Layout
2	3.3	Information in the Flow Charts
3	3.3.1	Current Machine State
3	3.3.2	Input Information
3	3.3.3	Next Machine State
3	3.3.4	Output Signals
2	3.4	A Note on Processor Description
2	3.5	Processor Timing
2	3.6	Major State Flow
3	3.6.1	Fetch
3	3.6.2	Source and Destination
3	3.6.3	Execute
3	3.6.4	Service
2	3.7	Unibus Operations
3	3.7.1	Processor Control of Data Transfers
3	3.7.2	BSR1
3	3.7.3	BSR3
3	3.7.4	BSR7
3	3.7.5	BSR15 and 14
3	3.7.6	BSR0 for Output Transfers
3	3.7.7	BSR12
3	3.7.8	BSR8
2	3.8	Fetch Major State
2	3.9	Operand Access Major States
3	3.9.1	Address Modes
4	3.9.1.1	Address Mode 1
4	3.9.1.2	Address Mode 2
4	3.9.1.3	Address Mode 3
4	3.9.1.4	Address Mode 4
4	3.9.1.5	Address Mode 5
4	3.9.1.6	Address Mode 6
4	3.9.1.7	Address Mode 7
3	3.9.2	Disposition of the Operand
3	3.9.3	Entries to and Exits from Source and Destination
2	3.10	Execute Major State
3	3.10.1	Data Manipulation Instructions
4	3.10.1.1	Entries into Execute
4	3.10.1.2	The Extra ISR States
4	3.10.1.3	Disposition of the Result
3	3.10.2	JSR Instructions
3	3.10.3	Branch Instructions
3	3.10.4	RTS Instruction
3	3.10.5	RTI Instruction
2	3.11	Service Major State
3	3.11.1	Condition Code Clocking in ISR2
3	3.11.2	Priorities for Service in ISR0
3	3.11.3	Wait Service
3	3.11.4	Request Service
3	3.11.5	Interrupt Recognition
3	3.11.6	Trap and Interrupt Service
4	3.11.6.1	ISR1
4	3.11.6.2	ISR3
4	3.11.6.3	ISR7
4	3.11.6.4	ISR15 and ISR14
4	3.11.6.5	ISR12 and ISR8
4	3.11.6.6	Exits from the Service Sequence
2	3.12	Operations Done When the Halt Flag is Set
1	Chapter 4	KA11 Processor Logic Description
2	4.1	Introduction
2	4.2	Print Organization
2	4.3	Logic Usage
2	4.4	Logic Discussions
2	4.5	Timing & States
2	4.6	State CNTL
2	4.7	Priority, M824
3	4.7.1	Priority
3	4.7.2	Power Fail
3	4.7.3	Bus Receivers and Drivers
2	4.8	Register CNTL, M821
2	4.9	Register, M225
2	4.10	Data Path CNTL
3	4.10.1	Register Data Transfer
3	4.10.2	Unibus Data Transfer
2	4.11	Data Paths, M224
3	4.11.1	General
3	4.11.2	Input Gating and Latches
3	4.11.3	Adder
3	4.11.4	Rotate/Shift Gating
2	4.12	Data Paths 1
2	4.13	Data Paths, M224
3	4.13.1	General
3	4.13.2	Input Gating and Latches
3	4.13.3	Adder
3	4.13.4	Rotate/Shift Gating
2	4.14	Data Paths 2
2	4.15	Bus Interface & IR
2	4.16	IR Decode
2	4.17	Codes Data, M823
3	4.17.1	General
3	4.17.2	Output Signals
2	4.18	Flag CNTL, M822
2	4.19	Bus & Console CNTL
2	4.20	PWR FAIL & CNTL, M825
3	4.20.1	Power Fail
3	4.20.2	General Control Gating
1	Chapter 5	Maintenance
2	5.1	Scope
2	5.2	Test Equipment and Tools
2	5.3	Installation of ECOs
2	5.4	Module Identification and Layout
2	5.5	Module Component Identification
2	5.6	Unibus Connections
2	5.7	Multiple Box Systems
2	5.8	Power Control
2	5.9	Processor Clock Adjustment
2	5.10	Removal/Installation
2	5.11	Maintenance Tips
3	5.11.1	Diagnostic Programs
3	5.11.2	KM11 Maintenance Set
3	5.11.3	Observation of Service Major State Operation
1	Appendix A	Processor Signals

	