// Seed: 4241327022
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    output wire id_3,
    input tri1 id_4,
    input wor id_5,
    input tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input supply0 id_12,
    input uwire id_13,
    input supply0 id_14
);
  logic [-1 : 1] id_16;
  assign module_1._id_15 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd27
) (
    inout wire id_0,
    output uwire id_1,
    output wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    input tri id_14,
    input supply1 _id_15,
    output supply1 id_16,
    output supply1 id_17,
    input wor id_18
);
  logic [-1 : -1] id_20;
  ;
  logic [-1 : id_15] id_21 = 1 < -1'b0;
  logic id_22 = 1'h0;
  logic [1 : -1 'b0] id_23;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_8,
      id_4,
      id_14,
      id_11,
      id_0,
      id_4,
      id_18,
      id_11,
      id_0,
      id_8,
      id_10,
      id_5,
      id_8
  );
endmodule
