,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/user_project,user_project,user_project,flow_completed,5h2m0s,-1,71530.54154775557,1.954409920225,17882.63538693889,25.54,2381.73,34950,0,0,0,0,0,0,-1,-1,-1,-1,-1,5577847,696845,-147.13,-247.98,-1,0.0,-1,-3928.02,-6781.95,-1,0.0,-1,2787120903.0,3.45,61.36,59.82,20.75,6.72,-1,97840,519032,47551,468469,0,0,0,51497,0,0,0,0,0,0,0,4,2423,5529,32,1112,27063,0,28175,25.0,40,39,AREA 0,5,25,1.2,153.6,153.18,0.27,0.0,sky130_fd_sc_hd,4,4
