
---------- Begin Simulation Statistics ----------
final_tick                               882402009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739512                       # Number of bytes of host memory used
host_op_rate                                    98028                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10423.38                       # Real time elapsed on the host
host_tick_rate                               84656025                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018503923                       # Number of instructions simulated
sim_ops                                    1021785545                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.882402                       # Number of seconds simulated
sim_ticks                                882402009000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.883360                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116823442                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134460088                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10780639                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        182140002                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15461626                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15575006                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          113380                       # Number of indirect misses.
system.cpu0.branchPred.lookups              231820076                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662856                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819875                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6841408                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014281                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29615271                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       41310608                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892402897                       # Number of instructions committed
system.cpu0.commit.committedOps             893224989                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1590028318                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.561767                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.348960                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1154748692     72.62%     72.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    270091040     16.99%     89.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     56135241      3.53%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     57257617      3.60%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13738284      0.86%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5389889      0.34%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1100121      0.07%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1952163      0.12%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29615271      1.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1590028318                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340989                       # Number of function calls committed.
system.cpu0.commit.int_insts                863513543                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412415                       # Number of loads committed
system.cpu0.commit.membars                    1641852                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641858      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491116312     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232282     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760762     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893224989                       # Class of committed instruction
system.cpu0.commit.refs                     390993068                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892402897                       # Number of Instructions Simulated
system.cpu0.committedOps                    893224989                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.948299                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.948299                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            205481401                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4160118                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           116175692                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             949791830                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               708467301                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                677002842                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6850357                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5626377                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2445846                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  231820076                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171398787                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    888539177                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3547911                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     962975303                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21579178                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133332                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         700918821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132285068                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553858                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1600247747                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.602621                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               903459953     56.46%     56.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               524924520     32.80%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               104513189      6.53%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                55185055      3.45%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4634427      0.29%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3864562      0.24%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  354365      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643572      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668104      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1600247747                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       42                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      138419590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6883732                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               225293916                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530920                       # Inst execution rate
system.cpu0.iew.exec_refs                   409099741                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112335042                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              171772845                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            298988156                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1165255                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2986009                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           114905287                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          934527917                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            296764699                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6157709                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            923093112                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                585225                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2564098                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6850357                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4147171                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        70055                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16523157                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14457                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9465                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3374705                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18575741                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4324634                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9465                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       729849                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6153883                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                372244374                       # num instructions consuming a value
system.cpu0.iew.wb_count                    915459009                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.893405                       # average fanout of values written-back
system.cpu0.iew.wb_producers                332564845                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.526529                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     915509062                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1124753368                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585472508                       # number of integer regfile writes
system.cpu0.ipc                              0.513268                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.513268                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643344      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            504326342     54.27%     54.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839086      0.84%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639149      0.18%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300888662     32.38%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          112914191     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             929250822                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 98                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           48                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1007977                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001085                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 173273     17.19%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                749057     74.31%     91.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                85645      8.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             928615405                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3459817445                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    915458961                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        975839193                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 931050111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                929250822                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3477806                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       41302924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60176                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1011636                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20769506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1600247747                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580692                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.796096                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          917711077     57.35%     57.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          481598338     30.10%     87.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167550294     10.47%     97.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25874121      1.62%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4801424      0.30%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             829588      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1685527      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             116289      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              81089      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1600247747                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.534462                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10739660                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1791798                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           298988156                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          114905287                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1515                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1738667337                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26137400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              180310635                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159207                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4304634                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               717486032                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8267799                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6295                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1150769715                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             943699874                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          605533439                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                669829521                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12640966                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6850357                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25637548                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                36374224                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1150769670                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        133654                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4622                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10889968                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4607                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2494929521                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1879295674                       # The number of ROB writes
system.cpu0.timesIdled                       25955791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1482                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.425547                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10814823                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12659940                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2831424                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17882734                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            219776                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         314439                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           94663                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20296441                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23814                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819651                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1966904                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298882                       # Number of branches committed
system.cpu1.commit.bw_lim_events               737050                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459639                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29874930                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41842827                       # Number of instructions committed
system.cpu1.commit.committedOps              42662668                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232528318                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183473                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.777389                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212850562     91.54%     91.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9665669      4.16%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4210592      1.81%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3128323      1.35%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1102026      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       197498      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       557334      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79264      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       737050      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232528318                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317362                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40177725                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551642                       # Number of loads committed
system.cpu1.commit.membars                    1639363                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639363      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24986880     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371293     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664991      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42662668                       # Class of committed instruction
system.cpu1.commit.refs                      16036296                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41842827                       # Number of Instructions Simulated
system.cpu1.committedOps                     42662668                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.683670                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.683670                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178029519                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               868443                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9919413                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81321775                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15963848                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39084986                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1967966                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               703414                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2376368                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20296441                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12465565                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220376532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               469421                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      91993271                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5664972                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.085343                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14213656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11034599                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.386818                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237422687                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.400333                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.888509                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181324790     76.37%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32747449     13.79%     90.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14724904      6.20%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4577606      1.93%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1800909      0.76%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1627994      0.69%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  587191      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3550      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28294      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237422687                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         398124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2006842                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13426229                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220576                       # Inst execution rate
system.cpu1.iew.exec_refs                    18203855                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5269921                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155924475                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19969176                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2030165                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1387355                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8222478                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72518368                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12933934                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1540971                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52457455                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                827246                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               736897                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1967966                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2262973                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          217389                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12513                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2249                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2438                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8417534                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3737824                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2249                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       635693                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1371149                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25354653                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51566745                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778040                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19726943                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216830                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51592704                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67527515                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32266212                       # number of integer regfile writes
system.cpu1.ipc                              0.175943                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175943                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639580      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33643732     62.31%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14107293     26.13%     91.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4607668      8.53%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53998426                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     918499                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017010                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 145561     15.85%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                676822     73.69%     89.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96114     10.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53277331                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         346397088                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51566733                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102375150                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66440771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53998426                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6077597                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29855699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            59076                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3617958                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21275439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237422687                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227436                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658217                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202639812     85.35%     85.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22671291      9.55%     94.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7756742      3.27%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2577305      1.09%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1195544      0.50%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             310161      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             179464      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66973      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25395      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237422687                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227055                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12880742                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2307094                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19969176                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8222478                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu1.numCycles                       237820811                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1526975682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162856135                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214111                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3737000                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18277086                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                749598                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10211                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97892513                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77244397                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49335463                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38031634                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11024504                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1967966                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16263071                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22121352                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97892501                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26795                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               836                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9359455                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           826                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304327696                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149973535                       # The number of ROB writes
system.cpu1.timesIdled                          15403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.655300                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10228239                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11039022                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2372436                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15463895                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            234896                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         309607                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           74711                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17868925                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25136                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819645                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1745645                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230819                       # Number of branches committed
system.cpu2.commit.bw_lim_events               589922                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459631                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21495363                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41653712                       # Number of instructions committed
system.cpu2.commit.committedOps              42473560                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232336257                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182811                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772531                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212832659     91.61%     91.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9496636      4.09%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4154523      1.79%     97.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3114382      1.34%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1075312      0.46%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       212356      0.09%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       780941      0.34%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        79526      0.03%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       589922      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232336257                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318073                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39995893                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489677                       # Number of loads committed
system.cpu2.commit.membars                    1639370                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639370      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872591     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309322     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652136      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42473560                       # Class of committed instruction
system.cpu2.commit.refs                      15961470                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41653712                       # Number of Instructions Simulated
system.cpu2.committedOps                     42473560                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.678906                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.678906                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            184697862                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               630495                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9275023                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              71237036                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14015191                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 33186904                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1746620                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               719750                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2395796                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17868925                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11413837                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220624883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               407577                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      80143527                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4746822                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.075541                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13044078                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10463135                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.338805                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         236042373                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.349120                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.826020                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               186567373     79.04%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29303967     12.41%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12712834      5.39%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4242393      1.80%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1667893      0.71%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1067323      0.45%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  449473      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3669      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27448      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           236042373                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         505156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1785578                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12556191                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.215685                       # Inst execution rate
system.cpu2.iew.exec_refs                    18165028                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5242459                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              159878552                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17364598                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1477942                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1497487                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7177098                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63960113                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12922569                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1525440                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             51019666                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                795597                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               783646                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1746620                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2487157                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38217                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          207391                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12283                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2014                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2038                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5874921                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2705305                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2014                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       529530                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1256048                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24929527                       # num instructions consuming a value
system.cpu2.iew.wb_count                     50105472                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.782686                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19512001                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211820                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      50130012                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65295357                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31703260                       # number of integer regfile writes
system.cpu2.ipc                              0.176090                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176090                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639574      3.12%      3.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32230095     61.34%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14093649     26.82%     91.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4581639      8.72%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52545106                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     907498                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017271                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 137418     15.14%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                675784     74.47%     89.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                94294     10.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51813016                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         342097700                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     50105460                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85447648                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  59527804                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52545106                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4432309                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21486552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57643                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1972678                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14443682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    236042373                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.222609                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.652389                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202311592     85.71%     85.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21874737      9.27%     94.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7523328      3.19%     98.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2597352      1.10%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1223706      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             248525      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             172497      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              65862      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              24774      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      236042373                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.222133                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10202946                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1838374                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17364598                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7177098                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu2.numCycles                       236547529                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1528248802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              168106939                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27106382                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5036940                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                16077114                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                598069                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9336                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             86744748                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              68063702                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           43537983                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 32656726                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11228431                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1746620                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17429401                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16431601                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        86744736                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25573                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               832                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10704353                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           823                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   295714244                       # The number of ROB reads
system.cpu2.rob.rob_writes                  131648698                       # The number of ROB writes
system.cpu2.timesIdled                          16870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.925230                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10541903                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10876325                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2142957                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15351068                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            210879                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         254042                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           43163                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17872813                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21886                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819635                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1698493                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10575306                       # Number of branches committed
system.cpu3.commit.bw_lim_events               582154                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459636                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20011829                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42604487                       # Number of instructions committed
system.cpu3.commit.committedOps              43424328                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234580790                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185115                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.773328                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214539895     91.46%     91.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9756034      4.16%     95.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4300269      1.83%     97.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3214648      1.37%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1111253      0.47%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       216890      0.09%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       780411      0.33%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        79236      0.03%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       582154      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234580790                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292184                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40886547                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11837523                       # Number of loads committed
system.cpu3.commit.membars                    1639350                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639350      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25390571     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12657158     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737108      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43424328                       # Class of committed instruction
system.cpu3.commit.refs                      16394278                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42604487                       # Number of Instructions Simulated
system.cpu3.committedOps                     43424328                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.596234                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.596234                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            187896726                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               447371                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9586986                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70720502                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12971578                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33135952                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1699517                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               594330                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2364676                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17872813                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10641098                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    224049168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               377111                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      76991980                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4287962                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.074962                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11875287                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10752782                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.322920                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238068449                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.331461                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.791036                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               189576732     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                29231007     12.28%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12508735      5.25%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3965145      1.67%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1591304      0.67%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  826966      0.35%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  339410      0.14%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3166      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25984      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238068449                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         356228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1742107                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12741958                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.217920                       # Inst execution rate
system.cpu3.iew.exec_refs                    18819500                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5374484                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              162871672                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17139538                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1370103                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1301548                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7108693                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           63426032                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13445016                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1566873                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51957517                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                678546                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               935706                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1699517                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2455357                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        43735                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          225121                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15141                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2103                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1967                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5302015                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2551938                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2103                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       563771                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1178336                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25051969                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50940875                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781909                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19588365                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.213656                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50970771                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66385164                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32206280                       # number of integer regfile writes
system.cpu3.ipc                              0.178692                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178692                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639564      3.06%      3.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32511130     60.74%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14653362     27.38%     91.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4720187      8.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53524390                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     921624                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017219                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 137815     14.95%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                687042     74.55%     89.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96765     10.50%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52806436                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         346102832                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50940863                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83428762                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59317298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53524390                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4108734                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20001703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64005                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1649098                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     13201411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238068449                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224828                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.655777                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203831921     85.62%     85.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22028468      9.25%     94.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7788138      3.27%     98.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2653198      1.11%     99.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1253672      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             250498      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             171250      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              65058      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26246      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238068449                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.224492                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9579584                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1810867                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17139538                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7108693                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       238424677                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1526371930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              171142073                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27615328                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5477119                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14933100                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                818469                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7637                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             86279864                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              67609688                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           42909421                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32743215                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10813387                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1699517                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17523409                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15294093                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        86279852                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27135                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               847                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11419932                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           838                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   297433571                       # The number of ROB reads
system.cpu3.rob.rob_writes                  130363773                       # The number of ROB writes
system.cpu3.timesIdled                          12753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4124884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8187461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       345784                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62247                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55704930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3646047                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111674178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3708294                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1240928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2994216                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1068249                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1005                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            582                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2882375                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2882329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1240928                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12310717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12310717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    455518272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               455518272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1494                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4124995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4124995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4124995                       # Request fanout histogram
system.membus.respLayer1.occupancy        22256074250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21395594255                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6061733928.571428                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   34108457744.432018                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 271266131500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118623534000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 763778475000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11380071                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11380071                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11380071                       # number of overall hits
system.cpu2.icache.overall_hits::total       11380071                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        33766                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         33766                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        33766                       # number of overall misses
system.cpu2.icache.overall_misses::total        33766                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    857180500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    857180500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    857180500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    857180500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11413837                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11413837                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11413837                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11413837                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002958                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002958                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002958                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002958                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 25385.905941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 25385.905941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 25385.905941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 25385.905941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          489                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.857143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25651                       # number of writebacks
system.cpu2.icache.writebacks::total            25651                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8083                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8083                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8083                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8083                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25683                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25683                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25683                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25683                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    613639000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    613639000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    613639000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    613639000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002250                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002250                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002250                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002250                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23892.808473                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23892.808473                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23892.808473                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23892.808473                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25651                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11380071                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11380071                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        33766                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        33766                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    857180500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    857180500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11413837                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11413837                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002958                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002958                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 25385.905941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 25385.905941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8083                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8083                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25683                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25683                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    613639000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    613639000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002250                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002250                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23892.808473                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23892.808473                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987232                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11272851                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25651                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           439.470235                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349847000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987232                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999601                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999601                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22853357                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22853357                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13668840                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13668840                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13668840                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13668840                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2511743                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2511743                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2511743                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2511743                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 340797948940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 340797948940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 340797948940                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 340797948940                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16180583                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16180583                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16180583                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16180583                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155232                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155232                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155232                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155232                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135681.854768                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135681.854768                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135681.854768                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135681.854768                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2453596                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       378428                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36977                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4606                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.354653                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.159792                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       987642                       # number of writebacks
system.cpu2.dcache.writebacks::total           987642                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1931795                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1931795                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1931795                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1931795                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579948                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579948                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70666007044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70666007044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70666007044                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70666007044                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035842                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035842                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035842                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035842                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121848.867561                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121848.867561                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121848.867561                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121848.867561                       # average overall mshr miss latency
system.cpu2.dcache.replacements                987642                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11068606                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11068606                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1460241                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1460241                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 155144527500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 155144527500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12528847                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12528847                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116550                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116550                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106245.837160                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106245.837160                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1179420                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1179420                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280821                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280821                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31266010500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31266010500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111337.864690                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111337.864690                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2600234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2600234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1051502                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1051502                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 185653421440                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 185653421440                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.287946                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.287946                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 176560.217137                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 176560.217137                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       752375                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       752375                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299127                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299127                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39399996544                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39399996544                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081914                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081914                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 131716.617169                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 131716.617169                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          356                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          356                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          178                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4979500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4979500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27974.719101                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27974.719101                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          109                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           69                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       324500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       324500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.129213                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.129213                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4702.898551                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4702.898551                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       932500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       932500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5421.511628                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5421.511628                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       790500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       790500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.456000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.456000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4622.807018                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4622.807018                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       403500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       403500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       374500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       374500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400257                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400257                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44874617000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44874617000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819645                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819645                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511670                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511670                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107000.240827                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107000.240827                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419388                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419388                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44455229000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44455229000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511670                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511670                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106000.240827                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106000.240827                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.354568                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15068118                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           999145                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.081012                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349858500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.354568                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.886080                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.886080                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35001446                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35001446                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6356941508.333333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34936725205.346870                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 271266344500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119569028000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 762832981000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10616049                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10616049                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10616049                       # number of overall hits
system.cpu3.icache.overall_hits::total       10616049                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25049                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25049                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25049                       # number of overall misses
system.cpu3.icache.overall_misses::total        25049                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    588405500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    588405500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    588405500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    588405500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10641098                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10641098                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10641098                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10641098                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002354                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002354                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002354                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002354                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23490.179249                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23490.179249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23490.179249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23490.179249                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          127                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    20.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          127                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19449                       # number of writebacks
system.cpu3.icache.writebacks::total            19449                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5568                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5568                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5568                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5568                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        19481                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19481                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        19481                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19481                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    443558000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    443558000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    443558000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    443558000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001831                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001831                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001831                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001831                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22768.749038                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22768.749038                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22768.749038                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22768.749038                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19449                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10616049                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10616049                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25049                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25049                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    588405500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    588405500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10641098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10641098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002354                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002354                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23490.179249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23490.179249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5568                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5568                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        19481                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19481                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    443558000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    443558000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22768.749038                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22768.749038                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987015                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10597450                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19449                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           544.884056                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        356764000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987015                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21301677                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21301677                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14136926                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14136926                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14136926                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14136926                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2590911                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2590911                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2590911                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2590911                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 338767194945                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 338767194945                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 338767194945                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 338767194945                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16727837                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16727837                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16727837                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16727837                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.154886                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.154886                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.154886                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.154886                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130752.154337                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130752.154337                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130752.154337                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130752.154337                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2581521                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       563319                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            40062                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6576                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.438146                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.662865                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998822                       # number of writebacks
system.cpu3.dcache.writebacks::total           998822                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2003242                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2003242                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2003242                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2003242                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587669                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587669                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70464937617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70464937617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70464937617                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70464937617                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035131                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035131                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035131                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035131                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119905.827289                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119905.827289                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119905.827289                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119905.827289                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998822                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11464831                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11464831                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1526323                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1526323                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 159019660500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 159019660500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12991154                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12991154                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117489                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117489                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104184.802627                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104184.802627                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1242191                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1242191                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       284132                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       284132                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31142809000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31142809000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021871                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021871                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109606.834148                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109606.834148                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2672095                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2672095                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1064588                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1064588                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 179747534445                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 179747534445                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284902                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284902                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 168842.345062                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 168842.345062                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       761051                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       761051                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303537                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303537                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39322128617                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39322128617                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081232                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081232                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129546.409884                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129546.409884                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5660500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5660500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.373898                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.373898                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26700.471698                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26700.471698                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           81                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5913.580247                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5913.580247                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       953000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       953000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.420103                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.420103                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5846.625767                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5846.625767                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       816000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       816000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.407216                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.407216                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5164.556962                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5164.556962                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       333500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       333500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       312500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       312500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396719                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396719                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422916                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422916                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45071638000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45071638000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819635                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819635                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515981                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515981                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106573.499229                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106573.499229                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422916                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422916                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44648722000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44648722000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515981                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515981                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105573.499229                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105573.499229                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.134131                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15544528                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010357                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.385184                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        356775500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.134131                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.879192                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.879192                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36107240                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36107240                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1089058833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3171198302.273680                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11110147500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   869333303000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13068706000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142647731                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142647731                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142647731                       # number of overall hits
system.cpu0.icache.overall_hits::total      142647731                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28751056                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28751056                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28751056                       # number of overall misses
system.cpu0.icache.overall_misses::total     28751056                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 374049961996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 374049961996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 374049961996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 374049961996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171398787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171398787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171398787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171398787                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167744                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167744                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167744                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167744                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13009.955599                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13009.955599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13009.955599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13009.955599                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3246                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.371429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          169                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27159377                       # number of writebacks
system.cpu0.icache.writebacks::total         27159377                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1591642                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1591642                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1591642                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1591642                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27159414                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27159414                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27159414                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27159414                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 332248980499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 332248980499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 332248980499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 332248980499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158457                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158457                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158457                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158457                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12233.289735                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12233.289735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12233.289735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12233.289735                       # average overall mshr miss latency
system.cpu0.icache.replacements              27159377                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142647731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142647731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28751056                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28751056                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 374049961996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 374049961996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171398787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171398787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167744                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167744                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13009.955599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13009.955599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1591642                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1591642                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27159414                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27159414                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 332248980499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 332248980499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158457                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158457                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12233.289735                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12233.289735                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.988681                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169806903                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27159381                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.252238                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.988681                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999646                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999646                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        369956987                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       369956987                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    343416372                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       343416372                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    343416372                       # number of overall hits
system.cpu0.dcache.overall_hits::total      343416372                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42918610                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42918610                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42918610                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42918610                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 974510308399                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 974510308399                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 974510308399                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 974510308399                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    386334982                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    386334982                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    386334982                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    386334982                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.111092                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.111092                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.111092                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.111092                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22706.008149                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22706.008149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22706.008149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22706.008149                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4086712                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       201232                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            71665                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2345                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.025215                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.813220                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25610587                       # number of writebacks
system.cpu0.dcache.writebacks::total         25610587                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17716247                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17716247                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17716247                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17716247                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25202363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25202363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25202363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25202363                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 424174495461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 424174495461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 424174495461                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 424174495461                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065234                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065234                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065234                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065234                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16830.743032                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16830.743032                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16830.743032                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16830.743032                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25610587                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    248104057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      248104057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28473102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28473102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 574044025000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 574044025000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    276577159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    276577159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102948                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102948                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20160.923281                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20160.923281                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7599466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7599466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20873636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20873636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 324843774000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 324843774000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15562.395263                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15562.395263                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95312315                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95312315                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14445508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14445508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 400466283399                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 400466283399                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757823                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757823                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.131613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.131613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27722.547618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27722.547618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10116781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10116781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4328727                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4328727                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  99330721461                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  99330721461                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039439                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039439                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 22946.866703                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22946.866703                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1305                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1305                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11240500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11240500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.425914                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.425914                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8613.409962                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8613.409962                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1260                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1260                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           45                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014687                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014687                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        34600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        34600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2667                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2667                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          283                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          283                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2187000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2187000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2950                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2950                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095932                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095932                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7727.915194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7727.915194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1916000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1916000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.093220                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.093220                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6967.272727                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6967.272727                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401915                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401915                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417960                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417960                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45259291000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45259291000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509785                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509785                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108286.178103                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108286.178103                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417960                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417960                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44841331000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44841331000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509785                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509785                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107286.178103                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107286.178103                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951838                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          369442714                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25620037                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.420069                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951838                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998495                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998495                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        799941811                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       799941811                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27119757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24320109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               64687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               22252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               62826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               17089                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               62206                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51688504                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27119757                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24320109                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19578                       # number of overall hits
system.l2.overall_hits::.cpu1.data              64687                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              22252                       # number of overall hits
system.l2.overall_hits::.cpu2.data              62826                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              17089                       # number of overall hits
system.l2.overall_hits::.cpu3.data              62206                       # number of overall hits
system.l2.overall_hits::total                51688504                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1290352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2592                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3431                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            924942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936326                       # number of demand (read+write) misses
system.l2.demand_misses::total                4126153                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39652                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1290352                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2592                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926466                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3431                       # number of overall misses
system.l2.overall_misses::.cpu2.data           924942                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2392                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936326                       # number of overall misses
system.l2.overall_misses::total               4126153                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3450881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142970484000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    240887500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112529446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    320551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 112497783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    221080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112509969500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     484741082500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3450881000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142970484000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    240887500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112529446500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    320551000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 112497783000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    221080000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112509969500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    484741082500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27159409                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25610461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          991153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           19481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55814657                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27159409                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25610461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         991153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          19481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55814657                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001460                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.050384                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.116915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.934736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.133590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.936396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.122786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.937703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073926                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001460                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.050384                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.116915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.934736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.133590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.936396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.122786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.937703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073926                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87029.178856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110799.598869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92934.992284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121460.956473                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93427.863597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121626.851197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92424.749164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120161.107883                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117480.152214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87029.178856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110799.598869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92934.992284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121460.956473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93427.863597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121626.851197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92424.749164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120161.107883                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117480.152214                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2994217                       # number of writebacks
system.l2.writebacks::total                   2994217                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            370                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            342                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            515                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            476                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2895                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           370                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           342                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           515                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           344                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           476                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2895                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1289982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       925951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4123258                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1289982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       925951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4123258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3051368001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 130043645501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    192127000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103230490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    265343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 103217322500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    179224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103116599500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 443296120502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3051368001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 130043645501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    192127000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103230490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    265343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 103217322500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    179224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103116599500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 443296120502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.101488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.934216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.120196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.935900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.107900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.937226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073874                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.101488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.934216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.120196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.935900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.107900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.937226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073874                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77085.893315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100810.434177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85389.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111485.910702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85954.972465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111652.441122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85263.796384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110184.965005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107511.128458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77085.893315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100810.434177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85389.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111485.910702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85954.972465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111652.441122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85263.796384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110184.965005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107511.128458                       # average overall mshr miss latency
system.l2.replacements                        7768652                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7203099                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7203099                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7203099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7203099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48421753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48421753                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48421753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48421753                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  124                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1661000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1661000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              224                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.890000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.060606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.138889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.072727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.446429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18662.921348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1788500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       100000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        83500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2012500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.060606                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.138889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.072727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.446429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20095.505618                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20125                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.281690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.107143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.476190                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.265306                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       404500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       197500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       783000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.281690                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.107143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.476190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.265306                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20225                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20076.923077                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3910368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25365                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3985834                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         826955                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         683053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2882329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94433435500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82188303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82233863500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82350050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341205652000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4737323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6868163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.174562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.964843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.964713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.419665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114194.164737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120324.927934                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120473.290702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119394.445081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118378.454368                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       826955                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       683053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2882329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86163885001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75357773000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75407963500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75452740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 312382361501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.174562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.964843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.964713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.419665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104194.164133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110324.927934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110473.290702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109394.445081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108378.454195                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27119757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         22252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         17089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27178676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3450881000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    240887500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    320551000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    221080000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4233399500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27159409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        19481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27226743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.116915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.133590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.122786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87029.178856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92934.992284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93427.863597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92424.749164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88072.887844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          342                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          344                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          290                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1044                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47023                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3051368001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    192127000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    265343000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    179224500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3688062501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.101488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.120196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.107900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77085.893315                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85389.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85954.972465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85263.796384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78431.033771                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20409741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        39322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        37954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        36977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20523994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       463397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1195757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48537048500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30341143500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30263919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30159919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139302031000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20873138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       280306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21719751                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.860923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.864598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.869603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104741.827202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124648.821139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124875.880950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122305.478619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116496.939596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          370                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          515                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          490                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          476                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1851                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       463027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       242898                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       241862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1193906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43879760500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27872717500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27809359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27663859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127225696500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.859101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.862850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.867924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94767.174484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114750.708116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114980.273875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112400.340892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106562.574022                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             105                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           112                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.810811                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       584000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       510500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       493000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       488500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2076000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.810811                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19466.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20420                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19720                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19540                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19771.428571                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999901                       # Cycle average of tags in use
system.l2.tags.total_refs                   111436708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7768659                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.344394                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.063371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.093053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.918908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.207012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.043818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.195561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.029437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.417456                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.454115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.110829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.373733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1790808611                       # Number of tag accesses
system.l2.tags.data_accesses               1790808611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2533312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      82558848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59260864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        197568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59164928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        134528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59894400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          263888448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2533312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       144000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       197568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3009408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191629824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191629824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1289982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         925951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4123257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2994216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2994216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2870927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         93561491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           163191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67158578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           223898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67049856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           152457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         67876545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             299056944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2870927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       163191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       223898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       152457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3410473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217168390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217168390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217168390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2870927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        93561491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          163191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67158578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          223898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67049856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          152457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        67876545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            516225334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2984304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1272482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003495862750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184829                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184829                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8699816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2809785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4123257                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2994216                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4123257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2994216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32351                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9912                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            219066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            254992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            250971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            260310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            278423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            286842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           263638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           257437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            188888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            188874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           209840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168215                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194564910000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20454530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            271269397500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47560.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66310.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1377791                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597899                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4123257                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2994216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1179221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1102726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  850148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  458942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  125766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 118165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 174301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 200988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 207704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 203038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 188631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 193539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4099491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.455422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.806784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.555109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3107327     75.80%     75.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       726479     17.72%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       101339      2.47%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42176      1.03%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22577      0.55%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14130      0.34%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10691      0.26%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8799      0.21%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65973      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4099491                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.133426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.263757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184828    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184829                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.577666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172630     93.40%     93.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              730      0.39%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8932      4.83%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1941      1.05%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              445      0.24%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              101      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184829                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              261817984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2070464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190994240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               263888448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191629824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       296.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       216.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    299.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  882401985500                       # Total gap between requests
system.mem_ctrls.avgGap                     123976.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2533312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     81438848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       144000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58987008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       197568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58876288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       134528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59506432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190994240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2870927.280493079685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 92292228.677371472120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 163190.924920027028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66848224.956840507686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 223897.948990277073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66722749.267901994288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 152456.588525287458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67436872.755352035165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 216448101.944427907467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1289982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       925951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2994216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1404426250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76439612500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     97303250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64519128250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    135091750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64566046750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     90701500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64017087250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21227109784000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35480.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59256.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43245.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69678.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43761.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69842.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43150.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68405.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7089371.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14542851960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7729690155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13951017360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7648484940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69655921920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     177582139980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     189299517120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       480409623435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.433964                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 489891342500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29465280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 363045386500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14727585180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7827878190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15258051480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7929482760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69655921920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     311691984510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      76364911200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       503455815240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.551529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 195115591000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29465280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 657821138000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6009049196.850393                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33977606131.014622                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 271266090000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119252761000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 763149248000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12438774                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12438774                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12438774                       # number of overall hits
system.cpu1.icache.overall_hits::total       12438774                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26791                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26791                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26791                       # number of overall misses
system.cpu1.icache.overall_misses::total        26791                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    620797000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    620797000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    620797000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    620797000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12465565                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12465565                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12465565                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12465565                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002149                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002149                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002149                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002149                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23171.848755                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23171.848755                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23171.848755                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23171.848755                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22138                       # number of writebacks
system.cpu1.icache.writebacks::total            22138                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4621                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4621                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4621                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4621                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22170                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22170                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22170                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22170                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    497723500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    497723500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    497723500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    497723500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001778                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001778                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001778                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001778                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22450.315742                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22450.315742                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22450.315742                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22450.315742                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22138                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12438774                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12438774                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26791                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26791                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    620797000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    620797000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12465565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12465565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23171.848755                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23171.848755                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4621                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4621                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22170                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22170                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    497723500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    497723500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001778                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001778                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22450.315742                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22450.315742                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987474                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12366628                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22138                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           558.615412                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342433000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987474                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999609                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24953300                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24953300                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13682712                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13682712                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13682712                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13682712                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2515814                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2515814                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2515814                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2515814                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 339343935984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 339343935984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 339343935984                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 339343935984                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16198526                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16198526                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16198526                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16198526                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155311                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155311                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155311                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155311                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 134884.349950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 134884.349950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 134884.349950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 134884.349950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2519934                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       279497                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39508                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3274                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.782879                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.368662                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990699                       # number of writebacks
system.cpu1.dcache.writebacks::total           990699                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1932166                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1932166                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1932166                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1932166                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583648                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583648                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583648                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583648                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70553602909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70553602909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70553602909                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70553602909                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036031                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120883.825369                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120883.825369                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120883.825369                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120883.825369                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990699                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11074828                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11074828                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1459103                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1459103                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 156908954500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 156908954500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12533931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12533931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116412                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116412                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107537.956196                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107537.956196                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1175833                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1175833                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283270                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283270                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31364877500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31364877500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110724.317789                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110724.317789                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2607884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2607884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1056711                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1056711                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 182434981484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 182434981484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.288357                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.288357                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 172644.158605                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 172644.158605                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       756333                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       756333                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300378                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300378                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39188725409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39188725409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081968                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081968                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130464.699176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130464.699176                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          186                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5565500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5565500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.352941                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.352941                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29922.043011                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29922.043011                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           69                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       587000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       587000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.130930                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.130930                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8507.246377                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8507.246377                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       961000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       961000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.439678                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.439678                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5859.756098                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5859.756098                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       821000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       821000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.434316                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.434316                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5067.901235                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5067.901235                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       364000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       364000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       342000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       342000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401520                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401520                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418131                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418131                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45041679000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45041679000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510133                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510133                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107721.453324                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107721.453324                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418130                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418130                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44623548000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44623548000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510132                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510132                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106721.708560                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106721.708560                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.732513                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15086132                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1001599                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.062048                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342444500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.732513                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929141                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929141                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35039782                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35039782                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 882402009000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48948864                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10197316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48611257                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4774435                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1129                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           690                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1819                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6908948                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6908948                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27226748                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21722119                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          112                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81478199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76841899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2983954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2975081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        58411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3008278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             167489317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3476402240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3278147072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2835712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126838336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3285376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126426112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2491520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127830400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7144256768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7813334                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194396864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63628474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.297345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59683939     93.80%     93.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3729202      5.86%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49575      0.08%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 104042      0.16%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  53045      0.08%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   8671      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63628474                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111651462465                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1499677957                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38706559                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1516473543                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          29380596                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38431215743                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40770721652                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1503372400                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33431531                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1420137968000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134668                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740536                       # Number of bytes of host memory used
host_op_rate                                   134962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11171.58                       # Real time elapsed on the host
host_tick_rate                               48134274                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504455454                       # Number of instructions simulated
sim_ops                                    1507741658                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.537736                       # Number of seconds simulated
sim_ticks                                537735959000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.923969                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72650496                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72705775                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3475912                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        107109092                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7583                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12828                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5245                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107781211                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2115                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1023                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3473483                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46230435                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8145599                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      157918763                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191919025                       # Number of instructions committed
system.cpu0.commit.committedOps             191919817                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1043192217                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183974                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.029388                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    994251768     95.31%     95.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12538008      1.20%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13602648      1.30%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2166796      0.21%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1543686      0.15%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       754500      0.07%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       760395      0.07%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9428817      0.90%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8145599      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1043192217                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               13977                       # Number of function calls committed.
system.cpu0.commit.int_insts                191309406                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57180871                       # Number of loads committed
system.cpu0.commit.membars                       1234                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1285      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133999284     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57181838     29.79%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        735672      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191919817                       # Class of committed instruction
system.cpu0.commit.refs                      57917604                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191919025                       # Number of Instructions Simulated
system.cpu0.committedOps                    191919817                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.561050                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.561050                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            887768177                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2516                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62569864                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369564306                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38849457                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                117150234                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3474429                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 7481                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             18171579                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107781211                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70386994                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    989529846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               682119                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     431815909                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6953716                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100988                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72407080                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72658079                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.404598                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1065413876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.405305                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.790032                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               779686014     73.18%     73.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177675582     16.68%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86886502      8.16%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6347169      0.60%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13793325      1.29%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4359      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1017183      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     648      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3094      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1065413876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     220                       # number of floating regfile writes
system.cpu0.idleCycles                        1857410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3562994                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59507197                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.397393                       # Inst execution rate
system.cpu0.iew.exec_refs                   237366676                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    752210                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              252650744                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99857508                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3479                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1316414                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1143289                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          348650154                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            236614466                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2356530                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            424125686                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2304399                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            428002031                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3474429                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            432337124                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16668432                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104614                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          859                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42676637                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       406556                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           203                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1612253                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1950741                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238687222                       # num instructions consuming a value
system.cpu0.iew.wb_count                    259531190                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.704593                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168177341                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.243173                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     260459444                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               515902259                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200209691                       # number of integer regfile writes
system.cpu0.ipc                              0.179822                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.179822                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2049      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            187860765     44.05%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1412      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  322      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           237788495     55.76%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             828845      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             64      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             426482215                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    327                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                654                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          326                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               339                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30598635                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071747                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1197003      3.91%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29399674     96.08%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1958      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             457078474                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1953883621                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    259530864                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        505380349                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 348645325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                426482215                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4829                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      156730340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4907333                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           392                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    127486702                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1065413876                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.400297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.105827                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          886053086     83.17%     83.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79864418      7.50%     90.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33974258      3.19%     93.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15536462      1.46%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28032376      2.63%     97.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15358367      1.44%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3867237      0.36%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1886242      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             841430      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1065413876                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.399601                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2233707                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          430409                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99857508                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1143289                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1088                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1067271286                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8200633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              725415478                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144961073                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26988619                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47072559                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             149319354                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1118767                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            494629045                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             358960844                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          268848961                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                123305542                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                839800                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3474429                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            166027544                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               123887896                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       494628733                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        118324                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2419                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                106901239                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2386                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1384875721                       # The number of ROB reads
system.cpu0.rob.rob_writes                  721919886                       # The number of ROB writes
system.cpu0.timesIdled                          19444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  764                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.944281                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56559846                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56591378                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2881279                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         81093171                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4140                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7302                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3162                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81835776                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          452                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           857                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2880255                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34036855                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6412987                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120772564                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141408920                       # Number of instructions committed
system.cpu1.commit.committedOps             141410210                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    797116728                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177402                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.013451                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    761161082     95.49%     95.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9178812      1.15%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10004084      1.26%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1540979      0.19%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1298780      0.16%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       519479      0.07%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       499793      0.06%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6500732      0.82%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6412987      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    797116728                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5954                       # Number of function calls committed.
system.cpu1.commit.int_insts                140800500                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41905097                       # Number of loads committed
system.cpu1.commit.membars                       1842                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1842      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98871150     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41905954     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        630928      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141410210                       # Class of committed instruction
system.cpu1.commit.refs                      42536882                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141408920                       # Number of Instructions Simulated
system.cpu1.committedOps                    141410210                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.761030                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.761030                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            676859984                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1090                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48060630                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278811741                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30119003                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91358519                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2880935                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2945                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13208028                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81835776                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53875549                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    756357977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               624142                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     328532795                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5763918                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.100454                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55186533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56563986                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.403275                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         814426469                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.403396                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.786516                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               596490988     73.24%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135638660     16.65%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65838636      8.08%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6711995      0.82%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8694717      1.07%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4175      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1046658      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      48      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     592      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           814426469                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         234525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2959520                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44607283                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.381885                       # Inst execution rate
system.cpu1.iew.exec_refs                   170923810                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    652900                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              192405244                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74837154                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2841                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1280366                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1027372                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          261054955                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            170270910                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2061936                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            311106642                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1692211                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            328085440                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2880935                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            331181312                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11963880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           63760                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          729                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32932057                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       395587                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1218295                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1741225                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179486740                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194151064                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.701859                       # average fanout of values written-back
system.cpu1.iew.wb_producers                125974430                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.238321                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     194931779                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               379996026                       # number of integer regfile reads
system.cpu1.int_regfile_writes              149675894                       # number of integer regfile writes
system.cpu1.ipc                              0.173580                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173580                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2344      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141084429     45.05%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 378      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           171377145     54.72%     99.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             704058      0.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             313168578                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21676814                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.069218                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 949644      4.38%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20727132     95.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   38      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             334843048                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1466325696                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194151064                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380699871                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 261050090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                313168578                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4865                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119644745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3885257                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           663                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     95486593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    814426469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.384527                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.087593                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          682452351     83.80%     83.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           58982682      7.24%     91.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25077862      3.08%     94.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11629016      1.43%     95.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20337446      2.50%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10733224      1.32%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3078736      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1426412      0.18%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             708740      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      814426469                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.384416                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1967114                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          443983                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74837154                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1027372                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    502                       # number of misc regfile reads
system.cpu1.numCycles                       814660994                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   260695740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              552823407                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106744617                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              19977758                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36459556                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             114684728                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               868702                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            371798704                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269739096                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          202028416                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 95329267                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                807210                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2880935                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            126868371                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95283799                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       371798704                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         64933                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2114                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 76738042                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2073                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1052884045                       # The number of ROB reads
system.cpu1.rob.rob_writes                  541692674                       # The number of ROB writes
system.cpu1.timesIdled                           3881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.962189                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39369965                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39384857                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2346043                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56577392                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3881                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7388                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3507                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57349097                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          465                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           808                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2344863                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22653516                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4639801                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4062                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86646985                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94515136                       # Number of instructions committed
system.cpu2.commit.committedOps              94516405                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    545116163                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.173388                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.002621                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    520767400     95.53%     95.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6618747      1.21%     96.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6565873      1.20%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1106706      0.20%     98.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       859091      0.16%     98.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       352618      0.06%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       313557      0.06%     98.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3892370      0.71%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4639801      0.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    545116163                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5823                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93906744                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491256                       # Number of loads committed
system.cpu2.commit.membars                       1817                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1817      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66419027     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492064     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        603161      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94516405                       # Class of committed instruction
system.cpu2.commit.refs                      28095225                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94515136                       # Number of Instructions Simulated
system.cpu2.committedOps                     94516405                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.905597                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.905597                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            457208370                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1216                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32699387                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194656644                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22363763                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67422433                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2345603                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2810                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8569241                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57349097                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38055778                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    516483141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               574926                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     233101428                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4693566                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.102745                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39079462                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39373846                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.417619                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         557909410                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.417819                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.805310                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               404151783     72.44%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95641511     17.14%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46034759      8.25%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5147998      0.92%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5822295      1.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6243      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1104273      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      47      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     501      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           557909410                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         258914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2417023                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30133908                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.362698                       # Inst execution rate
system.cpu2.iew.exec_refs                   106931614                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    628435                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              139526206                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51310037                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2679                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1223046                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              979302                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180240134                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106303179                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1780201                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            202446349                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1184755                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            213241364                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2345603                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            215349139                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7467726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           45275                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          628                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          258                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23818781                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       375333                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           258                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       953847                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1463176                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                121836408                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131374360                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.694776                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84649027                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.235367                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     131967395                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               248819970                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101209208                       # number of integer regfile writes
system.cpu2.ipc                              0.169331                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169331                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2287      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96227580     47.12%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 489      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107323198     52.55%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             672772      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             204226550                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12946160                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.063391                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 617126      4.77%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12329005     95.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             217170423                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         982077271                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131374360                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        265964114                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180235539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                204226550                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4595                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85723729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2768601                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           533                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     69181729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    557909410                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.366057                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.055966                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          470065799     84.25%     84.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40326158      7.23%     91.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16754932      3.00%     94.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7910815      1.42%     95.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12940736      2.32%     98.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6459149      1.16%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2050105      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             914964      0.16%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             486752      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      557909410                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.365887                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1463093                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          439760                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51310037                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             979302                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    470                       # number of misc regfile reads
system.cpu2.numCycles                       558168324                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   517188815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              376835264                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71261810                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              13077235                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26859546                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              73857280                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               690295                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257793737                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187395507                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140709726                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 69375901                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                796501                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2345603                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             82431703                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69447916                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257793737                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         61393                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              2068                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 48517791                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          2033                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   721637204                       # The number of ROB reads
system.cpu2.rob.rob_writes                  375136307                       # The number of ROB writes
system.cpu2.timesIdled                           3669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.908726                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25097075                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25120003                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1853128                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         35991629                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4246                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10442                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6196                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36778265                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          508                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           804                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1851891                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13912739                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3101812                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4053                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57972463                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58108450                       # Number of instructions committed
system.cpu3.commit.committedOps              58109681                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    327484826                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.177442                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.010172                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    312026603     95.28%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4631749      1.41%     96.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3993023      1.22%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       790692      0.24%     98.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       561725      0.17%     98.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       218161      0.07%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       159818      0.05%     98.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      2001243      0.61%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3101812      0.95%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    327484826                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5937                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57500238                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16279889                       # Number of loads committed
system.cpu3.commit.membars                       1753                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1753      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41246669     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16280693     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        580230      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58109681                       # Class of committed instruction
system.cpu3.commit.refs                      16860923                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58108450                       # Number of Instructions Simulated
system.cpu3.committedOps                     58109681                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.793578                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.793578                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            266423940                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1305                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20554226                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             126102018                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16020760                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47112963                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1852674                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3633                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4979936                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36778265                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24772888                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    308988776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               513988                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     151922724                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3707822                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.109246                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25547586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25101321                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.451270                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         336390273                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.451637                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.844551                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               237810790     70.69%     70.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60572163     18.01%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29144150      8.66%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4488882      1.33%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3319075      0.99%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9932      0.00%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1044533      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     121      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     627      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           336390273                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         265571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1964649                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19056608                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.357693                       # Inst execution rate
system.cpu3.iew.exec_refs                    59317917                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    607265                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               88391380                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32257133                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2659                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1228154                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              954157                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115476571                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58710652                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1579720                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            120419604                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                702626                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            115362482                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1852674                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            116582244                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3894143                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31209                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          506                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          286                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     15977244                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       373123                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           286                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       821010                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1143639                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74537639                       # num instructions consuming a value
system.cpu3.iew.wb_count                     82843530                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.704433                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52506791                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.246078                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83313748                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               149253360                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63654416                       # number of integer regfile writes
system.cpu3.ipc                              0.172605                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.172605                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2257      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61714478     50.59%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 666      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59632983     48.88%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             648716      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             121999324                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6703991                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054951                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 350357      5.23%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6353591     94.77%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   43      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128701058                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         588744041                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     82843530                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        172843736                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115472002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                121999324                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4569                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57366890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1651129                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           516                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45619375                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    336390273                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.362672                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.031595                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          281575939     83.71%     83.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26271156      7.81%     91.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11105482      3.30%     94.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4777599      1.42%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7233306      2.15%     98.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3426340      1.02%     99.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1189085      0.35%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             505955      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             305411      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      336390273                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.362386                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1472266                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          436889                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32257133                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             954157                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    504                       # number of misc regfile reads
system.cpu3.numCycles                       336655844                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   738700808                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              220747972                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43618958                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7367976                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18928436                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41314595                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               572722                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            165900081                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             121126321                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           91136666                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 47816461                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                829802                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1852674                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             46968452                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47517708                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       165900081                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         76278                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2047                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26683977                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          2012                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   440462350                       # The number of ROB reads
system.cpu3.rob.rob_writes                  241087019                       # The number of ROB writes
system.cpu3.timesIdled                           3809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45376422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      88632748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3968174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1837323                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47968694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     35111219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97427052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       36948542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45289182                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       794850                       # Transaction distribution
system.membus.trans_dist::CleanEvict         42470528                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            20763                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1519                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55905                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45289183                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    133977627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              133977627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2952942656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2952942656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7894                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45367370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45367370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45367370                       # Request fanout histogram
system.membus.respLayer1.occupancy       237285029998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        107935909016                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                592                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          297                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    870881969.696970                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2013566461.522284                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows            1      0.34%      0.34% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          296     99.66%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6886865500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            297                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   279084014000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 258651945000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38051327                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38051327                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38051327                       # number of overall hits
system.cpu2.icache.overall_hits::total       38051327                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4451                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4451                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4451                       # number of overall misses
system.cpu2.icache.overall_misses::total         4451                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    251342998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    251342998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    251342998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    251342998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38055778                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38055778                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38055778                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38055778                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000117                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000117                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 56468.882948                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56468.882948                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 56468.882948                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56468.882948                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          230                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    32.857143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4029                       # number of writebacks
system.cpu2.icache.writebacks::total             4029                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          422                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          422                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          422                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          422                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4029                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4029                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4029                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4029                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    226943998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    226943998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    226943998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    226943998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 56327.624224                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56327.624224                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 56327.624224                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56327.624224                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4029                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38051327                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38051327                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4451                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4451                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    251342998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    251342998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38055778                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38055778                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 56468.882948                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56468.882948                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          422                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          422                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4029                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4029                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    226943998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    226943998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 56327.624224                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56327.624224                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38188259                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4061                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9403.658951                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         76115585                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        76115585                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26142464                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26142464                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26142464                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26142464                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13522367                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13522367                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13522367                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13522367                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1223401161893                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1223401161893                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1223401161893                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1223401161893                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39664831                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39664831                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39664831                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39664831                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.340916                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.340916                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.340916                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.340916                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90472.412255                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90472.412255                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90472.412255                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90472.412255                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    409653297                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5622                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7603780                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            101                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.874954                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    55.663366                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9218592                       # number of writebacks
system.cpu2.dcache.writebacks::total          9218592                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4290492                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4290492                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4290492                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4290492                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9231875                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9231875                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9231875                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9231875                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 967983357899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 967983357899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 967983357899                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 967983357899                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.232747                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.232747                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.232747                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.232747                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104852.303340                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104852.303340                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104852.303340                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104852.303340                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9218571                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25744365                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25744365                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13318272                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13318272                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1204125522500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1204125522500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39062637                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39062637                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.340947                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.340947                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90411.543067                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90411.543067                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4106986                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4106986                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9211286                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9211286                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 966130476500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 966130476500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.235808                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.235808                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104885.515063                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104885.515063                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       398099                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        398099                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       204095                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       204095                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19275639393                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19275639393                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       602194                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       602194                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.338919                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.338919                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 94444.446914                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94444.446914                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183506                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183506                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20589                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20589                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1852881399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1852881399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.034190                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034190                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89993.753898                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89993.753898                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          869                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          869                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          409                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          409                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     13401500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13401500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.320031                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.320031                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32766.503667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32766.503667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          214                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          214                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          195                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          195                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.152582                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.152582                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6543.589744                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6543.589744                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          485                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          485                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          428                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          428                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2608000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2608000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          913                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          913                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468784                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468784                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6093.457944                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6093.457944                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          425                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          425                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2228000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2228000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.465498                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.465498                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5242.352941                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5242.352941                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       732000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       732000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       687000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       687000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          254                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            254                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          554                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          554                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2616500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2616500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          808                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          808                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.685644                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.685644                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4722.924188                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4722.924188                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          554                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          554                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2062500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2062500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.685644                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.685644                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3722.924188                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3722.924188                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.386310                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35381618                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9226455                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.834801                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.386310                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918322                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918322                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         88562088                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        88562088                       # Number of data accesses
system.cpu3.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1235478882.943144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2888471453.288535                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9897278500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   168327773000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 369408186000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24768177                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24768177                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24768177                       # number of overall hits
system.cpu3.icache.overall_hits::total       24768177                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4711                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4711                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4711                       # number of overall misses
system.cpu3.icache.overall_misses::total         4711                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    268483500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    268483500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    268483500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    268483500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24772888                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24772888                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24772888                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24772888                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000190                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000190                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56990.766292                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56990.766292                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56990.766292                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56990.766292                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4253                       # number of writebacks
system.cpu3.icache.writebacks::total             4253                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          458                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          458                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          458                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          458                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4253                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4253                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4253                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4253                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    242210000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    242210000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    242210000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    242210000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 56950.387961                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56950.387961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 56950.387961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56950.387961                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4253                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24768177                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24768177                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4711                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4711                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    268483500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    268483500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24772888                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24772888                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56990.766292                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56990.766292                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          458                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4253                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4253                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    242210000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    242210000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 56950.387961                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56950.387961                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24810510                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4285                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5790.084014                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49550029                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49550029                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16441323                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16441323                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16441323                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16441323                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7945755                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7945755                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7945755                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7945755                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 734701934056                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 734701934056                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 734701934056                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 734701934056                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24387078                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24387078                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24387078                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24387078                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.325818                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.325818                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.325818                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.325818                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92464.710283                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92464.710283                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92464.710283                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92464.710283                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    225940063                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        30566                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3975417                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            442                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.834305                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.153846                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5101571                       # number of writebacks
system.cpu3.dcache.writebacks::total          5101571                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2832560                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2832560                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2832560                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2832560                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5113195                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5113195                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5113195                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5113195                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 554086867058                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 554086867058                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 554086867058                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 554086867058                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.209668                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.209668                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.209668                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.209668                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108364.118141                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108364.118141                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108364.118141                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108364.118141                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5101558                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16066136                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16066136                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7741704                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7741704                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 714765135000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 714765135000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23807840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23807840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325175                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325175                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92326.590503                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92326.590503                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2648241                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2648241                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5093463                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5093463                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 552183678000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 552183678000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.213941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.213941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108410.265864                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108410.265864                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       375187                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        375187                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       204051                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       204051                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19936799056                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19936799056                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       579238                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       579238                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.352275                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.352275                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97704.980892                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97704.980892                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184319                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184319                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19732                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19732                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1903189058                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1903189058                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.034065                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034065                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 96451.908474                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96451.908474                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          943                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          943                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          404                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          404                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     17013000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     17013000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.299926                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.299926                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 42111.386139                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 42111.386139                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          219                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          219                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          185                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2326500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2326500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.137342                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.137342                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12575.675676                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12575.675676                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          575                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          575                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          393                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          393                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2437500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2437500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.405992                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.405992                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6202.290076                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6202.290076                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          391                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          391                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2098500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2098500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.403926                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.403926                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5367.007673                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5367.007673                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       872000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       872000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       820000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       820000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          326                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            326                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          478                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          478                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2302500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2302500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          804                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          804                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.594527                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.594527                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4816.945607                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4816.945607                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          478                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          478                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1824500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1824500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.594527                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.594527                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3816.945607                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3816.945607                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.926994                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21560246                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5108434                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.220520                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.926994                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.872719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.872719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         53888799                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        53888799                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 68                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    120598044.117647                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   129726906.046041                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    265740500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   533635625500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4100333500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70366726                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70366726                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70366726                       # number of overall hits
system.cpu0.icache.overall_hits::total       70366726                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20267                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20267                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20267                       # number of overall misses
system.cpu0.icache.overall_misses::total        20267                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1480712999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1480712999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1480712999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1480712999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70386993                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70386993                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70386993                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70386993                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000288                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000288                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73060.295012                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73060.295012                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73060.295012                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73060.295012                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1963                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.484848                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18365                       # number of writebacks
system.cpu0.icache.writebacks::total            18365                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1901                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1901                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1901                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1901                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18366                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18366                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18366                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18366                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1346194499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1346194499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1346194499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1346194499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000261                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000261                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000261                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000261                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73298.186813                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73298.186813                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73298.186813                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73298.186813                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18365                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70366726                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70366726                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20267                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20267                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1480712999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1480712999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70386993                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70386993                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73060.295012                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73060.295012                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1901                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1901                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18366                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18366                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1346194499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1346194499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73298.186813                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73298.186813                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70385332                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18397                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3825.913573                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140792351                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140792351                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51544143                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51544143                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51544143                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51544143                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28089641                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28089641                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28089641                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28089641                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2338461547382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2338461547382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2338461547382                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2338461547382                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79633784                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79633784                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79633784                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79633784                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.352735                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.352735                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.352735                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.352735                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83249.962055                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83249.962055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83249.962055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83249.962055                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    814444061                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5404                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16955520                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            107                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.034154                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    50.504673                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19938586                       # number of writebacks
system.cpu0.dcache.writebacks::total         19938586                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8137644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8137644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8137644                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8137644                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19951997                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19951997                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19951997                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19951997                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1900590106393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1900590106393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1900590106393                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1900590106393                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.250547                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.250547                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.250547                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.250547                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95258.139142                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95258.139142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95258.139142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95258.139142                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19938537                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51034350                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51034350                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27865089                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27865089                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2317882472500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2317882472500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     78899439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     78899439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83182.310040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83182.310040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7942271                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7942271                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19922818                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19922818                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1898262150000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1898262150000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.252509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.252509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95280.805657                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95280.805657                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       509793                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        509793                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       224552                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       224552                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20579074882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20579074882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       734345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       734345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.305785                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.305785                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91645.030470                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91645.030470                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       195373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       195373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2327956393                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2327956393                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79781.911409                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79781.911409                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          989                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          989                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          629                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          629                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12769000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12769000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.388752                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.388752                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20300.476948                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20300.476948                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          596                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          596                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7272.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7272.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          653                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          653                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          694                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          694                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5899500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5899500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1347                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1347                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.515219                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.515219                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8500.720461                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8500.720461                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          688                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          688                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5215500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5215500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.510765                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.510765                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7580.668605                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7580.668605                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          174                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          174                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       797500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       797500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1023                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1023                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.170088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.170088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4583.333333                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4583.333333                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          173                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          173                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       623500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       623500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.169110                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.169110                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3604.046243                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3604.046243                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981717                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71504526                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19943597                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.585337                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981717                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999429                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999429                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179219109                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179219109                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1216141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              900322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              629949                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1971                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              370618                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3125671                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2706                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1216141                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2155                       # number of overall hits
system.l2.overall_hits::.cpu1.data             900322                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1809                       # number of overall hits
system.l2.overall_hits::.cpu2.data             629949                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1971                       # number of overall hits
system.l2.overall_hits::.cpu3.data             370618                       # number of overall hits
system.l2.overall_hits::total                 3125671                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18718992                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13491650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8585429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4728075                       # number of demand (read+write) misses
system.l2.demand_misses::total               45546469                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15660                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18718992                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2161                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13491650                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2220                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8585429                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2282                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4728075                       # number of overall misses
system.l2.overall_misses::total              45546469                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1286574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1846118156500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    184578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1403520166996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    198863000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 941793133496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    211768500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 539331003499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4732644244491                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1286574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1846118156500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    184578000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1403520166996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    198863000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 941793133496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    211768500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 539331003499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4732644244491                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19935133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4316                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14391972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9215378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5098693                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48672140                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19935133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4316                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14391972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9215378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5098693                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48672140                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.852663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.938995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.500695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.937443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.551005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.931642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.536562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.927311                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935781                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.852663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.938995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.500695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.937443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.551005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.931642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.536562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.927311                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935781                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82156.736909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98622.733345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85413.234614                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104028.800554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89577.927928                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109696.688831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92799.517967                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114069.891763                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103908.038283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82156.736909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98622.733345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85413.234614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104028.800554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89577.927928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109696.688831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92799.517967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114069.891763                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103908.038283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              794849                       # number of writebacks
system.l2.writebacks::total                    794849                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55980                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            481                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            528                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          51638                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          32116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              201470                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55980                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           481                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           528                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         51638                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         32116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             201470                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18663012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13431326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8533791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4695959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          45344999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18663012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13431326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8533791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4695959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45344999                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1128671501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1656139350663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    138497000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1265592314152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    147472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 853269929635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    167101500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 490340289634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4266923626085                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1128671501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1656139350663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    138497000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1265592314152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    147472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 853269929635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    167101500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 490340289634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4266923626085                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.850702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.936187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.389249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.933251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.419955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.926038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.450270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.921012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.931642                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.850702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.936187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.389249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.933251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.419955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.926038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.450270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.921012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.931642                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72239.599398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88739.124781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82438.690476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94226.907615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87158.392435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99987.207284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87259.268930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104417.498031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94099.100677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72239.599398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88739.124781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82438.690476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94226.907615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87158.392435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99987.207284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87259.268930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104417.498031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94099.100677                       # average overall mshr miss latency
system.l2.replacements                       80137502                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       918371                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           918371                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       918371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       918371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     44600195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44600195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     44600195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44600195                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            2341                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1501                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1311                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1085                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6238                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4815                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3446                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3237                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2873                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14371                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    100054500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     61858500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     52151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     54636000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    268700000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4947                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4548                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3958                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20609                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.672862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.696584                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.711741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.725872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.697317                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20779.750779                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17950.812536                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16110.905159                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 19017.055343                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18697.376661                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              64                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4800                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3435                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3215                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2857                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14307                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     96168500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     68460000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     64142498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     57922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    286692998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.670766                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.694360                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.706904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.721829                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.694211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20035.104167                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19930.131004                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19951.010264                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20273.713686                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20038.652268                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                260                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            376                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.340426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.349206                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.308511                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           64                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1299000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       300000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       447500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2348500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.340426                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.349206                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.308511                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20296.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20133.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20340.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20245.689655                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1711                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8492                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          12897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55806                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2045418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1705049000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1673874000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1741360500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7165701500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.833895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.873958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.882872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.894945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119692.082626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132205.086454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129787.857641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134748.936006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128403.782747                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        17089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        12897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        12897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        12923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1874528000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1576079000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1544904000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1612130500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6607641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.833895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.873958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.882872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.894945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.867927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109692.082626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122205.086454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119787.857641                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124748.936006                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118403.782747                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1971                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1286574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    184578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    198863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    211768500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1881784000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.852663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.500695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.551005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.536562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.720934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82156.736909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85413.234614                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89577.927928                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92799.517967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84297.988622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          481                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          528                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          367                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1412                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1692                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1915                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1128671501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    138497000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    147472000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    167101500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1581742001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.850702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.389249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.419955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.450270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.675333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72239.599398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82438.690476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87158.392435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87259.268930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75641.624073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1212737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       898462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       628238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       369101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3108538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18701903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13478753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8572532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4715152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45468340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1844072738500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1401815117996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 940119259496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 537589642999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4723596758991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19914640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14377215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9200770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5084253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48576878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.939103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.937508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.931719                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.927403                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.936008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98603.481074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104001.840378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109666.462545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114013.215905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103887.600889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        55980                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        60324                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        51638                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        32116                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       200058                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18645923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13418429                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8520894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4683036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     45268282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1654264822663                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1264016235152                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 851725025635                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 488728159134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4258734242584                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.936292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.933312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.926107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.921086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88719.921382                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94200.016645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99957.237543                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104361.392723                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94077.664414                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    94004742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  80137566                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.173042                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.235687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.052533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.798399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.817221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.215852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.869670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.378683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.340600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.153394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.081498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.044839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1587526734                       # Number of tag accesses
system.l2.tags.data_accesses               1587526734                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        999936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1194430336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        107520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     859603008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        108288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     546160576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        122560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     300540032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2902072256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       999936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       107520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       108288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       122560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1338304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50870400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50870400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18662974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13431297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8533759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4695938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45344879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       794850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             794850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1859530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2221220872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           199949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1598559653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           201378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1015666828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           227919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558898893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5396835022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1859530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       199949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       201378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       227919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2488775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94601075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94601075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94601075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1859530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2221220872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          199949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1598559653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          201378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1015666828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          227919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558898893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5491436097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    791384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18604565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13394957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8511109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4680044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018708420250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49418                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49418                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            69746522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             746212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45344880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     794850                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45344880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   794850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133293                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3466                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2057851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2169623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2536359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2739399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3654403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3397445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4844716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4740106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2624046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2470909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2129170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3211055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2413072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1895427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2000861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2327145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34887                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1537764476004                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               226057935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2385481732254                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34012.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52762.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 31469888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  685135                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45344880                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               794850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2896168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4213449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5169822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5709560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4609924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5147869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5445401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4235555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3064219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2054007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1310702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 807698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 332508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 151775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  55386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  54940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13847941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.608384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.132302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.436764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6510216     47.01%     47.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3739884     27.01%     74.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1355585      9.79%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       644793      4.66%     88.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       372020      2.69%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       239467      1.73%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       171591      1.24%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       129993      0.94%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       684392      4.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13847941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     914.879720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.186990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15709.253934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49153     99.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          247      0.50%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735            9      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49418                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.013983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.170901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49027     99.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              155      0.31%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              187      0.38%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49418                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2893541568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8530752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50648256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2902072320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50870400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5380.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5396.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  537735959000                       # Total gap between requests
system.mem_ctrls.avgGap                      11654.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1000000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1190692160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       107520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    857277248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       108288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    544710976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       122560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    299522816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50648256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1859648.742590413196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2214269178.156262874603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 199949.432803321222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1594234556.294569730759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 201377.643037630653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1012971081.593596696854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 227918.549891881034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 557007228.151539683342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94187965.584797337651                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18662974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13431297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8533759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4695938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       794850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    481222000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 882283638750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67774000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 708220812002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     76255250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 498942471251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     86789000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 295322770001                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13252972863750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30798.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47274.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40341.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52729.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45068.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58466.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45320.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62888.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16673552.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          44119673640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23450166465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136171830900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1942649100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42448267680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     243357333300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1558116960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       493048038045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        916.896164                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2094457750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17956120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 517685381250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          54754639380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          29102769630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        186638900280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2188349280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42448267680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     243621033540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1336053600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       560090013390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.570689                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1536017000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17956120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 518243822000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                652                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    398793960.244648                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   963356556.575932                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          327    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3513063500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   407330334000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 130405625000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53870794                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53870794                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53870794                       # number of overall hits
system.cpu1.icache.overall_hits::total       53870794                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4755                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4755                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4755                       # number of overall misses
system.cpu1.icache.overall_misses::total         4755                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    240232500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    240232500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    240232500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    240232500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53875549                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53875549                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53875549                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53875549                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000088                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000088                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50522.082019                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50522.082019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50522.082019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50522.082019                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4316                       # number of writebacks
system.cpu1.icache.writebacks::total             4316                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          439                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          439                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          439                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          439                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4316                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4316                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4316                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4316                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    217193500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    217193500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    217193500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    217193500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50322.868397                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50322.868397                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50322.868397                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50322.868397                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4316                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53870794                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53870794                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    240232500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    240232500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53875549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53875549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50522.082019                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50522.082019                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          439                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          439                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4316                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4316                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    217193500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    217193500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50322.868397                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50322.868397                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53969426                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4348                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12412.471481                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107755414                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107755414                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38707380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38707380                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38707380                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38707380                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20595129                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20595129                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20595129                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20595129                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1794521816385                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1794521816385                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1794521816385                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1794521816385                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59302509                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59302509                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59302509                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59302509                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.347289                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.347289                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.347289                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.347289                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87133.312755                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87133.312755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87133.312755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87133.312755                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    618240919                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4712                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12165287                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             98                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.820085                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    48.081633                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14395958                       # number of writebacks
system.cpu1.dcache.writebacks::total         14395958                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6186215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6186215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6186215                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6186215                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14408914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14408914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14408914                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14408914                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1443259638893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1443259638893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1443259638893                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1443259638893                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.242973                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242973                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.242973                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242973                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100164.359291                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100164.359291                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100164.359291                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100164.359291                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14395934                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38284148                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38284148                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20388434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20388434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1774889211000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1774889211000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58672582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58672582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.347495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.347495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87053.729139                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87053.729139                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6000499                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6000499                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14387935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14387935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1441362593500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1441362593500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100178.558876                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100178.558876                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       423232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        423232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       206695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       206695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19632605385                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19632605385                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       629927                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       629927                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.328125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.328125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94983.455744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94983.455744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185716                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185716                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        20979                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20979                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1897045393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1897045393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.033304                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033304                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90425.920826                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90425.920826                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          970                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          970                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          350                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          350                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9527000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9527000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.265152                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.265152                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        27220                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        27220                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          164                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          186                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          186                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1210500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1210500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.140909                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.140909                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6508.064516                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6508.064516                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          429                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          429                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2321500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2321500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          965                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          965                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.444560                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.444560                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5411.421911                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5411.421911                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          428                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          428                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1945500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1945500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.443523                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.443523                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4545.560748                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4545.560748                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       866500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       866500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       814500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       814500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          232                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            232                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          625                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          625                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      3024000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      3024000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          857                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          857                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.729288                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.729288                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4838.400000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4838.400000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          625                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          625                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2399000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2399000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.729288                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.729288                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3838.400000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3838.400000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.954688                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53123179                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14403283                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.688269                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.954688                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998584                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998584                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133014556                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133014556                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 537735959000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48646977                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1713220                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47767274                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        79342653                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26892                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1779                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28671                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          153                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65590                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30964                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48616016                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59833970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43203093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27671669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15318541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146120163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2350720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2551917504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       552448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1842427328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       515712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179773568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       544384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652816512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6230898176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        80185771                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53467648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        128878905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.337558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.536842                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88695814     68.82%     68.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1               37597645     29.17%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1955017      1.52%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 525323      0.41%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 105038      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     68      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          128878905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        97399246848                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13877737198                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6315361                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7687135216                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6569037                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29959365612                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27581918                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21649818745                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6718384                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
