

================================================================
== Vitis HLS Report for 'fast_0_0_1080_1920_1_s'
================================================================
* Date:           Tue Nov  3 14:37:15 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        detectCorner
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.281 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2100875|  2100875| 21.009 ms | 21.009 ms |  2100875|  2100875|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                   |                                         |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38  |xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s  |  2100874|  2100874| 21.009 ms | 21.009 ms |  2100874|  2100874|   none  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       13|    -|    1999|   4404|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     78|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       13|    0|    2012|   4484|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38  |xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s  |       13|   0|  1999|  4404|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                         |       13|   0|  1999|  4404|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done                  |   9|          2|    1|          2|
    |img_gray_dst_data_write  |   9|          2|    1|          2|
    |img_gray_src_data_read   |   9|          2|    1|          2|
    |img_rgb_dst_data_write   |   9|          2|    1|          2|
    |img_rgb_src_data_read    |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |threshold_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         17|    8|         17|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  2|   0|    2|          0|
    |ap_done_reg                                                     |  1|   0|    1|          0|
    |grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                  |  1|   0|    1|          0|
    |trunc_ln114_reg_56                                              |  8|   0|    8|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 13|   0|   13|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|start_full_n               |  in |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|start_out                  | out |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|start_write                | out |    1| ap_ctrl_hs | fast<0, 0, 1080, 1920, 1> | return value |
|img_gray_src_data_dout     |  in |    8|   ap_fifo  |     img_gray_src_data     |    pointer   |
|img_gray_src_data_empty_n  |  in |    1|   ap_fifo  |     img_gray_src_data     |    pointer   |
|img_gray_src_data_read     | out |    1|   ap_fifo  |     img_gray_src_data     |    pointer   |
|img_rgb_src_data_dout      |  in |   24|   ap_fifo  |      img_rgb_src_data     |    pointer   |
|img_rgb_src_data_empty_n   |  in |    1|   ap_fifo  |      img_rgb_src_data     |    pointer   |
|img_rgb_src_data_read      | out |    1|   ap_fifo  |      img_rgb_src_data     |    pointer   |
|img_gray_dst_data_din      | out |    8|   ap_fifo  |     img_gray_dst_data     |    pointer   |
|img_gray_dst_data_full_n   |  in |    1|   ap_fifo  |     img_gray_dst_data     |    pointer   |
|img_gray_dst_data_write    | out |    1|   ap_fifo  |     img_gray_dst_data     |    pointer   |
|img_rgb_dst_data_din       | out |   24|   ap_fifo  |      img_rgb_dst_data     |    pointer   |
|img_rgb_dst_data_full_n    |  in |    1|   ap_fifo  |      img_rgb_dst_data     |    pointer   |
|img_rgb_dst_data_write     | out |    1|   ap_fifo  |      img_rgb_dst_data     |    pointer   |
|threshold_dout             |  in |   32|   ap_fifo  |         threshold         |    pointer   |
|threshold_empty_n          |  in |    1|   ap_fifo  |         threshold         |    pointer   |
|threshold_read             | out |    1|   ap_fifo  |         threshold         |    pointer   |
+---------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 3 [1/1] (2.16ns)   --->   "%threshold_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %threshold" [source/detectCorner.cpp:114]   --->   Operation 3 'read' 'threshold_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %threshold_read" [source/detectCorner.cpp:114->source/detectCorner.cpp:80]   --->   Operation 4 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln948 = call void @xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>, i8 %img_gray_src_data, i24 %img_rgb_src_data, i8 %img_gray_dst_data, i24 %img_rgb_dst_data, i8 %trunc_ln114" [source/xf_fast.hpp:948->source/detectCorner.cpp:80]   --->   Operation 5 'call' 'call_ln948' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_src_data, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_src_data, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_dst_data, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_dst_data, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %threshold, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_dst_data, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_src_data, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_dst_data, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_src_data, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln948 = call void @xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>, i8 %img_gray_src_data, i24 %img_rgb_src_data, i8 %img_gray_dst_data, i24 %img_rgb_dst_data, i8 %trunc_ln114" [source/xf_fast.hpp:948->source/detectCorner.cpp:80]   --->   Operation 15 'call' 'call_ln948' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [source/detectCorner.cpp:80]   --->   Operation 16 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_gray_src_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rgb_src_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_gray_dst_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rgb_dst_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
threshold_read    (read         ) [ 000]
trunc_ln114       (trunc        ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln948        (call         ) [ 000]
ret_ln80          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_gray_src_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_gray_src_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_rgb_src_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rgb_src_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_gray_dst_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_gray_dst_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_rgb_dst_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rgb_dst_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshold">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="threshold_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="0" index="2" bw="24" slack="0"/>
<pin id="42" dir="0" index="3" bw="8" slack="0"/>
<pin id="43" dir="0" index="4" bw="24" slack="0"/>
<pin id="44" dir="0" index="5" bw="8" slack="0"/>
<pin id="45" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln948/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="trunc_ln114_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/1 "/>
</bind>
</comp>

<comp id="56" class="1005" name="trunc_ln114_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="1"/>
<pin id="58" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln114 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="38" pin=4"/></net>

<net id="54"><net_src comp="32" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="55"><net_src comp="51" pin="1"/><net_sink comp="38" pin=5"/></net>

<net id="59"><net_src comp="51" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="38" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_gray_dst_data | {1 2 }
	Port: img_rgb_dst_data | {1 2 }
 - Input state : 
	Port: fast<0, 0, 1080, 1920, 1> : img_gray_src_data | {1 2 }
	Port: fast<0, 0, 1080, 1920, 1> : img_rgb_src_data | {1 2 }
	Port: fast<0, 0, 1080, 1920, 1> : threshold | {1 }
  - Chain level:
	State 1
		call_ln948 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38 |    13   |  24.369 |   1492  |   2702  |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   read   |             threshold_read_read_fu_32             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                 trunc_ln114_fu_51                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    13   |  24.369 |   1492  |   2702  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|trunc_ln114_reg_56|    8   |
+------------------+--------+
|       Total      |    8   |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38 |  p5  |   2  |   8  |   16   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   16   ||  0.755  ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |   24   |  1492  |  2702  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    8   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   25   |  1500  |  2711  |
+-----------+--------+--------+--------+--------+
