{"vcs1":{"timestamp_begin":1747293134.597262111, "rt":10.07, "ut":10.18, "st":0.60}}
{"vcselab":{"timestamp_begin":1747293144.743036636, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747293145.194872527, "rt":0.41, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747293133.976576258}
{"VCS_COMP_START_TIME": 1747293133.976576258}
{"VCS_COMP_END_TIME": 1747293145.751377654}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488300}}
{"vcselab": {"peak_mem": 183880}}
