{
    "mults_auto_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 131.5,
        "exec_time(ms)": 1187.5,
        "simulation_time(ms)": 1051.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 454,
        "latch": 71,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 454,
        "Total Node": 527
    },
    "mults_auto_half/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 144.6,
        "exec_time(ms)": 2065.9,
        "simulation_time(ms)": 1986.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "mults_auto_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 309.5,
        "exec_time(ms)": 2995.4,
        "simulation_time(ms)": 2725.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1775,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 74,
        "Average Path": 5,
        "Estimated LUTs": 1775,
        "Total Node": 1849
    },
    "mults_auto_half/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 612.7,
        "exec_time(ms)": 4697.8,
        "simulation_time(ms)": 4462.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3872,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 3872,
        "Total Node": 3945
    },
    "mults_auto_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 199.6,
        "exec_time(ms)": 2072,
        "simulation_time(ms)": 1833.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 565,
        "latch": 54,
        "Adder": 173,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 565,
        "Total Node": 795
    },
    "mults_auto_half/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 489.8,
        "exec_time(ms)": 3950.4,
        "simulation_time(ms)": 3753.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3211,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 3211,
        "Total Node": 3266
    },
    "mults_auto_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 119.2,
        "exec_time(ms)": 1043.6,
        "simulation_time(ms)": 825.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 287,
        "latch": 54,
        "Adder": 50,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 5,
        "Estimated LUTs": 287,
        "Total Node": 392
    },
    "mults_auto_half/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 91.3,
        "exec_time(ms)": 833.6,
        "simulation_time(ms)": 777.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "mults_auto_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 192.9,
        "exec_time(ms)": 2030.2,
        "simulation_time(ms)": 1830.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 604,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 604,
        "Total Node": 788
    },
    "mults_auto_half/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 238.4,
        "exec_time(ms)": 2740.3,
        "simulation_time(ms)": 2620.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1367,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1367,
        "Total Node": 1476
    },
    "mults_auto_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 209.4,
        "exec_time(ms)": 2198.2,
        "simulation_time(ms)": 1997.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 753,
        "latch": 54,
        "Adder": 125,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 5,
        "Estimated LUTs": 753,
        "Total Node": 936
    },
    "mults_auto_half/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 319.7,
        "exec_time(ms)": 3413.6,
        "simulation_time(ms)": 3220.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2147,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 2147,
        "Total Node": 2202
    },
    "mults_auto_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 118.1,
        "simulation_time(ms)": 17.4,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 17,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 18
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 101.8,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 19.4,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "mults_auto_half/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 586.3,
        "simulation_time(ms)": 556.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 454,
        "latch": 71,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 454,
        "Total Node": 527
    },
    "mults_auto_half/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 573.4,
        "simulation_time(ms)": 543.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 454,
        "latch": 71,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 454,
        "Total Node": 527
    },
    "mults_auto_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 1907.9,
        "simulation_time(ms)": 1860.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1775,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 74,
        "Average Path": 5,
        "Estimated LUTs": 1775,
        "Total Node": 1849
    },
    "mults_auto_half/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 14,
        "exec_time(ms)": 1837.8,
        "simulation_time(ms)": 1789.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1775,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 5,
        "Estimated LUTs": 1775,
        "Total Node": 1849
    },
    "mults_auto_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 926.2,
        "simulation_time(ms)": 888.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 881,
        "latch": 54,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 881,
        "Total Node": 938
    },
    "mults_auto_half/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 916.7,
        "simulation_time(ms)": 882.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 881,
        "latch": 54,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 881,
        "Total Node": 938
    },
    "mults_auto_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 437.9,
        "simulation_time(ms)": 411.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "generic logic size": 5,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "mults_auto_half/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 453.5,
        "simulation_time(ms)": 426.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "mults_auto_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 944.9,
        "simulation_time(ms)": 908.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 746,
        "latch": 108,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 746,
        "Total Node": 856
    },
    "mults_auto_half/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 972.8,
        "simulation_time(ms)": 937.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 746,
        "latch": 108,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 746,
        "Total Node": 856
    },
    "mults_auto_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 1021.5,
        "simulation_time(ms)": 987.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 982,
        "latch": 54,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 32,
        "Average Path": 5,
        "Estimated LUTs": 982,
        "Total Node": 1040
    },
    "mults_auto_half/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 825.8,
        "simulation_time(ms)": 793.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 982,
        "latch": 54,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 5,
        "Estimated LUTs": 982,
        "Total Node": 1040
    },
    "mults_auto_half/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 28,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 17,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 18
    },
    "mults_auto_half/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 29.6,
        "simulation_time(ms)": 8.9,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 17,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 18
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 22.5,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 5,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 21.4,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
