
# Created by https://www.toptal.com/developers/gitignore/api/alteraquartusii,modelsim
# Edit at https://www.toptal.com/developers/gitignore?templates=alteraquartusii,modelsim

### AlteraQuartusII ###
##list taken from http://www.alterawiki.com/wiki/Version_Control (01.10.2015)

######### Quartus II source files

# project files:
### project_name.qpf Quartus II project file
### project_name.qdf Quartus II default setting file
### project_name.qsf Quartus constraint file (lists the hardware constraints defined for a project, from the used chip and pinout to timing constraints)
### project_name.qws Quartus workspace settings (the configuration of the Quartus gui for the project, may be omitted)

# top level source files:
### project_name.bdf Block diagram / Schematic file (top level schematic file, there may be many nested files)
### project_name.vhd VHDL file (top level VHDL file)
### project_name.v Verilog file (top level Verilog file)

# component source files:
### component_name.bsf Block Symbol file (component symbol file)
### component_name.cmp Component Declaration file (used in VHDL file)
### component_name.vhd VHDL file (top level VHDL file)
### component_name.v Verilog file (top level Verilog file)
### component_name.sv SystemVerilog file (SystemVerilog-2005 design file)

# SOPC builder project source files (SOPC builder creates many VHDL or Verilog files, that you do not need to store)
### sopc_project_name.ptf the list and configuration of components selected in the SOPC gui
### sopc_project_name.bsf Block Symbol file (SOPC component symbol file, especially if you modified it)

# Board Description (if you created your own board, the list is incomplete!)
### board_name/class.ptf

# software source files:
### *.sdc Synopsys design constraints file
### *.qsys Qsys definition file
### *.sopcinfo SOPC Builder or Qsys generated system information file
### *.ocp OpenCore Plus file (Intel FPGA IP evaluation mode file)
### *.qip Quartus Prime IP file (contains paths for all of the files for an IP core)
### *.sip Quartus Prime Simulation IP file (contains assignments that specify information about IP specific simulation source files)
### tbd

######## Quartus II binary files

# hardware binary files
### project_name.sof SRAM Object File
### project_name.pof Programmer Object File

# software binary files

*
!*/
!/*.gitignore
##
!*.qpf
!*.qsf
# omitted # !*.qws
!*.bdf
!*.vhd
!*.v
!*.sv
!*.ocp
!*.qip
!*.sip
!*.ptf
!*.bsf
!*.cmp
!**/class.ptf
!*.tbd
!*.sof
!*.pof
!*.sdc
!*.qsys
# omitted # !*.sopcinfo
## tbd

!*.tcl
!README*

### ModelSim ###
# ignore ModelSim generated files and directories (temp files and so on)
[_@]*

# ignore compilation output of ModelSim
*.mti
*.dat
*.dbs
*.psm
*.bak
# omitted # *.cmp
*.jpg
*.html
# omitted # *.bsf

# ignore simulation output of ModelSim
wlf*
*.wlf
*.vstf
*.ucdb
cov*/
transcript*
sc_dpiheader.h
vsim.dbg

# End of https://www.toptal.com/developers/gitignore/api/alteraquartusii,modelsim
