Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_SDRAM.v(316): conditional expression evaluates to a constant File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_SDRAM.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_SDRAM.v(326): conditional expression evaluates to a constant File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_SDRAM.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_SDRAM.v(336): conditional expression evaluates to a constant File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_SDRAM.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_SDRAM.v(680): conditional expression evaluates to a constant File: U:/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_SDRAM.v Line: 680
